// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon Mar 27 16:30:46 2023
// Host        : R_Feiglewicz running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_v_tpg_0_0 -prefix
//               design_1_v_tpg_0_0_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2022.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_v_tpg_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "6'b000001" *) 
  (* ap_ST_fsm_state2 = "6'b000010" *) 
  (* ap_ST_fsm_state3 = "6'b000100" *) 
  (* ap_ST_fsm_state4 = "6'b001000" *) 
  (* ap_ST_fsm_state5 = "6'b010000" *) 
  (* ap_ST_fsm_state6 = "6'b100000" *) 
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi
   (SS,
    interrupt,
    D,
    \int_dpYUVCoef_reg[0]_0 ,
    \int_dpYUVCoef_reg[0]_1 ,
    \int_colorFormat_reg[0]_0 ,
    \int_colorFormat_reg[1]_0 ,
    \q0_reg[1] ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ,
    \int_colorFormat_reg[1]_1 ,
    \int_colorFormat_reg[7]_0 ,
    \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ,
    and_ln1756_fu_479_p2,
    \q0_reg[7] ,
    \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ,
    \int_width_reg[15]_0 ,
    S,
    \int_width_reg[15]_1 ,
    grp_reg_ap_uint_10_s_fu_241_ap_return,
    \int_height_reg[14]_0 ,
    \y_3_reg_1232_reg[15] ,
    \int_height_reg[15]_0 ,
    \int_height_reg[8]_0 ,
    \int_width_reg[13]_0 ,
    \int_width_reg[8]_0 ,
    \int_width_reg[12]_0 ,
    \int_width_reg[8]_1 ,
    \int_width_reg[8]_2 ,
    CO,
    \yCount_V_2_reg[9] ,
    \int_colorFormat_reg[6]_0 ,
    \int_colorFormat_reg[6]_1 ,
    \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] ,
    trunc_ln5_fu_233_p4,
    add_ln1511_fu_249_p2,
    \q0_reg[1]_0 ,
    trunc_ln1_fu_231_p4,
    add_ln1329_fu_247_p2,
    \int_bckgndId_reg[1]_0 ,
    \int_bckgndId_reg[1]_1 ,
    \int_bckgndId_reg[4]_0 ,
    \int_colorFormat_reg[0]_1 ,
    \int_bckgndId_reg[1]_2 ,
    \int_bckgndId_reg[0]_0 ,
    \int_bckgndId_reg[1]_3 ,
    \int_bckgndId_reg[0]_1 ,
    \select_ln260_reg_1217_reg[7] ,
    ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter15_reg_1,
    \int_bckgndId_reg[1]_4 ,
    \add_ln1258_1_reg_3282_reg[14] ,
    add_ln1259_2_reg_34140,
    \int_bckgndId_reg[3]_0 ,
    E,
    \int_bckgndId_reg[4]_1 ,
    rSerie_V0,
    \and_ln1219_reg_3172_pp0_iter13_reg_reg[0] ,
    ap_enable_reg_pp0_iter16_reg,
    \int_bckgndId_reg[0]_2 ,
    \int_bckgndId_reg[0]_3 ,
    \int_bckgndId_reg[0]_4 ,
    ref_tmp27_0_reg_34340,
    \int_ZplateVerContStart_reg[15]_0 ,
    add_ln1298_fu_1483_p2,
    \int_ZplateVerContStart_reg[15]_1 ,
    \int_width_reg[12]_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o,
    \int_bckgndId_reg[4]_2 ,
    \int_bckgndId_reg[0]_5 ,
    \select_ln259_reg_3511_reg[7] ,
    \int_bckgndId_reg[0]_6 ,
    \int_bckgndId_reg[1]_5 ,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ,
    ap_enable_reg_pp0_iter15_reg_2,
    \select_ln1487_reg_3403_reg[1] ,
    \ref_tmp29_2_reg_3429_reg[6] ,
    \ref_tmp29_2_reg_3429_reg[6]_0 ,
    \int_bckgndId_reg[0]_7 ,
    \ref_tmp29_2_reg_3429_reg[6]_1 ,
    \int_bckgndId_reg[0]_8 ,
    ap_enable_reg_pp0_iter15_reg_3,
    \int_bckgndId_reg[1]_6 ,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter15_reg_4,
    \int_bckgndId_reg[0]_9 ,
    \int_bckgndId_reg[0]_10 ,
    ap_enable_reg_pp0_iter15_reg_5,
    \int_bckgndId_reg[2]_0 ,
    ap_enable_reg_pp0_iter14_reg,
    \int_bckgndId_reg[1]_7 ,
    \int_colorFormat_reg[2]_0 ,
    \int_colorFormat_reg[7]_1 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[1] ,
    \zonePlateVDelta_loc_0_fu_282_reg[2] ,
    \zonePlateVDelta_loc_0_fu_282_reg[3] ,
    \zonePlateVDelta_loc_0_fu_282_reg[4] ,
    \zonePlateVDelta_loc_0_fu_282_reg[5] ,
    \zonePlateVDelta_loc_0_fu_282_reg[6] ,
    \zonePlateVDelta_loc_0_fu_282_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[9] ,
    \zonePlateVDelta_loc_0_fu_282_reg[10] ,
    \zonePlateVDelta_loc_0_fu_282_reg[11] ,
    \zonePlateVDelta_loc_0_fu_282_reg[12] ,
    \zonePlateVDelta_loc_0_fu_282_reg[13] ,
    \zonePlateVDelta_loc_0_fu_282_reg[14] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    O,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContStart_reg[7]_0 ,
    \int_ZplateHorContStart_reg[11]_0 ,
    \int_ZplateHorContStart_reg[14]_0 ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[3] ,
    p_0_2_0_0_0493_lcssa502_fu_2620,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ,
    cmp2_i322_fu_630_p2,
    cmp6_i_fu_650_p2,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i,
    \int_height_reg[6]_0 ,
    \int_ovrlayId_reg[1]_0 ,
    \int_ovrlayId_reg[0]_0 ,
    \int_crossHairX_reg[9]_0 ,
    \int_crossHairX_reg[15]_0 ,
    \int_crossHairX_reg[13]_0 ,
    \boxHCoord_loc_0_fu_104_reg[15] ,
    \int_motionSpeed_reg[6]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_motionSpeed_reg[0]_0 ,
    \int_motionSpeed_reg[6]_1 ,
    \int_motionSpeed_reg[0]_1 ,
    \boxVCoord_loc_0_fu_100_reg[15] ,
    \int_crossHairY_reg[1]_0 ,
    \int_crossHairY_reg[14]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \int_field_id_reg[6]_0 ,
    \int_field_id_reg[1]_0 ,
    \int_field_id_reg[0]_0 ,
    \int_field_id_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_0 ,
    \int_width_reg[9]_0 ,
    \int_width_reg[1]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    ap_start,
    \int_boxSize_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_boxColorR_reg[7]_0 ,
    \int_boxColorB_reg[7]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    int_ap_start_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast,
    \int_motionSpeed_reg[3]_0 ,
    \int_motionSpeed_reg[6]_2 ,
    \int_boxSize_reg[3]_0 ,
    \int_boxSize_reg[7]_0 ,
    \int_boxSize_reg[11]_0 ,
    \int_boxSize_reg[14]_0 ,
    \int_boxSize_reg[3]_1 ,
    \int_boxSize_reg[7]_1 ,
    \int_boxSize_reg[11]_1 ,
    \int_boxSize_reg[14]_1 ,
    \int_motionSpeed_reg[0]_2 ,
    \int_motionSpeed_reg[0]_3 ,
    internal_full_n_reg_0,
    ap_enable_reg_pp0_iter1_reg,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    \int_bckgndId_reg[1]_8 ,
    \int_bckgndId_reg[1]_9 ,
    \int_bckgndId_reg[0]_11 ,
    \int_bckgndId_reg[0]_12 ,
    \int_bckgndId_reg[1]_10 ,
    \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0]_0 ,
    \int_colorFormat_reg[0]_2 ,
    \int_width_reg[12]_2 ,
    \int_width_reg[15]_2 ,
    \int_height_reg[15]_1 ,
    \int_height_reg[15]_2 ,
    \int_boxSize_reg[15]_1 ,
    \int_crossHairY_reg[15]_0 ,
    \int_width_reg[11]_0 ,
    \int_height_reg[11]_0 ,
    \int_width_reg[7]_0 ,
    \int_height_reg[7]_0 ,
    \int_width_reg[3]_0 ,
    \int_height_reg[3]_0 ,
    ap_enable_reg_pp0_iter16_reg_0,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0] ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_0 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_1 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_2 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_3 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_4 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_5 ,
    \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_6 ,
    \int_ovrlayId_reg[1]_1 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    \newSel47_reg_872_reg[7] ,
    \newSel47_reg_872_reg[7]_0 ,
    \newSel47_reg_872_reg[3] ,
    Q,
    \select_ln1756_3_reg_862_reg[6] ,
    \newSel47_reg_872_reg[0] ,
    \pix_val_V_7_reg_877_reg[1] ,
    DPtpgBarSelRgb_VESA_g_load_reg_852,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 ,
    \newSel47_reg_872_reg[7]_1 ,
    and_ln1756_reg_768_pp0_iter2_reg,
    \newSel47_reg_872_reg[7]_2 ,
    trunc_ln520_reg_3117_pp0_iter10_reg,
    \icmp_ln1428_reg_567_reg[0]_i_2 ,
    \xCount_V_2_reg[9]_i_13_0 ,
    \icmp_ln1404_2_reg_547_reg[0]_i_2 ,
    \yCount_V_2_reg[9]_i_5_0 ,
    \xCount_V_2[9]_i_8 ,
    ap_ce_reg,
    DI,
    \xCount_V_2_reg[9]_i_6 ,
    \yCount_V_2_reg[0] ,
    trunc_ln520_reg_3117_pp0_iter12_reg,
    \ref_tmp35_2_reg_3398_reg[7] ,
    grp_tpgPatternCheckerBoard_fu_989_ap_return_0,
    \redYuv_load_reg_3506_reg[4] ,
    redYuv_load_reg_3506,
    grnYuv_load_reg_3501,
    bluYuv_load_reg_3496,
    blkYuv_load_reg_3491,
    whiYuv_load_reg_3486,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ,
    or_ln1756_2_reg_867,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \g_2_reg_3524_reg[7] ,
    ap_enable_reg_pp0_iter16,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter15,
    and_ln1219_reg_3172_pp0_iter13_reg,
    \zonePlateVDelta_reg[0] ,
    B,
    ap_enable_reg_pp0_iter1,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ,
    r_2_reg_3517_pp0_iter14_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ,
    g_2_reg_3524_pp0_iter14_reg,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 ,
    ref_tmp27_0_reg_3434,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ,
    ref_tmp27_2_reg_3444,
    tpgBarSelRgb_r_load_reg_3471,
    tpgBarSelRgb_b_load_reg_3481,
    ap_enable_reg_pp0_iter12,
    rSerie_V,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 ,
    ref_tmp35_0_reg_3388,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ,
    tmp_val_1_reg_3368,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 ,
    in,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 ,
    rampStart_load_reg_1211,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ,
    ap_enable_reg_pp0_iter14,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 ,
    ref_tmp29_0_reg_3419,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \zonePlateVDelta_reg[15] ,
    \phi_mul_fu_446_reg[15] ,
    phi_mul_fu_446_reg,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \SRL_SIG_reg[15][23]_srl16 ,
    \SRL_SIG_reg[15][15]_srl16 ,
    \SRL_SIG_reg[15][7]_srl16 ,
    Sel_fu_875_p4,
    icmp_ln518_fu_858_p2_carry__0,
    ap_rst_n,
    icmp_ln1918_1_fu_549_p2_carry__0,
    icmp_ln1844_fu_421_p2_carry__0,
    icmp_ln1844_fu_421_p2_carry__0_0,
    icmp_ln1856_fu_453_p2_carry__0,
    icmp_ln1856_fu_453_p2_carry__0_0,
    y_fu_96_reg,
    \fid[0] ,
    ap_enable_reg_pp0_iter0,
    fid_in,
    internal_full_n_reg_4,
    j_fu_118_reg,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    auto_restart_status_reg_0,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WDATA,
    \rampStart_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ,
    tmp_3_reg_3373,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 ,
    ap_done,
    \pix_val_V_7_reg_877_reg[7] ,
    \pix_val_V_7_reg_877_reg[2] ,
    trunc_ln729_reg_847_pp0_iter1_reg,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ,
    ap_condition_362,
    s_axi_CTRL_AWADDR);
  output [0:0]SS;
  output interrupt;
  output [3:0]D;
  output \int_dpYUVCoef_reg[0]_0 ;
  output \int_dpYUVCoef_reg[0]_1 ;
  output \int_colorFormat_reg[0]_0 ;
  output \int_colorFormat_reg[1]_0 ;
  output [3:0]\q0_reg[1] ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ;
  output \int_colorFormat_reg[1]_1 ;
  output [7:0]\int_colorFormat_reg[7]_0 ;
  output \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  output and_ln1756_fu_479_p2;
  output [1:0]\q0_reg[7] ;
  output \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ;
  output [15:0]\int_width_reg[15]_0 ;
  output [0:0]S;
  output [13:0]\int_width_reg[15]_1 ;
  output [5:0]grp_reg_ap_uint_10_s_fu_241_ap_return;
  output [14:0]\int_height_reg[14]_0 ;
  output [0:0]\y_3_reg_1232_reg[15] ;
  output [13:0]\int_height_reg[15]_0 ;
  output [2:0]\int_height_reg[8]_0 ;
  output [9:0]\int_width_reg[13]_0 ;
  output [1:0]\int_width_reg[8]_0 ;
  output \int_width_reg[12]_0 ;
  output \int_width_reg[8]_1 ;
  output \int_width_reg[8]_2 ;
  output [0:0]CO;
  output [0:0]\yCount_V_2_reg[9] ;
  output \int_colorFormat_reg[6]_0 ;
  output \int_colorFormat_reg[6]_1 ;
  output \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] ;
  output [9:0]trunc_ln5_fu_233_p4;
  output [9:0]add_ln1511_fu_249_p2;
  output [0:0]\q0_reg[1]_0 ;
  output [9:0]trunc_ln1_fu_231_p4;
  output [9:0]add_ln1329_fu_247_p2;
  output \int_bckgndId_reg[1]_0 ;
  output [1:0]\int_bckgndId_reg[1]_1 ;
  output \int_bckgndId_reg[4]_0 ;
  output \int_colorFormat_reg[0]_1 ;
  output \int_bckgndId_reg[1]_2 ;
  output \int_bckgndId_reg[0]_0 ;
  output \int_bckgndId_reg[1]_3 ;
  output \int_bckgndId_reg[0]_1 ;
  output [7:0]\select_ln260_reg_1217_reg[7] ;
  output ap_enable_reg_pp0_iter15_reg;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter15_reg_1;
  output \int_bckgndId_reg[1]_4 ;
  output [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  output add_ln1259_2_reg_34140;
  output \int_bckgndId_reg[3]_0 ;
  output [0:0]E;
  output \int_bckgndId_reg[4]_1 ;
  output rSerie_V0;
  output [0:0]\and_ln1219_reg_3172_pp0_iter13_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter16_reg;
  output \int_bckgndId_reg[0]_2 ;
  output [0:0]\int_bckgndId_reg[0]_3 ;
  output [0:0]\int_bckgndId_reg[0]_4 ;
  output ref_tmp27_0_reg_34340;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]add_ln1298_fu_1483_p2;
  output [15:0]\int_ZplateVerContStart_reg[15]_1 ;
  output [0:0]\int_width_reg[12]_1 ;
  output [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  output \int_bckgndId_reg[4]_2 ;
  output \int_bckgndId_reg[0]_5 ;
  output [7:0]\select_ln259_reg_3511_reg[7] ;
  output \int_bckgndId_reg[0]_6 ;
  output \int_bckgndId_reg[1]_5 ;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  output ap_enable_reg_pp0_iter15_reg_2;
  output \select_ln1487_reg_3403_reg[1] ;
  output \ref_tmp29_2_reg_3429_reg[6] ;
  output \ref_tmp29_2_reg_3429_reg[6]_0 ;
  output \int_bckgndId_reg[0]_7 ;
  output \ref_tmp29_2_reg_3429_reg[6]_1 ;
  output \int_bckgndId_reg[0]_8 ;
  output ap_enable_reg_pp0_iter15_reg_3;
  output \int_bckgndId_reg[1]_6 ;
  output ap_enable_reg_pp0_iter12_reg;
  output ap_enable_reg_pp0_iter15_reg_4;
  output \int_bckgndId_reg[0]_9 ;
  output \int_bckgndId_reg[0]_10 ;
  output ap_enable_reg_pp0_iter15_reg_5;
  output \int_bckgndId_reg[2]_0 ;
  output ap_enable_reg_pp0_iter14_reg;
  output \int_bckgndId_reg[1]_7 ;
  output \int_colorFormat_reg[2]_0 ;
  output \int_colorFormat_reg[7]_1 ;
  output \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  output \zonePlateVDelta_loc_0_fu_282_reg[15] ;
  output [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [3:0]O;
  output [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[7]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[11]_0 ;
  output [3:0]\int_ZplateHorContStart_reg[14]_0 ;
  output internal_full_n_reg;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output p_0_2_0_0_0493_lcssa502_fu_2620;
  output [23:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  output cmp2_i322_fu_630_p2;
  output cmp6_i_fu_650_p2;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  output [0:0]\int_height_reg[6]_0 ;
  output \int_ovrlayId_reg[1]_0 ;
  output \int_ovrlayId_reg[0]_0 ;
  output [2:0]\int_crossHairX_reg[9]_0 ;
  output [3:0]\int_crossHairX_reg[15]_0 ;
  output [0:0]\int_crossHairX_reg[13]_0 ;
  output [1:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  output [2:0]\int_motionSpeed_reg[6]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [0:0]\int_motionSpeed_reg[0]_0 ;
  output [2:0]\int_motionSpeed_reg[6]_1 ;
  output [0:0]\int_motionSpeed_reg[0]_1 ;
  output [1:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  output [0:0]\int_crossHairY_reg[1]_0 ;
  output [11:0]\int_crossHairY_reg[14]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \int_field_id_reg[6]_0 ;
  output [1:0]\int_field_id_reg[1]_0 ;
  output \int_field_id_reg[0]_0 ;
  output \int_field_id_reg[0]_1 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \int_width_reg[9]_0 ;
  output [0:0]\int_width_reg[1]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output ap_start;
  output [15:0]\int_boxSize_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [7:0]\int_boxColorR_reg[7]_0 ;
  output [7:0]\int_boxColorB_reg[7]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [0:0]int_ap_start_reg_0;
  output [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  output [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  output [3:0]\int_motionSpeed_reg[3]_0 ;
  output [2:0]\int_motionSpeed_reg[6]_2 ;
  output [3:0]\int_boxSize_reg[3]_0 ;
  output [3:0]\int_boxSize_reg[7]_0 ;
  output [3:0]\int_boxSize_reg[11]_0 ;
  output [2:0]\int_boxSize_reg[14]_0 ;
  output [3:0]\int_boxSize_reg[3]_1 ;
  output [3:0]\int_boxSize_reg[7]_1 ;
  output [3:0]\int_boxSize_reg[11]_1 ;
  output [2:0]\int_boxSize_reg[14]_1 ;
  output [0:0]\int_motionSpeed_reg[0]_2 ;
  output [0:0]\int_motionSpeed_reg[0]_3 ;
  output [0:0]internal_full_n_reg_0;
  output ap_enable_reg_pp0_iter1_reg;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output [0:0]internal_full_n_reg_3;
  output \int_bckgndId_reg[1]_8 ;
  output \int_bckgndId_reg[1]_9 ;
  output \int_bckgndId_reg[0]_11 ;
  output \int_bckgndId_reg[0]_12 ;
  output \int_bckgndId_reg[1]_10 ;
  output \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0]_0 ;
  output \int_colorFormat_reg[0]_2 ;
  output [0:0]\int_width_reg[12]_2 ;
  output [3:0]\int_width_reg[15]_2 ;
  output [0:0]\int_height_reg[15]_1 ;
  output [0:0]\int_height_reg[15]_2 ;
  output [3:0]\int_boxSize_reg[15]_1 ;
  output [0:0]\int_crossHairY_reg[15]_0 ;
  output [3:0]\int_width_reg[11]_0 ;
  output [3:0]\int_height_reg[11]_0 ;
  output [3:0]\int_width_reg[7]_0 ;
  output [3:0]\int_height_reg[7]_0 ;
  output [3:0]\int_width_reg[3]_0 ;
  output [3:0]\int_height_reg[3]_0 ;
  output ap_enable_reg_pp0_iter16_reg_0;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0] ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_0 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_1 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_2 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_3 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_4 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_5 ;
  output \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_6 ;
  output \int_ovrlayId_reg[1]_1 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input \newSel47_reg_872_reg[7] ;
  input \newSel47_reg_872_reg[7]_0 ;
  input \newSel47_reg_872_reg[3] ;
  input [1:0]Q;
  input [1:0]\select_ln1756_3_reg_862_reg[6] ;
  input [0:0]\newSel47_reg_872_reg[0] ;
  input \pix_val_V_7_reg_877_reg[1] ;
  input [0:0]DPtpgBarSelRgb_VESA_g_load_reg_852;
  input [4:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 ;
  input \newSel47_reg_872_reg[7]_1 ;
  input and_ln1756_reg_768_pp0_iter2_reg;
  input \newSel47_reg_872_reg[7]_2 ;
  input trunc_ln520_reg_3117_pp0_iter10_reg;
  input [0:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  input [3:0]\xCount_V_2_reg[9]_i_13_0 ;
  input [0:0]\icmp_ln1404_2_reg_547_reg[0]_i_2 ;
  input [6:0]\yCount_V_2_reg[9]_i_5_0 ;
  input [5:0]\xCount_V_2[9]_i_8 ;
  input ap_ce_reg;
  input [1:0]DI;
  input [1:0]\xCount_V_2_reg[9]_i_6 ;
  input [0:0]\yCount_V_2_reg[0] ;
  input trunc_ln520_reg_3117_pp0_iter12_reg;
  input \ref_tmp35_2_reg_3398_reg[7] ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_989_ap_return_0;
  input \redYuv_load_reg_3506_reg[4] ;
  input [2:0]redYuv_load_reg_3506;
  input [2:0]grnYuv_load_reg_3501;
  input [2:0]bluYuv_load_reg_3496;
  input [0:0]blkYuv_load_reg_3491;
  input [0:0]whiYuv_load_reg_3486;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  input or_ln1756_2_reg_867;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input [0:0]\g_2_reg_3524_reg[7] ;
  input ap_enable_reg_pp0_iter16;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter15;
  input and_ln1219_reg_3172_pp0_iter13_reg;
  input \zonePlateVDelta_reg[0] ;
  input [2:0]B;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  input [4:0]r_2_reg_3517_pp0_iter14_reg;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  input [6:0]g_2_reg_3524_pp0_iter14_reg;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  input [1:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input [4:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 ;
  input [7:0]ref_tmp27_0_reg_3434;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  input [3:0]ref_tmp27_2_reg_3444;
  input [0:0]tpgBarSelRgb_r_load_reg_3471;
  input [0:0]tpgBarSelRgb_b_load_reg_3481;
  input ap_enable_reg_pp0_iter12;
  input [7:0]rSerie_V;
  input [6:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 ;
  input [0:0]ref_tmp35_0_reg_3388;
  input [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ;
  input [7:0]tmp_val_1_reg_3368;
  input [1:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ;
  input [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_0 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 ;
  input [18:0]in;
  input [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 ;
  input [6:0]rampStart_load_reg_1211;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  input ap_enable_reg_pp0_iter14;
  input [1:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 ;
  input [0:0]ref_tmp29_0_reg_3419;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  input [0:0]\zonePlateVDelta_reg[15] ;
  input [0:0]\phi_mul_fu_446_reg[15] ;
  input [14:0]phi_mul_fu_446_reg;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][7]_srl16 ;
  input [1:0]Sel_fu_875_p4;
  input [1:0]icmp_ln518_fu_858_p2_carry__0;
  input ap_rst_n;
  input [11:0]icmp_ln1918_1_fu_549_p2_carry__0;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0;
  input [15:0]icmp_ln1844_fu_421_p2_carry__0_0;
  input [15:0]icmp_ln1856_fu_453_p2_carry__0;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_0;
  input [3:0]y_fu_96_reg;
  input [0:0]\fid[0] ;
  input ap_enable_reg_pp0_iter0;
  input fid_in;
  input [0:0]internal_full_n_reg_4;
  input [3:0]j_fu_118_reg;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [0:0]auto_restart_status_reg_0;
  input s_axi_CTRL_AWVALID;
  input [15:0]s_axi_CTRL_WDATA;
  input [6:0]\rampStart_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  input [5:0]tmp_3_reg_3373;
  input [5:0]\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 ;
  input ap_done;
  input \pix_val_V_7_reg_877_reg[7] ;
  input \pix_val_V_7_reg_877_reg[2] ;
  input trunc_ln729_reg_847_pp0_iter1_reg;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  input ap_condition_362;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [2:0]B;
  wire [0:0]CO;
  wire [3:0]D;
  wire [1:0]DI;
  wire [0:0]DPtpgBarSelRgb_VESA_g_load_reg_852;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][7]_srl16 ;
  wire [0:0]SS;
  wire [1:0]Sel_fu_875_p4;
  wire [14:0]ZplateHorContStart;
  wire [14:0]ZplateVerContDelta;
  wire [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  wire add_ln1259_2_reg_34140;
  wire [15:0]add_ln1298_fu_1483_p2;
  wire [9:0]add_ln1329_fu_247_p2;
  wire [9:0]add_ln1511_fu_249_p2;
  wire and_ln1219_reg_3172_pp0_iter13_reg;
  wire [0:0]\and_ln1219_reg_3172_pp0_iter13_reg_reg[0] ;
  wire and_ln1756_fu_479_p2;
  wire \and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_i_2_n_3 ;
  wire and_ln1756_reg_768_pp0_iter2_reg;
  wire \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  wire \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ;
  wire \ap_CS_fsm[3]_i_3_n_3 ;
  wire \ap_CS_fsm[3]_i_4_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_362;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter14_reg;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter15_reg_3;
  wire ap_enable_reg_pp0_iter15_reg_4;
  wire ap_enable_reg_pp0_iter15_reg_5;
  wire ap_enable_reg_pp0_iter16;
  wire [0:0]ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_idle;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  wire [23:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  wire \ap_return_int_reg[5]_i_4_n_3 ;
  wire \ap_return_int_reg[5]_i_5_n_3 ;
  wire \ap_return_int_reg[5]_i_6_n_3 ;
  wire \ap_return_int_reg[9]_i_4_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_4 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_5 ;
  wire \ap_return_int_reg_reg[5]_i_2_n_6 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_4 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_5 ;
  wire \ap_return_int_reg_reg[5]_i_3_n_6 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_3 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_4 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_5 ;
  wire \ap_return_int_reg_reg[9]_i_3_n_6 ;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire [0:0]auto_restart_status_reg_0;
  wire auto_restart_status_reg_n_3;
  wire [7:2]bckgndId;
  wire bckgndYUV_full_n;
  wire [0:0]blkYuv_load_reg_3491;
  wire [2:0]bluYuv_load_reg_3496;
  wire [15:8]boxColorB;
  wire [15:0]boxColorG;
  wire [15:8]boxColorR;
  wire [1:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  wire [1:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  wire cmp2_i322_fu_630_p2;
  wire cmp6_i_fu_650_p2;
  wire [14:3]crossHairX;
  wire [15:0]crossHairY;
  wire [1:0]data3;
  wire [7:0]dpDynamicRange;
  wire [7:0]dpYUVCoef;
  wire [0:0]\fid[0] ;
  wire fid_INST_0_i_10_n_3;
  wire fid_INST_0_i_11_n_3;
  wire fid_in;
  wire [15:2]field_id;
  wire [6:0]g_2_reg_3524_pp0_iter14_reg;
  wire [0:0]\g_2_reg_3524_reg[7] ;
  wire [2:0]grnYuv_load_reg_3501;
  wire [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  wire [5:0]grp_reg_ap_uint_10_s_fu_241_ap_return;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  wire [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_989_ap_return_0;
  wire [13:7]\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 ;
  wire [15:15]\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ;
  wire [15:15]\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ;
  wire [9:2]\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 ;
  wire [15:15]height;
  wire \icmp_ln1404_2_reg_547[0]_i_14_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_15_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_16_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_17_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_18_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_19_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_20_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_21_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_22_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_23_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_24_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_25_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_26_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_27_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_28_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_10_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_10_n_5 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_10_n_6 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_11_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_11_n_4 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_11_n_5 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_11_n_6 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_12_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_12_n_4 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_12_n_5 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_12_n_6 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_13_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_13_n_4 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_13_n_5 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_13_n_6 ;
  wire [0:0]\icmp_ln1404_2_reg_547_reg[0]_i_2 ;
  wire \icmp_ln1428_reg_567[0]_i_14_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_15_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_16_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_17_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_18_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_19_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_20_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_21_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_22_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_23_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_24_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_25_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_26_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_27_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_28_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_10_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_10_n_5 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_10_n_6 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_11_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_11_n_4 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_11_n_5 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_11_n_6 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_12_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_12_n_4 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_12_n_5 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_12_n_6 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_13_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_13_n_4 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_13_n_5 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_13_n_6 ;
  wire [0:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0;
  wire [15:0]icmp_ln1844_fu_421_p2_carry__0_0;
  wire [15:0]icmp_ln1856_fu_453_p2_carry__0;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_0;
  wire [11:0]icmp_ln1918_1_fu_549_p2_carry__0;
  wire [1:0]icmp_ln518_fu_858_p2_carry__0;
  wire [18:0]in;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [3:0]\int_ZplateHorContStart_reg[11]_0 ;
  wire [3:0]\int_ZplateHorContStart_reg[14]_0 ;
  wire [0:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [3:0]\int_ZplateHorContStart_reg[7]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_1 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_3;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire \int_bck_motion_en[15]_i_3_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[0]_1 ;
  wire \int_bckgndId_reg[0]_10 ;
  wire \int_bckgndId_reg[0]_11 ;
  wire \int_bckgndId_reg[0]_12 ;
  wire \int_bckgndId_reg[0]_2 ;
  wire [0:0]\int_bckgndId_reg[0]_3 ;
  wire [0:0]\int_bckgndId_reg[0]_4 ;
  wire \int_bckgndId_reg[0]_5 ;
  wire \int_bckgndId_reg[0]_6 ;
  wire \int_bckgndId_reg[0]_7 ;
  wire \int_bckgndId_reg[0]_8 ;
  wire \int_bckgndId_reg[0]_9 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire [1:0]\int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[1]_10 ;
  wire \int_bckgndId_reg[1]_2 ;
  wire \int_bckgndId_reg[1]_3 ;
  wire \int_bckgndId_reg[1]_4 ;
  wire \int_bckgndId_reg[1]_5 ;
  wire \int_bckgndId_reg[1]_6 ;
  wire \int_bckgndId_reg[1]_7 ;
  wire \int_bckgndId_reg[1]_8 ;
  wire \int_bckgndId_reg[1]_9 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire \int_bckgndId_reg[3]_0 ;
  wire \int_bckgndId_reg[4]_0 ;
  wire \int_bckgndId_reg[4]_1 ;
  wire \int_bckgndId_reg[4]_2 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorB_reg[7]_0 ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorR_reg[7]_0 ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire [3:0]\int_boxSize_reg[11]_0 ;
  wire [3:0]\int_boxSize_reg[11]_1 ;
  wire [2:0]\int_boxSize_reg[14]_0 ;
  wire [2:0]\int_boxSize_reg[14]_1 ;
  wire [15:0]\int_boxSize_reg[15]_0 ;
  wire [3:0]\int_boxSize_reg[15]_1 ;
  wire [3:0]\int_boxSize_reg[3]_0 ;
  wire [3:0]\int_boxSize_reg[3]_1 ;
  wire [3:0]\int_boxSize_reg[7]_0 ;
  wire [3:0]\int_boxSize_reg[7]_1 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire \int_colorFormat_reg[0]_0 ;
  wire \int_colorFormat_reg[0]_1 ;
  wire \int_colorFormat_reg[0]_2 ;
  wire \int_colorFormat_reg[1]_0 ;
  wire \int_colorFormat_reg[1]_1 ;
  wire \int_colorFormat_reg[2]_0 ;
  wire \int_colorFormat_reg[6]_0 ;
  wire \int_colorFormat_reg[6]_1 ;
  wire [7:0]\int_colorFormat_reg[7]_0 ;
  wire \int_colorFormat_reg[7]_1 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire [0:0]\int_crossHairX_reg[13]_0 ;
  wire [3:0]\int_crossHairX_reg[15]_0 ;
  wire [2:0]\int_crossHairX_reg[9]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire [11:0]\int_crossHairY_reg[14]_0 ;
  wire [0:0]\int_crossHairY_reg[15]_0 ;
  wire [0:0]\int_crossHairY_reg[1]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire \int_dpYUVCoef_reg[0]_0 ;
  wire \int_dpYUVCoef_reg[0]_1 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire \int_field_id_reg[0]_0 ;
  wire \int_field_id_reg[0]_1 ;
  wire [1:0]\int_field_id_reg[1]_0 ;
  wire \int_field_id_reg[6]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire \int_height[15]_i_3_n_3 ;
  wire [3:0]\int_height_reg[11]_0 ;
  wire [14:0]\int_height_reg[14]_0 ;
  wire [13:0]\int_height_reg[15]_0 ;
  wire [0:0]\int_height_reg[15]_1 ;
  wire [0:0]\int_height_reg[15]_2 ;
  wire [3:0]\int_height_reg[3]_0 ;
  wire [0:0]\int_height_reg[6]_0 ;
  wire [3:0]\int_height_reg[7]_0 ;
  wire [2:0]\int_height_reg[8]_0 ;
  wire int_ier;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_ier_reg_n_3_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [0:0]\int_motionSpeed_reg[0]_0 ;
  wire [0:0]\int_motionSpeed_reg[0]_1 ;
  wire [0:0]\int_motionSpeed_reg[0]_2 ;
  wire [0:0]\int_motionSpeed_reg[0]_3 ;
  wire [3:0]\int_motionSpeed_reg[3]_0 ;
  wire [2:0]\int_motionSpeed_reg[6]_0 ;
  wire [2:0]\int_motionSpeed_reg[6]_1 ;
  wire [2:0]\int_motionSpeed_reg[6]_2 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire \int_ovrlayId_reg[0]_0 ;
  wire \int_ovrlayId_reg[1]_0 ;
  wire \int_ovrlayId_reg[1]_1 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_2_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [3:0]\int_width_reg[11]_0 ;
  wire \int_width_reg[12]_0 ;
  wire [0:0]\int_width_reg[12]_1 ;
  wire [0:0]\int_width_reg[12]_2 ;
  wire [9:0]\int_width_reg[13]_0 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire [13:0]\int_width_reg[15]_1 ;
  wire [3:0]\int_width_reg[15]_2 ;
  wire [0:0]\int_width_reg[1]_0 ;
  wire [3:0]\int_width_reg[3]_0 ;
  wire [3:0]\int_width_reg[7]_0 ;
  wire [1:0]\int_width_reg[8]_0 ;
  wire \int_width_reg[8]_1 ;
  wire \int_width_reg[8]_2 ;
  wire \int_width_reg[9]_0 ;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [0:0]internal_full_n_reg_3;
  wire [0:0]internal_full_n_reg_4;
  wire interrupt;
  wire [3:0]j_fu_118_reg;
  wire lshr_ln1_reg_3530_reg_0_i_4_n_3;
  wire [7:0]maskId;
  wire \newSel47_reg_872[7]_i_6_n_3 ;
  wire \newSel47_reg_872[7]_i_7_n_3 ;
  wire \newSel47_reg_872[7]_i_8_n_3 ;
  wire \newSel47_reg_872[7]_i_9_n_3 ;
  wire [0:0]\newSel47_reg_872_reg[0] ;
  wire \newSel47_reg_872_reg[3] ;
  wire \newSel47_reg_872_reg[7] ;
  wire \newSel47_reg_872_reg[7]_0 ;
  wire \newSel47_reg_872_reg[7]_1 ;
  wire \newSel47_reg_872_reg[7]_2 ;
  wire or_ln1756_2_reg_867;
  wire [7:0]ovrlayId;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_13_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 ;
  wire [6:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_6_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_16_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_16_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_18_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_20_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_21_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_8_n_3 ;
  wire [0:0]\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_21_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_24_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  wire [5:0]\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_17_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_19_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_21_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_2_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_6_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_8_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_12_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_14_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ;
  wire [4:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_n_3 ;
  wire [4:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 ;
  wire [1:0]\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ;
  wire p_0_2_0_0_0493_lcssa502_fu_2620;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_10_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_10_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_10_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_10_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_11_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_20_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_27_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_31_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ;
  wire [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 ;
  wire [1:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 ;
  wire [7:0]\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire [1:0]\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ;
  wire [7:2]p_21_in;
  wire \phi_mul_fu_446[0]_i_4_n_3 ;
  wire \phi_mul_fu_446[0]_i_5_n_3 ;
  wire \phi_mul_fu_446[0]_i_6_n_3 ;
  wire \phi_mul_fu_446[0]_i_7_n_3 ;
  wire \phi_mul_fu_446[12]_i_3_n_3 ;
  wire \phi_mul_fu_446[12]_i_4_n_3 ;
  wire \phi_mul_fu_446[12]_i_5_n_3 ;
  wire \phi_mul_fu_446[4]_i_2_n_3 ;
  wire \phi_mul_fu_446[4]_i_3_n_3 ;
  wire \phi_mul_fu_446[4]_i_4_n_3 ;
  wire \phi_mul_fu_446[4]_i_5_n_3 ;
  wire \phi_mul_fu_446[8]_i_2_n_3 ;
  wire \phi_mul_fu_446[8]_i_3_n_3 ;
  wire \phi_mul_fu_446[8]_i_4_n_3 ;
  wire \phi_mul_fu_446[8]_i_5_n_3 ;
  wire [14:0]phi_mul_fu_446_reg;
  wire \phi_mul_fu_446_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_4 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_5 ;
  wire \phi_mul_fu_446_reg[0]_i_3_n_6 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[12]_i_1_n_6 ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_446_reg[8]_i_1_n_6 ;
  wire \pix_val_V_7_reg_877[2]_i_2_n_3 ;
  wire \pix_val_V_7_reg_877_reg[1] ;
  wire \pix_val_V_7_reg_877_reg[2] ;
  wire \pix_val_V_7_reg_877_reg[7] ;
  wire [3:0]\q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [1:0]\q0_reg[7] ;
  wire [7:0]rSerie_V;
  wire rSerie_V0;
  wire [4:0]r_2_reg_3517_pp0_iter14_reg;
  wire [6:0]rampStart_load_reg_1211;
  wire [6:0]\rampStart_reg[7] ;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[0]_i_9_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_10_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_12_n_3 ;
  wire \rdata[1]_i_14_n_3 ;
  wire \rdata[1]_i_15_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_10_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[2]_i_9_n_3 ;
  wire \rdata[3]_i_10_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[3]_i_9_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[4]_i_9_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[5]_i_9_n_3 ;
  wire \rdata[6]_i_10_n_3 ;
  wire \rdata[6]_i_11_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[6]_i_9_n_3 ;
  wire \rdata[7]_i_10_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[7]_i_8_n_3 ;
  wire \rdata[7]_i_9_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata[9]_i_8_n_3 ;
  wire \rdata_reg[1]_i_13_n_3 ;
  wire \rdata_reg[1]_i_5_n_3 ;
  wire \rdata_reg[2]_i_4_n_3 ;
  wire \rdata_reg[2]_i_5_n_3 ;
  wire \rdata_reg[2]_i_6_n_3 ;
  wire \rdata_reg[3]_i_2_n_3 ;
  wire \rdata_reg[3]_i_5_n_3 ;
  wire \rdata_reg[3]_i_6_n_3 ;
  wire \rdata_reg[4]_i_2_n_3 ;
  wire \rdata_reg[4]_i_3_n_3 ;
  wire \rdata_reg[5]_i_2_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[6]_i_2_n_3 ;
  wire \rdata_reg[6]_i_3_n_3 ;
  wire \rdata_reg[7]_i_4_n_3 ;
  wire \rdata_reg[7]_i_5_n_3 ;
  wire \rdata_reg[7]_i_6_n_3 ;
  wire \rdata_reg[9]_i_4_n_3 ;
  wire [2:0]redYuv_load_reg_3506;
  wire \redYuv_load_reg_3506_reg[4] ;
  wire [7:0]ref_tmp27_0_reg_3434;
  wire ref_tmp27_0_reg_34340;
  wire [3:0]ref_tmp27_2_reg_3444;
  wire \ref_tmp27_2_reg_3444[7]_i_3_n_3 ;
  wire [0:0]ref_tmp29_0_reg_3419;
  wire \ref_tmp29_2_reg_3429[7]_i_5_n_3 ;
  wire \ref_tmp29_2_reg_3429_reg[6] ;
  wire \ref_tmp29_2_reg_3429_reg[6]_0 ;
  wire \ref_tmp29_2_reg_3429_reg[6]_1 ;
  wire [0:0]ref_tmp35_0_reg_3388;
  wire \ref_tmp35_2_reg_3398_reg[7] ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \select_ln1487_reg_3403_reg[1] ;
  wire [1:0]\select_ln1756_3_reg_862_reg[6] ;
  wire [7:0]\select_ln259_reg_3511_reg[7] ;
  wire [7:0]\select_ln260_reg_1217_reg[7] ;
  wire \sub_ln232_reg_3207[3]_i_10_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_9_n_3 ;
  wire \sub_ln232_reg_3207_reg[10]_i_8_n_3 ;
  wire \sub_ln232_reg_3207_reg[10]_i_8_n_4 ;
  wire \sub_ln232_reg_3207_reg[10]_i_8_n_5 ;
  wire \sub_ln232_reg_3207_reg[10]_i_8_n_6 ;
  wire \sub_ln232_reg_3207_reg[3]_i_4_n_3 ;
  wire \sub_ln232_reg_3207_reg[3]_i_4_n_4 ;
  wire \sub_ln232_reg_3207_reg[3]_i_4_n_5 ;
  wire \sub_ln232_reg_3207_reg[3]_i_4_n_6 ;
  wire \sub_ln232_reg_3207_reg[7]_i_10_n_3 ;
  wire \sub_ln232_reg_3207_reg[7]_i_10_n_4 ;
  wire \sub_ln232_reg_3207_reg[7]_i_10_n_5 ;
  wire \sub_ln232_reg_3207_reg[7]_i_10_n_6 ;
  wire [5:0]tmp_3_reg_3373;
  wire tmp_last_V_fu_278_p2_carry_i_10_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_11_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_12_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_13_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_14_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_15_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_16_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_17_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_18_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_19_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_5_n_4;
  wire tmp_last_V_fu_278_p2_carry_i_5_n_5;
  wire tmp_last_V_fu_278_p2_carry_i_5_n_6;
  wire tmp_last_V_fu_278_p2_carry_i_6_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_6_n_4;
  wire tmp_last_V_fu_278_p2_carry_i_6_n_5;
  wire tmp_last_V_fu_278_p2_carry_i_6_n_6;
  wire tmp_last_V_fu_278_p2_carry_i_7_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_7_n_4;
  wire tmp_last_V_fu_278_p2_carry_i_7_n_5;
  wire tmp_last_V_fu_278_p2_carry_i_7_n_6;
  wire tmp_last_V_fu_278_p2_carry_i_8_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_9_n_3;
  wire [7:0]tmp_val_1_reg_3368;
  wire [0:0]tpgBarSelRgb_b_load_reg_3481;
  wire [0:0]tpgBarSelRgb_r_load_reg_3471;
  wire [9:0]trunc_ln1_fu_231_p4;
  wire trunc_ln520_reg_3117_pp0_iter10_reg;
  wire trunc_ln520_reg_3117_pp0_iter12_reg;
  wire \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] ;
  wire \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0]_0 ;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  wire [9:0]trunc_ln5_fu_233_p4;
  wire trunc_ln729_reg_847_pp0_iter1_reg;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0] ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_0 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_1 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_2 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_3 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_4 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_5 ;
  wire \trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_6 ;
  wire \vBarSel[1]_i_22_n_3 ;
  wire \vBarSel[1]_i_23_n_3 ;
  wire \vBarSel[1]_i_24_n_3 ;
  wire \vBarSel_reg[1]_i_12_n_3 ;
  wire \vBarSel_reg[1]_i_12_n_4 ;
  wire \vBarSel_reg[1]_i_12_n_5 ;
  wire \vBarSel_reg[1]_i_12_n_6 ;
  wire \vBarSel_reg[1]_i_20_n_3 ;
  wire \vBarSel_reg[1]_i_20_n_4 ;
  wire \vBarSel_reg[1]_i_20_n_5 ;
  wire \vBarSel_reg[1]_i_20_n_6 ;
  wire \vBarSel_reg[1]_i_21_n_3 ;
  wire \vBarSel_reg[1]_i_21_n_4 ;
  wire \vBarSel_reg[1]_i_21_n_5 ;
  wire \vBarSel_reg[1]_i_21_n_6 ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;
  wire [0:0]whiYuv_load_reg_3486;
  wire \xCount_V[3]_i_10_n_3 ;
  wire \xCount_V[3]_i_8_n_3 ;
  wire \xCount_V[3]_i_9_n_3 ;
  wire \xCount_V_2[9]_i_21_n_3 ;
  wire \xCount_V_2[9]_i_23_n_3 ;
  wire \xCount_V_2[9]_i_25_n_3 ;
  wire \xCount_V_2[9]_i_27_n_3 ;
  wire [5:0]\xCount_V_2[9]_i_8 ;
  wire [3:0]\xCount_V_2_reg[9]_i_13_0 ;
  wire \xCount_V_2_reg[9]_i_13_n_4 ;
  wire \xCount_V_2_reg[9]_i_13_n_5 ;
  wire \xCount_V_2_reg[9]_i_13_n_6 ;
  wire [1:0]\xCount_V_2_reg[9]_i_6 ;
  wire \xCount_V_3[3]_i_10_n_3 ;
  wire \xCount_V_3[3]_i_8_n_3 ;
  wire \xCount_V_3[3]_i_9_n_3 ;
  wire \xCount_V_3_reg[3]_i_7_n_3 ;
  wire \xCount_V_3_reg[3]_i_7_n_4 ;
  wire \xCount_V_3_reg[3]_i_7_n_5 ;
  wire \xCount_V_3_reg[3]_i_7_n_6 ;
  wire \xCount_V_3_reg[7]_i_8_n_3 ;
  wire \xCount_V_3_reg[7]_i_8_n_4 ;
  wire \xCount_V_3_reg[7]_i_8_n_5 ;
  wire \xCount_V_3_reg[7]_i_8_n_6 ;
  wire \xCount_V_3_reg[9]_i_6_n_3 ;
  wire \xCount_V_3_reg[9]_i_6_n_4 ;
  wire \xCount_V_3_reg[9]_i_6_n_5 ;
  wire \xCount_V_3_reg[9]_i_6_n_6 ;
  wire \xCount_V_reg[3]_i_7_n_3 ;
  wire \xCount_V_reg[3]_i_7_n_4 ;
  wire \xCount_V_reg[3]_i_7_n_5 ;
  wire \xCount_V_reg[3]_i_7_n_6 ;
  wire \xCount_V_reg[7]_i_8_n_3 ;
  wire \xCount_V_reg[7]_i_8_n_4 ;
  wire \xCount_V_reg[7]_i_8_n_5 ;
  wire \xCount_V_reg[7]_i_8_n_6 ;
  wire \xCount_V_reg[9]_i_6_n_3 ;
  wire \xCount_V_reg[9]_i_6_n_4 ;
  wire \xCount_V_reg[9]_i_6_n_5 ;
  wire \xCount_V_reg[9]_i_6_n_6 ;
  wire \yCount_V_2[9]_i_13_n_3 ;
  wire \yCount_V_2[9]_i_14_n_3 ;
  wire \yCount_V_2[9]_i_15_n_3 ;
  wire \yCount_V_2[9]_i_16_n_3 ;
  wire \yCount_V_2[9]_i_19_n_3 ;
  wire \yCount_V_2[9]_i_20_n_3 ;
  wire \yCount_V_2[9]_i_21_n_3 ;
  wire \yCount_V_2[9]_i_7_n_3 ;
  wire \yCount_V_2[9]_i_8_n_3 ;
  wire \yCount_V_2[9]_i_9_n_3 ;
  wire [0:0]\yCount_V_2_reg[0] ;
  wire [0:0]\yCount_V_2_reg[9] ;
  wire \yCount_V_2_reg[9]_i_12_n_3 ;
  wire \yCount_V_2_reg[9]_i_12_n_4 ;
  wire \yCount_V_2_reg[9]_i_12_n_5 ;
  wire \yCount_V_2_reg[9]_i_12_n_6 ;
  wire \yCount_V_2_reg[9]_i_17_n_3 ;
  wire \yCount_V_2_reg[9]_i_17_n_4 ;
  wire \yCount_V_2_reg[9]_i_17_n_5 ;
  wire \yCount_V_2_reg[9]_i_17_n_6 ;
  wire \yCount_V_2_reg[9]_i_18_n_3 ;
  wire \yCount_V_2_reg[9]_i_18_n_4 ;
  wire \yCount_V_2_reg[9]_i_18_n_5 ;
  wire \yCount_V_2_reg[9]_i_18_n_6 ;
  wire [6:0]\yCount_V_2_reg[9]_i_5_0 ;
  wire \yCount_V_2_reg[9]_i_5_n_4 ;
  wire \yCount_V_2_reg[9]_i_5_n_5 ;
  wire \yCount_V_2_reg[9]_i_5_n_6 ;
  wire \yCount_V_3[9]_i_25_n_3 ;
  wire \yCount_V_3[9]_i_26_n_3 ;
  wire \yCount_V_3[9]_i_27_n_3 ;
  wire \yCount_V_3_reg[9]_i_15_n_3 ;
  wire \yCount_V_3_reg[9]_i_15_n_4 ;
  wire \yCount_V_3_reg[9]_i_15_n_5 ;
  wire \yCount_V_3_reg[9]_i_15_n_6 ;
  wire \yCount_V_3_reg[9]_i_23_n_3 ;
  wire \yCount_V_3_reg[9]_i_23_n_4 ;
  wire \yCount_V_3_reg[9]_i_23_n_5 ;
  wire \yCount_V_3_reg[9]_i_23_n_6 ;
  wire \yCount_V_3_reg[9]_i_24_n_3 ;
  wire \yCount_V_3_reg[9]_i_24_n_4 ;
  wire \yCount_V_3_reg[9]_i_24_n_5 ;
  wire \yCount_V_3_reg[9]_i_24_n_6 ;
  wire [0:0]\y_3_reg_1232_reg[15] ;
  wire [3:0]y_fu_96_reg;
  wire \zonePlateVDelta[11]_i_3_n_3 ;
  wire \zonePlateVDelta[11]_i_4_n_3 ;
  wire \zonePlateVDelta[11]_i_5_n_3 ;
  wire \zonePlateVDelta[11]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_6_n_3 ;
  wire \zonePlateVDelta[15]_i_7_n_3 ;
  wire \zonePlateVDelta[15]_i_8_n_3 ;
  wire \zonePlateVDelta[3]_i_3_n_3 ;
  wire \zonePlateVDelta[3]_i_4_n_3 ;
  wire \zonePlateVDelta[3]_i_5_n_3 ;
  wire \zonePlateVDelta[3]_i_6_n_3 ;
  wire \zonePlateVDelta[7]_i_3_n_3 ;
  wire \zonePlateVDelta[7]_i_4_n_3 ;
  wire \zonePlateVDelta[7]_i_5_n_3 ;
  wire \zonePlateVDelta[7]_i_6_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  wire \zonePlateVDelta_reg[0] ;
  wire \zonePlateVDelta_reg[11]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[11]_i_2_n_6 ;
  wire [0:0]\zonePlateVDelta_reg[15] ;
  wire \zonePlateVDelta_reg[15]_i_4_n_4 ;
  wire \zonePlateVDelta_reg[15]_i_4_n_5 ;
  wire \zonePlateVDelta_reg[15]_i_4_n_6 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[3]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_6 ;
  wire [2:0]\NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_icmp_ln1404_2_reg_547_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1404_2_reg_547_reg[0]_i_10_O_UNCONNECTED ;
  wire [2:2]\NLW_icmp_ln1428_reg_567_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln1428_reg_567_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_phi_mul_fu_446_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln232_reg_3207_reg[10]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln232_reg_3207_reg[10]_i_9_O_UNCONNECTED ;
  wire [1:1]\NLW_sub_ln232_reg_3207_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_tmp_last_V_fu_278_p2_carry_i_5_CO_UNCONNECTED;
  wire [0:0]NLW_tmp_last_V_fu_278_p2_carry_i_7_O_UNCONNECTED;
  wire [3:0]\NLW_vBarSel_reg[1]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_vBarSel_reg[1]_i_14_O_UNCONNECTED ;
  wire [2:0]\NLW_vBarSel_reg[1]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_xCount_V_3_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_3_reg[9]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_3_reg[9]_i_8_O_UNCONNECTED ;
  wire [2:0]\NLW_xCount_V_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_reg[9]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_reg[9]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_2_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_yCount_V_2_reg[9]_i_11_O_UNCONNECTED ;
  wire [2:0]\NLW_yCount_V_2_reg[9]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_2_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_yCount_V_3_reg[9]_i_17_O_UNCONNECTED ;
  wire [2:0]\NLW_yCount_V_3_reg[9]_i_24_O_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVDelta_reg[15]_i_4_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hFF272227)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(s_axi_CTRL_BREADY),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(\int_colorFormat_reg[7]_0 [0]),
        .I1(\int_colorFormat_reg[2]_0 ),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .I3(\int_colorFormat_reg[7]_0 [4]),
        .I4(\int_colorFormat_reg[7]_0 [1]),
        .O(cmp2_i322_fu_630_p2));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [2]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [3]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [4]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [5]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [6]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [14]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [7]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [15]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [16]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [1]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [2]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [18]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [3]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [1]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [4]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [20]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [5]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [21]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [6]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][23]_srl16 [7]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[2]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [2]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [3]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [4]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [5]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [6]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][7]_srl16 [7]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\SRL_SIG_reg[15][15]_srl16 [1]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(maskId[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] [9]));
  LUT6 #(
    .INIT(64'h0000000D00000000)) 
    \add_ln1259_3_reg_3409[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(bckgndYUV_full_n),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_bckgndId_reg[1]_1 [0]),
        .O(add_ln1259_2_reg_34140));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry__0_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\rampStart_reg[7] [6]),
        .O(\int_motionSpeed_reg[6]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry__0_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\rampStart_reg[7] [5]),
        .O(\int_motionSpeed_reg[6]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry__0_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\rampStart_reg[7] [4]),
        .O(\int_motionSpeed_reg[6]_2 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry_i_1
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\rampStart_reg[7] [3]),
        .O(\int_motionSpeed_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\rampStart_reg[7] [2]),
        .O(\int_motionSpeed_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\rampStart_reg[7] [1]),
        .O(\int_motionSpeed_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\rampStart_reg[7] [0]),
        .O(\int_motionSpeed_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1219_reg_3172[0]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .O(cmp6_i_fu_650_p2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(trunc_ln520_reg_3117_pp0_iter10_reg),
        .I1(\and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_i_2_n_3 ),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .I3(\int_colorFormat_reg[7]_0 [1]),
        .I4(\int_colorFormat_reg[7]_0 [3]),
        .I5(\int_colorFormat_reg[7]_0 [2]),
        .O(and_ln1756_fu_479_p2));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [5]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .I3(\int_colorFormat_reg[7]_0 [6]),
        .O(\and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \and_ln1918_reg_885[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3_n_3 ),
        .I1(ovrlayId[1]),
        .I2(ovrlayId[0]),
        .O(\int_ovrlayId_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_start),
        .I1(auto_restart_status_reg_0),
        .O(int_ap_start_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\ap_CS_fsm[3]_i_3_n_3 ),
        .I1(\ap_CS_fsm[3]_i_4_n_3 ),
        .I2(\int_width_reg[15]_0 [9]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(\int_width_reg[15]_0 [4]),
        .O(\int_width_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_width_reg[15]_0 [8]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(\int_width_reg[15]_0 [5]),
        .I4(\int_width_reg[15]_0 [1]),
        .I5(\int_width_reg[15]_0 [3]),
        .O(\ap_CS_fsm[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_width_reg[15]_0 [0]),
        .I2(\int_width_reg[15]_0 [12]),
        .I3(\int_width_reg[15]_0 [6]),
        .O(\ap_CS_fsm[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0FBB)) 
    \ap_phi_reg_pp0_iter1_empty_133_reg_230[0]_i_2 
       (.I0(\int_field_id_reg[1]_0 [0]),
        .I1(\int_field_id_reg[1]_0 [1]),
        .I2(fid_in),
        .I3(\int_field_id_reg[6]_0 ),
        .O(\int_field_id_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3 
       (.I0(ovrlayId[7]),
        .I1(ovrlayId[3]),
        .I2(ovrlayId[6]),
        .I3(ovrlayId[5]),
        .I4(ovrlayId[2]),
        .I5(ovrlayId[4]),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .I3(boxColorG[0]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .I3(boxColorG[1]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .I3(boxColorG[2]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .I3(boxColorG[3]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_3 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .I3(boxColorG[4]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_3 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .I3(boxColorG[5]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .I3(boxColorG[6]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_2 
       (.I0(trunc_ln729_reg_847_pp0_iter1_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .I3(boxColorG[7]),
        .O(\trunc_ln729_reg_847_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(\int_width_reg[8]_0 [0]),
        .O(\int_width_reg[13]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(\int_width_reg[8]_0 [1]),
        .I1(\int_width_reg[8]_0 [0]),
        .O(\int_width_reg[13]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I1(\int_width_reg[8]_0 [0]),
        .I2(\int_width_reg[8]_0 [1]),
        .O(\int_width_reg[13]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I1(\int_width_reg[8]_0 [1]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .O(\int_width_reg[13]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .O(\int_width_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [5]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I2(\int_width_reg[8]_0 [1]),
        .I3(\int_width_reg[8]_0 [0]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4]),
        .O(\int_width_reg[13]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_4 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\ap_return_int_reg[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_5 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\ap_return_int_reg[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[5]_i_6 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\ap_return_int_reg[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .O(\int_width_reg[13]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .O(\int_width_reg[13]_0 [7]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [8]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .O(\int_width_reg[13]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [9]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [8]),
        .O(\int_width_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_return_int_reg[9]_i_4 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [5]),
        .O(\ap_return_int_reg[9]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[5]_i_2 
       (.CI(\ap_return_int_reg_reg[5]_i_3_n_3 ),
        .CO({\ap_return_int_reg_reg[5]_i_2_n_3 ,\ap_return_int_reg_reg[5]_i_2_n_4 ,\ap_return_int_reg_reg[5]_i_2_n_5 ,\ap_return_int_reg_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4:2],\int_width_reg[8]_0 [1]}),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\ap_return_int_reg_reg[5]_i_3_n_3 ,\ap_return_int_reg_reg[5]_i_3_n_4 ,\ap_return_int_reg_reg[5]_i_3_n_5 ,\ap_return_int_reg_reg[5]_i_3_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({\int_width_reg[8]_0 [0],\NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\ap_return_int_reg[5]_i_4_n_3 ,\ap_return_int_reg[5]_i_5_n_3 ,\ap_return_int_reg[5]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[9]_i_2 
       (.CI(\ap_return_int_reg_reg[9]_i_3_n_3 ),
        .CO(\NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED [3:1],\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [9]}),
        .S({1'b0,1'b0,1'b0,\int_width_reg[15]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ap_return_int_reg_reg[9]_i_3 
       (.CI(\ap_return_int_reg_reg[5]_i_2_n_3 ),
        .CO({\ap_return_int_reg_reg[9]_i_3_n_3 ,\ap_return_int_reg_reg[9]_i_3_n_4 ,\ap_return_int_reg_reg[9]_i_3_n_5 ,\ap_return_int_reg_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [8:5]),
        .S(\int_width_reg[15]_0 [12:9]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(auto_restart_status_reg_0),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000005100000000)) 
    \bSerie_V[27]_i_1 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(bckgndYUV_full_n),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(ap_enable_reg_pp0_iter14),
        .O(ap_enable_reg_pp0_iter16_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \bSerie_V[27]_i_3 
       (.I0(bckgndId[4]),
        .I1(bckgndId[2]),
        .I2(bckgndId[3]),
        .I3(bckgndId[5]),
        .I4(bckgndId[6]),
        .I5(bckgndId[7]),
        .O(\int_bckgndId_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \blkYuv_load_reg_3491[7]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\redYuv_load_reg_3506_reg[4] ),
        .I5(blkYuv_load_reg_3491),
        .O(\int_bckgndId_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \bluYuv_load_reg_3496[6]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\redYuv_load_reg_3506_reg[4] ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(bluYuv_load_reg_3496[1]),
        .O(\int_bckgndId_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__0_i_1
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[7]),
        .O(\int_boxSize_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__0_i_2
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[6]),
        .O(\int_boxSize_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__0_i_3
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[5]),
        .O(\int_boxSize_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__0_i_4
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[4]),
        .O(\int_boxSize_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__1_i_1
       (.I0(\int_boxSize_reg[15]_0 [11]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[11]),
        .O(\int_boxSize_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__1_i_2
       (.I0(\int_boxSize_reg[15]_0 [10]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[10]),
        .O(\int_boxSize_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__1_i_3
       (.I0(\int_boxSize_reg[15]_0 [9]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[9]),
        .O(\int_boxSize_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__1_i_4
       (.I0(\int_boxSize_reg[15]_0 [8]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[8]),
        .O(\int_boxSize_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__2_i_2
       (.I0(\int_boxSize_reg[15]_0 [14]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[14]),
        .O(\int_boxSize_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__2_i_3
       (.I0(\int_boxSize_reg[15]_0 [13]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[13]),
        .O(\int_boxSize_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__2_i_4
       (.I0(\int_boxSize_reg[15]_0 [12]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[12]),
        .O(\int_boxSize_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry_i_1
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[3]),
        .O(\int_boxSize_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry_i_2
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[2]),
        .O(\int_boxSize_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry_i_3
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[1]),
        .O(\int_boxSize_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry_i_4
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[0]),
        .O(\int_boxSize_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__0_i_1
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[7]),
        .O(\int_boxSize_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__0_i_2
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[6]),
        .O(\int_boxSize_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__0_i_3
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[5]),
        .O(\int_boxSize_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__0_i_4
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[4]),
        .O(\int_boxSize_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__1_i_1
       (.I0(\int_boxSize_reg[15]_0 [11]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[11]),
        .O(\int_boxSize_reg[11]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__1_i_2
       (.I0(\int_boxSize_reg[15]_0 [10]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[10]),
        .O(\int_boxSize_reg[11]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__1_i_3
       (.I0(\int_boxSize_reg[15]_0 [9]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[9]),
        .O(\int_boxSize_reg[11]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__1_i_4
       (.I0(\int_boxSize_reg[15]_0 [8]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[8]),
        .O(\int_boxSize_reg[11]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__2_i_2
       (.I0(\int_boxSize_reg[15]_0 [14]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[14]),
        .O(\int_boxSize_reg[14]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__2_i_3
       (.I0(\int_boxSize_reg[15]_0 [13]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[13]),
        .O(\int_boxSize_reg[14]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__2_i_4
       (.I0(\int_boxSize_reg[15]_0 [12]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[12]),
        .O(\int_boxSize_reg[14]_1 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry_i_1
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[3]),
        .O(\int_boxSize_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry_i_2
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[2]),
        .O(\int_boxSize_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry_i_3
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[1]),
        .O(\int_boxSize_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry_i_4
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[0]),
        .O(\int_boxSize_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fid_INST_0_i_10
       (.I0(field_id[2]),
        .I1(field_id[13]),
        .I2(field_id[12]),
        .I3(field_id[3]),
        .I4(field_id[15]),
        .I5(field_id[9]),
        .O(fid_INST_0_i_10_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    fid_INST_0_i_11
       (.I0(field_id[11]),
        .I1(field_id[10]),
        .I2(field_id[4]),
        .I3(field_id[14]),
        .O(fid_INST_0_i_11_n_3));
  LUT6 #(
    .INIT(64'h4000400044044000)) 
    fid_INST_0_i_3
       (.I0(\fid[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\int_field_id_reg[6]_0 ),
        .I3(fid_in),
        .I4(\int_field_id_reg[1]_0 [1]),
        .I5(\int_field_id_reg[1]_0 [0]),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    fid_INST_0_i_6
       (.I0(\int_field_id_reg[6]_0 ),
        .I1(\int_field_id_reg[1]_0 [0]),
        .O(\int_field_id_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    fid_INST_0_i_7
       (.I0(\int_width_reg[9]_0 ),
        .I1(internal_full_n_reg_4),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fid_INST_0_i_9
       (.I0(fid_INST_0_i_10_n_3),
        .I1(fid_INST_0_i_11_n_3),
        .I2(field_id[6]),
        .I3(field_id[7]),
        .I4(field_id[5]),
        .I5(field_id[8]),
        .O(\int_field_id_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \g_2_reg_3524[7]_i_1 
       (.I0(\g_2_reg_3524_reg[7] ),
        .I1(add_ln1259_2_reg_34140),
        .O(\add_ln1258_1_reg_3282_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \grnYuv_load_reg_3501[7]_i_1 
       (.I0(\redYuv_load_reg_3506_reg[4] ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(grnYuv_load_reg_3501[2]),
        .O(\int_bckgndId_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFF140000)) 
    \grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3_n_3 ),
        .I1(ovrlayId[1]),
        .I2(ovrlayId[0]),
        .I3(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ),
        .I4(ap_condition_362),
        .O(\int_ovrlayId_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_i_1
       (.I0(\int_width_reg[15]_0 [7]),
        .I1(\int_boxSize_reg[15]_0 [7]),
        .O(\int_width_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_i_2
       (.I0(\int_width_reg[15]_0 [6]),
        .I1(\int_boxSize_reg[15]_0 [6]),
        .O(\int_width_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_i_3
       (.I0(\int_width_reg[15]_0 [5]),
        .I1(\int_boxSize_reg[15]_0 [5]),
        .O(\int_width_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_i_4
       (.I0(\int_width_reg[15]_0 [4]),
        .I1(\int_boxSize_reg[15]_0 [4]),
        .O(\int_width_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_i_1
       (.I0(\int_width_reg[15]_0 [11]),
        .I1(\int_boxSize_reg[15]_0 [11]),
        .O(\int_width_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_i_2
       (.I0(\int_width_reg[15]_0 [10]),
        .I1(\int_boxSize_reg[15]_0 [10]),
        .O(\int_width_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_i_3
       (.I0(\int_width_reg[15]_0 [9]),
        .I1(\int_boxSize_reg[15]_0 [9]),
        .O(\int_width_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_i_4
       (.I0(\int_width_reg[15]_0 [8]),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .O(\int_width_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_i_1
       (.I0(\int_width_reg[15]_0 [15]),
        .I1(\int_boxSize_reg[15]_0 [15]),
        .O(\int_width_reg[15]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_i_2
       (.I0(\int_width_reg[15]_0 [14]),
        .I1(\int_boxSize_reg[15]_0 [14]),
        .O(\int_width_reg[15]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_i_3
       (.I0(\int_width_reg[15]_0 [13]),
        .I1(\int_boxSize_reg[15]_0 [13]),
        .O(\int_width_reg[15]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_i_4
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(\int_boxSize_reg[15]_0 [12]),
        .O(\int_width_reg[15]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_i_1
       (.I0(\int_width_reg[15]_0 [3]),
        .I1(\int_boxSize_reg[15]_0 [3]),
        .O(\int_width_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_i_2
       (.I0(\int_width_reg[15]_0 [2]),
        .I1(\int_boxSize_reg[15]_0 [2]),
        .O(\int_width_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_i_3
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(\int_boxSize_reg[15]_0 [1]),
        .O(\int_width_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_i_4
       (.I0(\int_width_reg[15]_0 [0]),
        .I1(\int_boxSize_reg[15]_0 [0]),
        .O(\int_width_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_i_1
       (.I0(\int_height_reg[14]_0 [7]),
        .I1(\int_boxSize_reg[15]_0 [7]),
        .O(\int_height_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_i_2
       (.I0(\int_height_reg[14]_0 [6]),
        .I1(\int_boxSize_reg[15]_0 [6]),
        .O(\int_height_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_i_3
       (.I0(\int_height_reg[14]_0 [5]),
        .I1(\int_boxSize_reg[15]_0 [5]),
        .O(\int_height_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_i_4
       (.I0(\int_height_reg[14]_0 [4]),
        .I1(\int_boxSize_reg[15]_0 [4]),
        .O(\int_height_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_i_1
       (.I0(\int_height_reg[14]_0 [11]),
        .I1(\int_boxSize_reg[15]_0 [11]),
        .O(\int_height_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_i_2
       (.I0(\int_height_reg[14]_0 [10]),
        .I1(\int_boxSize_reg[15]_0 [10]),
        .O(\int_height_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_i_3
       (.I0(\int_height_reg[14]_0 [9]),
        .I1(\int_boxSize_reg[15]_0 [9]),
        .O(\int_height_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_i_4
       (.I0(\int_height_reg[14]_0 [8]),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .O(\int_height_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_i_1
       (.I0(\int_boxSize_reg[15]_0 [15]),
        .I1(height),
        .O(\int_boxSize_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_i_2
       (.I0(\int_height_reg[14]_0 [14]),
        .I1(\int_boxSize_reg[15]_0 [14]),
        .O(\int_boxSize_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_i_3
       (.I0(\int_height_reg[14]_0 [13]),
        .I1(\int_boxSize_reg[15]_0 [13]),
        .O(\int_boxSize_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_i_4
       (.I0(\int_height_reg[14]_0 [12]),
        .I1(\int_boxSize_reg[15]_0 [12]),
        .O(\int_boxSize_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_i_1
       (.I0(\int_height_reg[14]_0 [3]),
        .I1(\int_boxSize_reg[15]_0 [3]),
        .O(\int_height_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_i_2
       (.I0(\int_height_reg[14]_0 [2]),
        .I1(\int_boxSize_reg[15]_0 [2]),
        .O(\int_height_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_i_3
       (.I0(\int_height_reg[14]_0 [1]),
        .I1(\int_boxSize_reg[15]_0 [1]),
        .O(\int_height_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_i_4
       (.I0(\int_height_reg[14]_0 [0]),
        .I1(\int_boxSize_reg[15]_0 [0]),
        .O(\int_height_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \hBarSel_4_loc_0_fu_294[1]_i_2 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter12),
        .O(ap_enable_reg_pp0_iter12_reg));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \hdata_flag_1_fu_458[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \hdata_new_0_fu_278[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter14),
        .O(\int_bckgndId_reg[1]_10 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(j_fu_118_reg[3]),
        .O(\int_width_reg[12]_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\int_width_reg[15]_0 [1]),
        .I1(j_fu_118_reg[1]),
        .I2(\int_width_reg[15]_0 [2]),
        .I3(j_fu_118_reg[2]),
        .I4(j_fu_118_reg[0]),
        .I5(\int_width_reg[15]_0 [0]),
        .O(\int_width_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .O(\int_motionSpeed_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5__0
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .O(\int_motionSpeed_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \icmp_ln1050_reg_3176[0]_i_3 
       (.I0(\int_bckgndId_reg[4]_2 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .O(\int_bckgndId_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln1073_reg_3198[0]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\int_bckgndId_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_14 
       (.I0(height),
        .O(\icmp_ln1404_2_reg_547[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_15 
       (.I0(\int_height_reg[14]_0 [14]),
        .O(\icmp_ln1404_2_reg_547[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_16 
       (.I0(\int_height_reg[14]_0 [13]),
        .O(\icmp_ln1404_2_reg_547[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_17 
       (.I0(\int_height_reg[14]_0 [12]),
        .O(\icmp_ln1404_2_reg_547[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_18 
       (.I0(\int_height_reg[14]_0 [11]),
        .O(\icmp_ln1404_2_reg_547[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_19 
       (.I0(\int_height_reg[14]_0 [10]),
        .O(\icmp_ln1404_2_reg_547[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_20 
       (.I0(\int_height_reg[14]_0 [9]),
        .O(\icmp_ln1404_2_reg_547[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_21 
       (.I0(\int_height_reg[14]_0 [8]),
        .O(\icmp_ln1404_2_reg_547[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_22 
       (.I0(\int_height_reg[14]_0 [7]),
        .O(\icmp_ln1404_2_reg_547[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_23 
       (.I0(\int_height_reg[14]_0 [6]),
        .O(\icmp_ln1404_2_reg_547[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_24 
       (.I0(\int_height_reg[14]_0 [5]),
        .O(\icmp_ln1404_2_reg_547[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_25 
       (.I0(\int_height_reg[14]_0 [4]),
        .O(\icmp_ln1404_2_reg_547[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_26 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\icmp_ln1404_2_reg_547[0]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_27 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\icmp_ln1404_2_reg_547[0]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1404_2_reg_547[0]_i_28 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\icmp_ln1404_2_reg_547[0]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln1404_2_reg_547[0]_i_4 
       (.I0(\icmp_ln1404_2_reg_547_reg[0]_i_2 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_10_n_3 ),
        .O(\y_3_reg_1232_reg[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_10 
       (.CI(\icmp_ln1404_2_reg_547_reg[0]_i_11_n_3 ),
        .CO({\icmp_ln1404_2_reg_547_reg[0]_i_10_n_3 ,\NLW_icmp_ln1404_2_reg_547_reg[0]_i_10_CO_UNCONNECTED [2],\icmp_ln1404_2_reg_547_reg[0]_i_10_n_5 ,\icmp_ln1404_2_reg_547_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,height,\int_height_reg[14]_0 [14:13]}),
        .O({\NLW_icmp_ln1404_2_reg_547_reg[0]_i_10_O_UNCONNECTED [3],\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ,\int_height_reg[15]_0 [13:12]}),
        .S({1'b1,\icmp_ln1404_2_reg_547[0]_i_14_n_3 ,\icmp_ln1404_2_reg_547[0]_i_15_n_3 ,\icmp_ln1404_2_reg_547[0]_i_16_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_11 
       (.CI(\icmp_ln1404_2_reg_547_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln1404_2_reg_547_reg[0]_i_11_n_3 ,\icmp_ln1404_2_reg_547_reg[0]_i_11_n_4 ,\icmp_ln1404_2_reg_547_reg[0]_i_11_n_5 ,\icmp_ln1404_2_reg_547_reg[0]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_height_reg[14]_0 [12:9]),
        .O(\int_height_reg[15]_0 [11:8]),
        .S({\icmp_ln1404_2_reg_547[0]_i_17_n_3 ,\icmp_ln1404_2_reg_547[0]_i_18_n_3 ,\icmp_ln1404_2_reg_547[0]_i_19_n_3 ,\icmp_ln1404_2_reg_547[0]_i_20_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_12 
       (.CI(\icmp_ln1404_2_reg_547_reg[0]_i_13_n_3 ),
        .CO({\icmp_ln1404_2_reg_547_reg[0]_i_12_n_3 ,\icmp_ln1404_2_reg_547_reg[0]_i_12_n_4 ,\icmp_ln1404_2_reg_547_reg[0]_i_12_n_5 ,\icmp_ln1404_2_reg_547_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_height_reg[14]_0 [8:5]),
        .O(\int_height_reg[15]_0 [7:4]),
        .S({\icmp_ln1404_2_reg_547[0]_i_21_n_3 ,\icmp_ln1404_2_reg_547[0]_i_22_n_3 ,\icmp_ln1404_2_reg_547[0]_i_23_n_3 ,\icmp_ln1404_2_reg_547[0]_i_24_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln1404_2_reg_547_reg[0]_i_13_n_3 ,\icmp_ln1404_2_reg_547_reg[0]_i_13_n_4 ,\icmp_ln1404_2_reg_547_reg[0]_i_13_n_5 ,\icmp_ln1404_2_reg_547_reg[0]_i_13_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI(\int_height_reg[14]_0 [4:1]),
        .O(\int_height_reg[15]_0 [3:0]),
        .S({\icmp_ln1404_2_reg_547[0]_i_25_n_3 ,\icmp_ln1404_2_reg_547[0]_i_26_n_3 ,\icmp_ln1404_2_reg_547[0]_i_27_n_3 ,\icmp_ln1404_2_reg_547[0]_i_28_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_14 
       (.I0(\int_width_reg[15]_0 [15]),
        .O(\icmp_ln1428_reg_567[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_15 
       (.I0(\int_width_reg[15]_0 [14]),
        .O(\icmp_ln1428_reg_567[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_16 
       (.I0(\int_width_reg[15]_0 [13]),
        .O(\icmp_ln1428_reg_567[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_17 
       (.I0(\int_width_reg[15]_0 [12]),
        .O(\icmp_ln1428_reg_567[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_18 
       (.I0(\int_width_reg[15]_0 [11]),
        .O(\icmp_ln1428_reg_567[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_19 
       (.I0(\int_width_reg[15]_0 [10]),
        .O(\icmp_ln1428_reg_567[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_20 
       (.I0(\int_width_reg[15]_0 [9]),
        .O(\icmp_ln1428_reg_567[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_21 
       (.I0(\int_width_reg[15]_0 [8]),
        .O(\icmp_ln1428_reg_567[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_22 
       (.I0(\int_width_reg[15]_0 [7]),
        .O(\icmp_ln1428_reg_567[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_23 
       (.I0(\int_width_reg[15]_0 [6]),
        .O(\icmp_ln1428_reg_567[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_24 
       (.I0(\int_width_reg[15]_0 [5]),
        .O(\icmp_ln1428_reg_567[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_25 
       (.I0(\int_width_reg[15]_0 [4]),
        .O(\icmp_ln1428_reg_567[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_26 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\icmp_ln1428_reg_567[0]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_27 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\icmp_ln1428_reg_567[0]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1428_reg_567[0]_i_28 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\icmp_ln1428_reg_567[0]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln1428_reg_567[0]_i_4 
       (.I0(\icmp_ln1428_reg_567_reg[0]_i_2 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_10_n_3 ),
        .O(S));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_10 
       (.CI(\icmp_ln1428_reg_567_reg[0]_i_11_n_3 ),
        .CO({\icmp_ln1428_reg_567_reg[0]_i_10_n_3 ,\NLW_icmp_ln1428_reg_567_reg[0]_i_10_CO_UNCONNECTED [2],\icmp_ln1428_reg_567_reg[0]_i_10_n_5 ,\icmp_ln1428_reg_567_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\int_width_reg[15]_0 [15:13]}),
        .O({\NLW_icmp_ln1428_reg_567_reg[0]_i_10_O_UNCONNECTED [3],\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ,\int_width_reg[15]_1 [13:12]}),
        .S({1'b1,\icmp_ln1428_reg_567[0]_i_14_n_3 ,\icmp_ln1428_reg_567[0]_i_15_n_3 ,\icmp_ln1428_reg_567[0]_i_16_n_3 }));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_11 
       (.CI(\icmp_ln1428_reg_567_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln1428_reg_567_reg[0]_i_11_n_3 ,\icmp_ln1428_reg_567_reg[0]_i_11_n_4 ,\icmp_ln1428_reg_567_reg[0]_i_11_n_5 ,\icmp_ln1428_reg_567_reg[0]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_width_reg[15]_0 [12:9]),
        .O(\int_width_reg[15]_1 [11:8]),
        .S({\icmp_ln1428_reg_567[0]_i_17_n_3 ,\icmp_ln1428_reg_567[0]_i_18_n_3 ,\icmp_ln1428_reg_567[0]_i_19_n_3 ,\icmp_ln1428_reg_567[0]_i_20_n_3 }));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_12 
       (.CI(\icmp_ln1428_reg_567_reg[0]_i_13_n_3 ),
        .CO({\icmp_ln1428_reg_567_reg[0]_i_12_n_3 ,\icmp_ln1428_reg_567_reg[0]_i_12_n_4 ,\icmp_ln1428_reg_567_reg[0]_i_12_n_5 ,\icmp_ln1428_reg_567_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI(\int_width_reg[15]_0 [8:5]),
        .O(\int_width_reg[15]_1 [7:4]),
        .S({\icmp_ln1428_reg_567[0]_i_21_n_3 ,\icmp_ln1428_reg_567[0]_i_22_n_3 ,\icmp_ln1428_reg_567[0]_i_23_n_3 ,\icmp_ln1428_reg_567[0]_i_24_n_3 }));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\icmp_ln1428_reg_567_reg[0]_i_13_n_3 ,\icmp_ln1428_reg_567_reg[0]_i_13_n_4 ,\icmp_ln1428_reg_567_reg[0]_i_13_n_5 ,\icmp_ln1428_reg_567_reg[0]_i_13_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI(\int_width_reg[15]_0 [4:1]),
        .O(\int_width_reg[15]_1 [3:0]),
        .S({\icmp_ln1428_reg_567[0]_i_25_n_3 ,\icmp_ln1428_reg_567[0]_i_26_n_3 ,\icmp_ln1428_reg_567[0]_i_27_n_3 ,\icmp_ln1428_reg_567[0]_i_28_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry__0_i_5
       (.I0(icmp_ln1844_fu_421_p2_carry__0[3]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[15]),
        .I2(icmp_ln1844_fu_421_p2_carry__0[2]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[14]),
        .O(\boxHCoord_loc_0_fu_104_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry__0_i_6
       (.I0(icmp_ln1844_fu_421_p2_carry__0[1]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[13]),
        .I2(icmp_ln1844_fu_421_p2_carry__0[0]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[12]),
        .O(\boxHCoord_loc_0_fu_104_reg[15] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1849_fu_433_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[1]),
        .O(\int_motionSpeed_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_433_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[7]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[6]),
        .O(\int_motionSpeed_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_433_p2_carry_i_6
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[5]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[4]),
        .O(\int_motionSpeed_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_433_p2_carry_i_7
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[3]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[2]),
        .O(\int_motionSpeed_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry__0_i_5
       (.I0(icmp_ln1856_fu_453_p2_carry__0_0[3]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[15]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_0[2]),
        .I3(icmp_ln1856_fu_453_p2_carry__0[14]),
        .O(\boxVCoord_loc_0_fu_100_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry__0_i_6
       (.I0(icmp_ln1856_fu_453_p2_carry__0_0[1]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[13]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_0[0]),
        .I3(icmp_ln1856_fu_453_p2_carry__0[12]),
        .O(\boxVCoord_loc_0_fu_100_reg[15] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1861_fu_465_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[1]),
        .O(\int_motionSpeed_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_465_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[7]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .I3(icmp_ln1856_fu_453_p2_carry__0[6]),
        .O(\int_motionSpeed_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_465_p2_carry_i_6
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[5]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .I3(icmp_ln1856_fu_453_p2_carry__0[4]),
        .O(\int_motionSpeed_reg[6]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_465_p2_carry_i_7
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(icmp_ln1856_fu_453_p2_carry__0[3]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .I3(icmp_ln1856_fu_453_p2_carry__0[2]),
        .O(\int_motionSpeed_reg[6]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln1887_reg_914[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_3_n_3 ),
        .I1(ovrlayId[0]),
        .I2(ovrlayId[1]),
        .O(\int_ovrlayId_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_1_fu_549_p2_carry__0_i_2
       (.I0(crossHairX[13]),
        .I1(icmp_ln1918_1_fu_549_p2_carry__0[10]),
        .I2(crossHairX[14]),
        .I3(icmp_ln1918_1_fu_549_p2_carry__0[11]),
        .I4(icmp_ln1918_1_fu_549_p2_carry__0[9]),
        .I5(crossHairX[12]),
        .O(\int_crossHairX_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_1_fu_549_p2_carry_i_1
       (.I0(crossHairX[9]),
        .I1(icmp_ln1918_1_fu_549_p2_carry__0[6]),
        .I2(crossHairX[11]),
        .I3(icmp_ln1918_1_fu_549_p2_carry__0[8]),
        .I4(icmp_ln1918_1_fu_549_p2_carry__0[7]),
        .I5(crossHairX[10]),
        .O(\int_crossHairX_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_1_fu_549_p2_carry_i_2
       (.I0(crossHairX[6]),
        .I1(icmp_ln1918_1_fu_549_p2_carry__0[3]),
        .I2(crossHairX[8]),
        .I3(icmp_ln1918_1_fu_549_p2_carry__0[5]),
        .I4(icmp_ln1918_1_fu_549_p2_carry__0[4]),
        .I5(crossHairX[7]),
        .O(\int_crossHairX_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_1_fu_549_p2_carry_i_3
       (.I0(crossHairX[4]),
        .I1(icmp_ln1918_1_fu_549_p2_carry__0[1]),
        .I2(crossHairX[3]),
        .I3(icmp_ln1918_1_fu_549_p2_carry__0[0]),
        .I4(icmp_ln1918_1_fu_549_p2_carry__0[2]),
        .I5(crossHairX[5]),
        .O(\int_crossHairX_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1918_fu_379_p2_carry__0_i_1
       (.I0(crossHairY[15]),
        .I1(y_fu_96_reg[3]),
        .O(\int_crossHairY_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_379_p2_carry_i_4
       (.I0(crossHairY[1]),
        .I1(y_fu_96_reg[1]),
        .I2(y_fu_96_reg[2]),
        .I3(crossHairY[2]),
        .I4(y_fu_96_reg[0]),
        .I5(crossHairY[0]),
        .O(\int_crossHairY_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln518_fu_858_p2_carry__0_i_1
       (.I0(height),
        .I1(icmp_ln518_fu_858_p2_carry__0[1]),
        .O(\int_height_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_858_p2_carry_i_2
       (.I0(\int_height_reg[14]_0 [6]),
        .I1(Sel_fu_875_p4[0]),
        .I2(\int_height_reg[14]_0 [8]),
        .I3(icmp_ln518_fu_858_p2_carry__0[0]),
        .I4(\int_height_reg[14]_0 [7]),
        .I5(Sel_fu_875_p4[1]),
        .O(\int_height_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln727_fu_368_p2_carry__0_i_1
       (.I0(height),
        .I1(y_fu_96_reg[3]),
        .O(\int_height_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[14]),
        .O(int_ZplateHorContStart0[14]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 ),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateHorContStart[7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateHorContStart[9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(ZplateHorContStart[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(ZplateHorContStart[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(ZplateHorContStart[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(ZplateHorContStart[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(ZplateHorContStart[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(ZplateHorContStart[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(ZplateHorContStart[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(ZplateHorContStart[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(ZplateHorContStart[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(ZplateHorContStart[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(ZplateHorContStart[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(ZplateHorContStart[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(ZplateHorContStart[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(ZplateHorContStart[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(ZplateHorContStart[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 ),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(ZplateVerContDelta[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(ZplateVerContDelta[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(ZplateVerContDelta[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(ZplateVerContDelta[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(ZplateVerContDelta[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(ZplateVerContDelta[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(ZplateVerContDelta[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(ZplateVerContDelta[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(ZplateVerContDelta[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(ZplateVerContDelta[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(ZplateVerContDelta[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(ZplateVerContDelta[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(ZplateVerContDelta[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(ZplateVerContDelta[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(ZplateVerContDelta[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_1 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(auto_restart_status_reg_0),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_21_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\int_height[15]_i_3_n_3 ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .O(int_bck_motion_en0[15]));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_bck_motion_en[15]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .O(\int_bck_motion_en[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[1]_1 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[1]_1 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(bckgndId[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(bckgndId[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(bckgndId[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(bckgndId[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(bckgndId[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(bckgndId[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[12]),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[13]),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[14]),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[15]),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(boxColorB[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(boxColorB[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(boxColorB[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(boxColorB[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(boxColorB[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(boxColorB[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(boxColorB[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(boxColorB[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[12]),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[13]),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[14]),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_boxColorG[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[15]),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(boxColorG[7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(boxColorG[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(boxColorG[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(boxColorG[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(boxColorG[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(boxColorG[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(boxColorG[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(boxColorG[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(boxColorG[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(boxColorG[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(boxColorG[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(boxColorG[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(boxColorG[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(boxColorG[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(boxColorG[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(boxColorG[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(boxColorG[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[12]),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[13]),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[14]),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[15]),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(boxColorR[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(boxColorR[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(boxColorR[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(boxColorR[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(boxColorR[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(boxColorR[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(boxColorR[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(boxColorR[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [14]),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .O(int_colorFormat0[6]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(\int_colorFormat_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(\int_colorFormat_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(\int_colorFormat_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(\int_colorFormat_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(\int_colorFormat_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(\int_colorFormat_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(\int_colorFormat_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[14]),
        .O(int_crossHairX0[14]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\int_height[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[6] ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairX[3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairX[4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairX[5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairX[6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairX[7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(crossHairX[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(crossHairX[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(crossHairX[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(crossHairX[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(crossHairX[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(crossHairX[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(crossHairX[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(crossHairX[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(crossHairX[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(crossHairX[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(crossHairX[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(crossHairX[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [7]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [8]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [9]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [10]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [11]),
        .O(int_crossHairY0[14]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_height[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [0]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [1]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [2]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [3]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[14]_0 [4]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [5]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[14]_0 [6]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(crossHairY[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg[14]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg[14]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg[14]_0 [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg[14]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg[14]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(crossHairY[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(crossHairY[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(crossHairY[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[14]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[14]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[14]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg[14]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg[14]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg[14]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg[14]_0 [6]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[0]),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[1]),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[2]),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[3]),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[4]),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[5]),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[6]),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpDynamicRange[7]),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(dpDynamicRange[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(dpDynamicRange[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(dpDynamicRange[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(dpDynamicRange[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(dpDynamicRange[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(dpDynamicRange[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(dpDynamicRange[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(dpDynamicRange[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[1]_0 [0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_field_id[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[1]_0 [1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(\int_field_id_reg[1]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(\int_field_id_reg[1]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_height[15]_i_3_n_3 ),
        .I2(int_gie_i_2_n_3),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(int_gie_i_3_n_3),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[3] ),
        .O(int_gie_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .O(int_gie_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [14]),
        .O(int_height0[14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\int_height[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\waddr_reg_n_3_[3] ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(height),
        .O(int_height0[15]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_height[15]_i_3 
       (.I0(\waddr_reg_n_3_[7] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(\int_height[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[14]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[14]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[14]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[14]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[14]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[14]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[14]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[14]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(height),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[14]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[14]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[14]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[14]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[14]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[14]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[14]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[14]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[14]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_3_[1] ),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\int_height[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_3),
        .I1(data3[1]),
        .I2(data3[0]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_3_[0] ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(ar_hs),
        .I4(\rdata[1]_i_4_n_3 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(ar_hs),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(ap_done),
        .I4(\int_ier_reg_n_3_[1] ),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(data3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(data3[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[6]),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[3] ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(maskId[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(maskId[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(maskId[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(maskId[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(maskId[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(maskId[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(maskId[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(maskId[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[0]),
        .O(int_ovrlayId0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[6]),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(ovrlayId[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(ovrlayId[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(ovrlayId[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(ovrlayId[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(ovrlayId[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(ovrlayId[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(ovrlayId[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(ovrlayId[7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_3),
        .I2(p_21_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_3),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    int_task_ap_done_i_2
       (.I0(\rdata[1]_i_8_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(ar_hs),
        .I4(\rdata[0]_i_3_n_3 ),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(int_task_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [14]),
        .O(int_width0[14]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[6] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_height[15]_i_3_n_3 ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    lshr_ln1_reg_3530_reg_0_i_3
       (.I0(lshr_ln1_reg_3530_reg_0_i_4_n_3),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(\int_bckgndId_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    lshr_ln1_reg_3530_reg_0_i_4
       (.I0(bckgndId[4]),
        .I1(bckgndId[5]),
        .I2(bckgndId[7]),
        .I3(bckgndId[6]),
        .I4(bckgndId[3]),
        .O(lshr_ln1_reg_3530_reg_0_i_4_n_3));
  LUT6 #(
    .INIT(64'hCFC8CFC8FFFF8F88)) 
    \newSel47_reg_872[0]_i_1 
       (.I0(\int_colorFormat_reg[1]_0 ),
        .I1(\newSel47_reg_872_reg[7]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\newSel47_reg_872_reg[0] ),
        .I5(\int_dpYUVCoef_reg[0]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \newSel47_reg_872[2]_i_1 
       (.I0(\int_colorFormat_reg[1]_0 ),
        .I1(\newSel47_reg_872_reg[7]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_0 ),
        .I3(\select_ln1756_3_reg_862_reg[6] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCFC8FFFFCFC88F88)) 
    \newSel47_reg_872[3]_i_1 
       (.I0(\int_colorFormat_reg[1]_0 ),
        .I1(\newSel47_reg_872_reg[7]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_1 ),
        .I3(\newSel47_reg_872_reg[3] ),
        .I4(\int_dpYUVCoef_reg[0]_0 ),
        .I5(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF00F088F800F0)) 
    \newSel47_reg_872[7]_i_1 
       (.I0(\int_dpYUVCoef_reg[0]_0 ),
        .I1(\int_dpYUVCoef_reg[0]_1 ),
        .I2(\newSel47_reg_872_reg[7] ),
        .I3(\int_colorFormat_reg[0]_0 ),
        .I4(\newSel47_reg_872_reg[7]_0 ),
        .I5(\int_colorFormat_reg[1]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \newSel47_reg_872[7]_i_2 
       (.I0(dpYUVCoef[0]),
        .I1(dpYUVCoef[2]),
        .I2(dpYUVCoef[5]),
        .I3(dpYUVCoef[6]),
        .I4(\newSel47_reg_872[7]_i_6_n_3 ),
        .I5(\int_colorFormat_reg[0]_0 ),
        .O(\int_dpYUVCoef_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \newSel47_reg_872[7]_i_3 
       (.I0(dpYUVCoef[0]),
        .I1(dpYUVCoef[2]),
        .I2(dpYUVCoef[5]),
        .I3(dpYUVCoef[6]),
        .I4(\newSel47_reg_872[7]_i_6_n_3 ),
        .I5(\int_colorFormat_reg[0]_0 ),
        .O(\int_dpYUVCoef_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \newSel47_reg_872[7]_i_4 
       (.I0(\newSel47_reg_872_reg[7]_1 ),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .I3(\newSel47_reg_872_reg[7]_2 ),
        .I4(\int_colorFormat_reg[7]_0 [6]),
        .I5(\int_colorFormat_reg[7]_0 [7]),
        .O(\int_colorFormat_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \newSel47_reg_872[7]_i_5 
       (.I0(\newSel47_reg_872[7]_i_7_n_3 ),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .I3(\newSel47_reg_872_reg[7]_1 ),
        .I4(\newSel47_reg_872[7]_i_8_n_3 ),
        .I5(\newSel47_reg_872[7]_i_9_n_3 ),
        .O(\int_colorFormat_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \newSel47_reg_872[7]_i_6 
       (.I0(dpYUVCoef[3]),
        .I1(dpYUVCoef[1]),
        .I2(dpYUVCoef[7]),
        .I3(dpYUVCoef[4]),
        .O(\newSel47_reg_872[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \newSel47_reg_872[7]_i_7 
       (.I0(\int_colorFormat_reg[7]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [6]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(\int_colorFormat_reg[7]_0 [4]),
        .O(\newSel47_reg_872[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \newSel47_reg_872[7]_i_8 
       (.I0(dpDynamicRange[5]),
        .I1(dpDynamicRange[1]),
        .I2(dpDynamicRange[4]),
        .I3(dpDynamicRange[3]),
        .O(\newSel47_reg_872[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \newSel47_reg_872[7]_i_9 
       (.I0(dpDynamicRange[7]),
        .I1(dpDynamicRange[6]),
        .I2(dpDynamicRange[2]),
        .I3(dpDynamicRange[0]),
        .O(\newSel47_reg_872[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln1756_2_reg_867[0]_i_2 
       (.I0(\int_colorFormat_reg[1]_0 ),
        .I1(\int_dpYUVCoef_reg[0]_0 ),
        .O(\int_colorFormat_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFBF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [0]),
        .I2(rampStart_load_reg_1211[0]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [0]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [0]),
        .I2(ref_tmp27_0_reg_3434[0]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [0]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [0]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[0]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0444044400000444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(rSerie_V[2]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [0]),
        .I5(\int_bckgndId_reg[0]_9 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8 
       (.I0(ref_tmp35_0_reg_3388),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_1 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_6_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [1]),
        .I2(rampStart_load_reg_1211[1]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [1]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [1]),
        .I2(ref_tmp27_0_reg_3434[1]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [1]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h51510051)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I1(r_2_reg_3517_pp0_iter14_reg[0]),
        .I2(\int_bckgndId_reg[0]_6 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [1]),
        .I4(\int_bckgndId_reg[1]_5 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAABABFFFFFBABF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_6 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [1]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[1]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[1]_i_7 
       (.I0(\int_bckgndId_reg[0]_10 ),
        .I1(ref_tmp35_0_reg_3388),
        .I2(rSerie_V[3]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [1]),
        .I5(\int_bckgndId_reg[0]_9 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [2]));
  LUT6 #(
    .INIT(64'h00000000AAAA22A2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [2]),
        .I2(rampStart_load_reg_1211[2]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [2]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [2]),
        .I2(ref_tmp27_0_reg_3434[2]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [2]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000440)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h51510051)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I1(r_2_reg_3517_pp0_iter14_reg[1]),
        .I2(\int_bckgndId_reg[0]_6 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [2]),
        .I4(\int_bckgndId_reg[1]_5 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAABABFFFFFBABF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_7 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [2]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[2]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[2]_i_8 
       (.I0(\int_bckgndId_reg[0]_10 ),
        .I1(ref_tmp35_0_reg_3388),
        .I2(rSerie_V[4]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [2]),
        .I5(\int_bckgndId_reg[0]_9 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [3]));
  LUT6 #(
    .INIT(64'h00000000A8AAA8A8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [3]),
        .I2(rampStart_load_reg_1211[3]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [3]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [3]),
        .I2(ref_tmp27_0_reg_3434[3]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [3]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_5 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [3]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(rSerie_V[5]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_8 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [3]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[3]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [4]),
        .I2(rampStart_load_reg_1211[4]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [4]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_4 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [4]),
        .I2(ref_tmp27_0_reg_3434[4]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [4]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h01001400)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6 
       (.I0(\int_bckgndId_reg[0]_10 ),
        .I1(ref_tmp35_0_reg_3388),
        .I2(rSerie_V[6]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [4]),
        .I5(\int_bckgndId_reg[0]_9 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAABABFFFFFBABF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [4]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[4]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [5]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_4_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBBBBAABAAAAAAAAA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [5]),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\int_bckgndId_reg[1]_6 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_5_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4454555555555555)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_8_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F4F444F4F)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17_n_3 ),
        .I1(ref_tmp27_0_reg_3434[5]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [5]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAABABFFFFFBABF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [5]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[5]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h51510051)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_8 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .I1(r_2_reg_3517_pp0_iter14_reg[2]),
        .I2(\int_bckgndId_reg[0]_6 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [5]),
        .I4(\int_bckgndId_reg[1]_5 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_6_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10 
       (.I0(ref_tmp29_0_reg_3419),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0400011000000000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_13_n_3 ),
        .I1(bckgndId[2]),
        .I2(bckgndId[3]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_13 
       (.I0(bckgndId[6]),
        .I1(bckgndId[7]),
        .I2(bckgndId[5]),
        .I3(bckgndId[4]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] ),
        .I3(\int_bckgndId_reg[0]_6 ),
        .I4(r_2_reg_3517_pp0_iter14_reg[3]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [6]),
        .I2(rampStart_load_reg_1211[5]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [6]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I3(ref_tmp27_0_reg_3434[6]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [6]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [6]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[6]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [5]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(rSerie_V[7]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I3(ap_enable_reg_pp0_iter15_reg_3),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ),
        .I5(\redYuv_load_reg_3506_reg[4] ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hAA8A008A008AAA8A)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ),
        .I1(\int_bckgndId_reg[0]_9 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 [6]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(rSerie_V[1]),
        .I5(rSerie_V[0]),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(in[7]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 [7]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [7]),
        .I1(\int_bckgndId_reg[1]_5 ),
        .I2(r_2_reg_3517_pp0_iter14_reg[4]),
        .I3(\int_bckgndId_reg[0]_6 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_10_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_2 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0505000005C50000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(ref_tmp35_0_reg_3388),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_2 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_6_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ),
        .O(\select_ln259_reg_3511_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0004C004)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0020)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_10_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_11_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_12_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_4_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [7]),
        .I2(rampStart_load_reg_1211[6]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [7]),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_14_n_3 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 [7]),
        .I2(ref_tmp27_0_reg_3434[7]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [7]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h1100010001000100)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(tpgBarSelRgb_r_load_reg_3471),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFD5F)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(bckgndId[2]),
        .I4(lshr_ln1_reg_3530_reg_0_i_4_n_3),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFF808080FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [0]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 [0]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I5(\int_bckgndId_reg[1]_6 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0008002A00080028)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(redYuv_load_reg_3506[1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_14 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[3]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h45755555)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_16 
       (.I0(in[8]),
        .I1(\int_bckgndId_reg[4]_1 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888888800000008)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7_n_3 ),
        .I4(ap_enable_reg_pp0_iter15_reg),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_8_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_9_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F222222)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [0]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [0]),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0D00DDDD0DDDDDDD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_14_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 ),
        .I3(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter15_reg_2),
        .I5(g_2_reg_3524_pp0_iter14_reg[0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000DFD5D5D5)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 ),
        .I2(or_ln1756_2_reg_867),
        .I3(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I4(\int_colorFormat_reg[1]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_16_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_8 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[0]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [0]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0005000030050000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_9 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBAB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_10 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I1(\int_colorFormat_reg[7]_0 [6]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .I3(\int_colorFormat_reg[7]_0 [5]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20_n_3 ),
        .O(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [1]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [1]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBABFBF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I2(ap_enable_reg_pp0_iter15_reg_1),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 ),
        .I5(ap_enable_reg_pp0_iter15_reg),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF0F44FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5 
       (.I0(\int_bckgndId_reg[0]_6 ),
        .I1(g_2_reg_3524_pp0_iter14_reg[1]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ),
        .I3(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_11_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F222222)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [1]),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[1]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [1]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(in[9]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAABA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_10 
       (.I0(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I1(\newSel47_reg_872[7]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ),
        .I3(\newSel47_reg_872[7]_i_8_n_3 ),
        .I4(\newSel47_reg_872[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 [0]),
        .O(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_11 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [2]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [2]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAB0000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [2]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .I2(grnYuv_load_reg_3501[0]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16_n_3 ),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_9_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_6 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[2]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [2]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF8FF8888F8888888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_11_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .I3(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter15_reg_2),
        .I5(g_2_reg_3524_pp0_iter14_reg[2]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_9 
       (.I0(bluYuv_load_reg_3496[0]),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hABABABAABBBBBBBB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_11 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[3]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [3]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter15),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [3]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h11010000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_16_n_3 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11_n_3 ),
        .I5(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [3]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8B88)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I1(ap_enable_reg_pp0_iter15_reg_1),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] ),
        .I4(ap_enable_reg_pp0_iter15_reg),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_11_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4F44FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ),
        .I1(g_2_reg_3524_pp0_iter14_reg[3]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hC8C8C8CFC8C8C8C8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_7 
       (.I0(grnYuv_load_reg_3501[1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_12_n_3 ),
        .I5(redYuv_load_reg_3506[0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_8 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter15_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(in[10]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAABA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_5_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(bckgndId[2]),
        .I4(lshr_ln1_reg_3530_reg_0_i_4_n_3),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_20_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_21_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h000F000200000000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14 
       (.I0(redYuv_load_reg_3506[1]),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000055555551)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_15 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(grnYuv_load_reg_3501[0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_16 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_17 
       (.I0(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I1(\newSel47_reg_872[7]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ),
        .I3(\newSel47_reg_872[7]_i_8_n_3 ),
        .I4(\newSel47_reg_872[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 [1]),
        .O(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_18 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [4]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [4]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_20 
       (.I0(\int_colorFormat_reg[7]_1 ),
        .I1(\int_colorFormat_reg[2]_0 ),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ),
        .I5(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h000000FEFEFEFEFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_21 
       (.I0(\int_colorFormat_reg[7]_1 ),
        .I1(\int_colorFormat_reg[2]_0 ),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(whiYuv_load_reg_3486),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000AAAB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_8_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000002AAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [4]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_12_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEFFAEAEAEAEAE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_14_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_15_n_3 ),
        .I3(bluYuv_load_reg_3496[0]),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_16_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[4]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [4]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFB3BFFFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_18_n_3 ),
        .I1(\int_bckgndId_reg[1]_6 ),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [5]));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_3_reg_3373[5]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 [5]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hF8FF8888F8888888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_21_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ),
        .I3(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter15_reg_2),
        .I5(g_2_reg_3524_pp0_iter14_reg[4]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000AAA8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14 
       (.I0(bluYuv_load_reg_3496[1]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(\int_colorFormat_reg[2]_0 ),
        .I3(\int_colorFormat_reg[7]_1 ),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_24_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[4]_2 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[4]_2 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_19 
       (.I0(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I1(\newSel47_reg_872[7]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ),
        .I3(\newSel47_reg_872[7]_i_8_n_3 ),
        .I4(\newSel47_reg_872[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 [2]),
        .O(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [5]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0505000005C50000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_21 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [5]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_23 
       (.I0(\int_colorFormat_reg[7]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(\int_colorFormat_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_24 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter15),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .I2(ap_enable_reg_pp0_iter15_reg),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_13_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAEEFFEEEA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_14_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_15_n_3 ),
        .I2(grnYuv_load_reg_3501[1]),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(redYuv_load_reg_3506[2]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_16_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [5]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [5]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[4]_2 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80888888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ),
        .I1(whiYuv_load_reg_3486),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 [2]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBBBBBBB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_1 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_6_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .O(\select_ln260_reg_1217_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEFEFFFEFFFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_19_n_3 ),
        .I1(\int_bckgndId_reg[3]_0 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_21_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h000040000C0C4C0C)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hF888F888F0FFF000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [6]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 [3]),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_11_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_bckgndId_reg[3]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80888888)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_17 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ),
        .I1(whiYuv_load_reg_3486),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .I5(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_18 
       (.I0(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I1(\newSel47_reg_872[7]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ),
        .I3(\newSel47_reg_872[7]_i_8_n_3 ),
        .I4(\newSel47_reg_872[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 [3]),
        .O(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_19 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_2 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [6]),
        .I2(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20 
       (.I0(\int_colorFormat_reg[7]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .I3(\int_colorFormat_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_21 
       (.I0(\int_colorFormat_reg[7]_0 [6]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h10FF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_8_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ),
        .I3(\int_bckgndId_reg[1]_4 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF4F44FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ),
        .I1(g_2_reg_3524_pp0_iter14_reg[5]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_11_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDFDFDD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_14_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_15_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_16_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_17_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFFFAFFF2F0F0F0F)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7 
       (.I0(\int_bckgndId_reg[4]_2 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0020005000200010)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_8 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(bluYuv_load_reg_3496[1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10 
       (.I0(bluYuv_load_reg_3496[2]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00D000D000D0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_12 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [7]),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[2]_0 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 [4]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_bckgndId_reg[3]_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_14 
       (.I0(blkYuv_load_reg_3491),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ),
        .I4(\int_bckgndId_reg[4]_0 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h2220222000002220)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_10_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25_n_3 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hBBABFFFFBBAB0000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_2 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ),
        .I4(\int_bckgndId_reg[1]_4 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .O(\select_ln260_reg_1217_reg[7] [7]));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20 
       (.I0(\int_bckgndId_reg[0]_6 ),
        .I1(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_21 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .O(\int_bckgndId_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_22 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_26 
       (.I0(DPtpgBarSelRgb_VESA_g_load_reg_852),
        .I1(\newSel47_reg_872[7]_i_7_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ),
        .I3(\newSel47_reg_872[7]_i_8_n_3 ),
        .I4(\newSel47_reg_872[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 [4]),
        .O(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27 
       (.I0(\int_colorFormat_reg[7]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .I3(\int_colorFormat_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h33330000337F0000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_3 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\int_bckgndId_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [7]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_10_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_12_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_13_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_14_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_7_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h5410FFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7 
       (.I0(\int_bckgndId_reg[0]_7 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_20_n_3 ),
        .I2(g_2_reg_3524_pp0_iter14_reg[6]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[4]_2 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545400)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[0]));
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_10 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [0]),
        .I1(ap_enable_reg_pp0_iter15_reg_4),
        .I2(tmp_val_1_reg_3368[0]),
        .I3(\int_bckgndId_reg[0]_9 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0000F7FFF7FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I5(ref_tmp27_2_reg_3444[0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_13 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [0]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hDFDDDDDD)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_10_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_12_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_13_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [0]),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00400070)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_6 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [0]),
        .I1(\int_bckgndId_reg[1]_5 ),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000101555551015)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [0]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[11]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[3]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .O(\select_ln1487_reg_3403_reg[1] ));
  LUT6 #(
    .INIT(64'h4FFF4F4F4F4F4F4F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_6_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 ),
        .I3(\int_bckgndId_reg[1]_5 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [1]),
        .I5(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h101010FFFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_9_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [1]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_val_1_reg_3368[1]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [1]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_6 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [1]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[12]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_9 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [1]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBAAAA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [2]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_5_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ),
        .I2(\int_bckgndId_reg[1]_5 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [2]),
        .I4(\int_colorFormat_reg[0]_1 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_5 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I1(ref_tmp27_2_reg_3444[1]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [2]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [2]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [2]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_val_1_reg_3368[2]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [2]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [2]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[13]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .O(\ref_tmp29_2_reg_3429_reg[6] ));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [3]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [3]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 ),
        .I4(\int_bckgndId_reg[0]_6 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h10FF1010FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_11_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [3]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_val_1_reg_3368[3]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [3]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [3]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[14]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [3]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[3]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[2]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_10 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [4]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_15_n_3 ),
        .I5(ref_tmp27_2_reg_3444[1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hDDDDFFFFD0DDFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[4]_2 ),
        .I2(tpgBarSelRgb_b_load_reg_3481),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [4]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [4]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hFBFAFFFA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_14 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(in[15]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [4]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0000FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15 
       (.I0(\int_bckgndId_reg[0]_9 ),
        .I1(tmp_val_1_reg_3368[4]),
        .I2(ap_enable_reg_pp0_iter15_reg_4),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [4]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_17 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[3]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter15_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [4]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h0505000005C50000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [0]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [4]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_10_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_12_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] [0]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_14_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262_reg[4] ),
        .I4(ap_enable_reg_pp0_iter15_reg_2),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_18_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00250000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h4040F040)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter15),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[4]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .O(\ref_tmp29_2_reg_3429_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[0]_i_9_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_6_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h101010FFFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [5]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000101555551015)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [5]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[16]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h88F8FFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [5]),
        .I1(ap_enable_reg_pp0_iter15_reg_4),
        .I2(tmp_val_1_reg_3368[5]),
        .I3(\int_bckgndId_reg[0]_9 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [5]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_1 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_3_n_3 ),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ),
        .I5(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h002A2A2AFFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_10 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_19_n_3 ),
        .I1(ap_enable_reg_pp0_iter15_reg_5),
        .I2(tmp_val_1_reg_3368[6]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [6]),
        .I5(\int_bckgndId_reg[0]_7 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 [6]),
        .I2(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D000D0D0D)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15 
       (.I0(ref_tmp27_2_reg_3444[2]),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_17_n_3 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [6]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_18_n_3 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [6]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .O(\ref_tmp29_2_reg_3429_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h000C0004)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_3 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[4]_0 ),
        .I4(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ),
        .I1(\int_bckgndId_reg[0]_8 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_9_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_10_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 ),
        .I4(ap_enable_reg_pp0_iter15_reg_2),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_12_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h10FF1010FFFFFFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_15_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_11_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_16_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [6]),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[4]_i_7_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(\int_bckgndId_reg[0]_7 ),
        .I4(ap_enable_reg_pp0_iter15_reg),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEAAAAAEFEA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_9 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [6]),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(in[17]),
        .I4(ap_enable_reg_pp0_iter15_reg_1),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_1 
       (.I0(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ),
        .I3(ap_enable_reg_pp0_iter15_reg_3),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .I5(\redYuv_load_reg_3506_reg[4] ),
        .O(p_0_2_0_0_0493_lcssa502_fu_2620));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F100F1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_10 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_7_n_3 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [7]),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_27_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDDD)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_11 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I3(ref_tmp27_2_reg_3444[3]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_31_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(ap_enable_reg_pp0_iter15_reg_1),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I4(ap_enable_reg_pp0_iter15),
        .I5(\int_bckgndId_reg[2]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14 
       (.I0(\int_bckgndId_reg[4]_2 ),
        .I1(ap_enable_reg_pp0_iter15),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h400040CC)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_15 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[4]_1 ),
        .O(ap_enable_reg_pp0_iter15_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_16 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_18 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19 
       (.I0(\int_bckgndId_reg[4]_2 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter15),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_2 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_10_n_3 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_11_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_12_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_20 
       (.I0(lshr_ln1_reg_3530_reg_0_i_4_n_3),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h0BBB0BBB00000BBB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23 
       (.I0(\int_bckgndId_reg[0]_10 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 [1]),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 [7]),
        .I3(ap_enable_reg_pp0_iter15_reg_4),
        .I4(tmp_val_1_reg_3368[7]),
        .I5(\int_bckgndId_reg[0]_9 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h4540454545404040)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24 
       (.I0(ap_enable_reg_pp0_iter15_reg),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] ),
        .I2(ap_enable_reg_pp0_iter15_reg_1),
        .I3(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 [7]),
        .I4(ap_enable_reg_pp0_iter15_reg_0),
        .I5(in[18]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_27 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 [7]),
        .I3(\int_colorFormat_reg[0]_1 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[0]_2 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_31 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_colorFormat_reg[0]_1 ),
        .I3(tpgBarSelRgb_b_load_reg_3481),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_9_n_3 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 [7]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32 
       (.I0(\int_colorFormat_reg[0]_1 ),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] [7]),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_13_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_33 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter15_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_35 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_36 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter15_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_37 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[4]_1 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\int_bckgndId_reg[4]_0 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_5 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_13_n_3 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_14_n_3 ),
        .I2(\int_bckgndId_reg[0]_8 ),
        .I3(ap_enable_reg_pp0_iter15_reg),
        .I4(\int_bckgndId_reg[0]_7 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_17_n_3 ),
        .O(ap_enable_reg_pp0_iter15_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h50030000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6 
       (.I0(\int_bckgndId_reg[4]_0 ),
        .I1(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hECFF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[4]_0 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8 
       (.I0(\int_bckgndId_reg[1]_6 ),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_19_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_20_n_3 ),
        .I3(\int_bckgndId_reg[1]_4 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_6_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h05370537F5370537)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] [1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_22_n_3 ),
        .I3(\int_bckgndId_reg[0]_7 ),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_23_n_3 ),
        .I5(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_24_n_3 ),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_4 
       (.I0(ZplateHorContStart[3]),
        .I1(phi_mul_fu_446_reg[3]),
        .O(\phi_mul_fu_446[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_5 
       (.I0(ZplateHorContStart[2]),
        .I1(phi_mul_fu_446_reg[2]),
        .O(\phi_mul_fu_446[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_6 
       (.I0(ZplateHorContStart[1]),
        .I1(phi_mul_fu_446_reg[1]),
        .O(\phi_mul_fu_446[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[0]_i_7 
       (.I0(ZplateHorContStart[0]),
        .I1(phi_mul_fu_446_reg[0]),
        .O(\phi_mul_fu_446[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_3 
       (.I0(ZplateHorContStart[14]),
        .I1(phi_mul_fu_446_reg[14]),
        .O(\phi_mul_fu_446[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_4 
       (.I0(ZplateHorContStart[13]),
        .I1(phi_mul_fu_446_reg[13]),
        .O(\phi_mul_fu_446[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_5 
       (.I0(ZplateHorContStart[12]),
        .I1(phi_mul_fu_446_reg[12]),
        .O(\phi_mul_fu_446[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_2 
       (.I0(ZplateHorContStart[7]),
        .I1(phi_mul_fu_446_reg[7]),
        .O(\phi_mul_fu_446[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_3 
       (.I0(ZplateHorContStart[6]),
        .I1(phi_mul_fu_446_reg[6]),
        .O(\phi_mul_fu_446[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_4 
       (.I0(ZplateHorContStart[5]),
        .I1(phi_mul_fu_446_reg[5]),
        .O(\phi_mul_fu_446[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[4]_i_5 
       (.I0(ZplateHorContStart[4]),
        .I1(phi_mul_fu_446_reg[4]),
        .O(\phi_mul_fu_446[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_2 
       (.I0(ZplateHorContStart[11]),
        .I1(phi_mul_fu_446_reg[11]),
        .O(\phi_mul_fu_446[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_3 
       (.I0(ZplateHorContStart[10]),
        .I1(phi_mul_fu_446_reg[10]),
        .O(\phi_mul_fu_446[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_4 
       (.I0(ZplateHorContStart[9]),
        .I1(phi_mul_fu_446_reg[9]),
        .O(\phi_mul_fu_446[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[8]_i_5 
       (.I0(ZplateHorContStart[8]),
        .I1(phi_mul_fu_446_reg[8]),
        .O(\phi_mul_fu_446[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_446_reg[0]_i_3_n_3 ,\phi_mul_fu_446_reg[0]_i_3_n_4 ,\phi_mul_fu_446_reg[0]_i_3_n_5 ,\phi_mul_fu_446_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[3:0]),
        .O(O),
        .S({\phi_mul_fu_446[0]_i_4_n_3 ,\phi_mul_fu_446[0]_i_5_n_3 ,\phi_mul_fu_446[0]_i_6_n_3 ,\phi_mul_fu_446[0]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[12]_i_1 
       (.CI(\phi_mul_fu_446_reg[8]_i_1_n_3 ),
        .CO({\NLW_phi_mul_fu_446_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_446_reg[12]_i_1_n_4 ,\phi_mul_fu_446_reg[12]_i_1_n_5 ,\phi_mul_fu_446_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,ZplateHorContStart[14:12]}),
        .O(\int_ZplateHorContStart_reg[14]_0 ),
        .S({\phi_mul_fu_446_reg[15] ,\phi_mul_fu_446[12]_i_3_n_3 ,\phi_mul_fu_446[12]_i_4_n_3 ,\phi_mul_fu_446[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[4]_i_1 
       (.CI(\phi_mul_fu_446_reg[0]_i_3_n_3 ),
        .CO({\phi_mul_fu_446_reg[4]_i_1_n_3 ,\phi_mul_fu_446_reg[4]_i_1_n_4 ,\phi_mul_fu_446_reg[4]_i_1_n_5 ,\phi_mul_fu_446_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[7:4]),
        .O(\int_ZplateHorContStart_reg[7]_0 ),
        .S({\phi_mul_fu_446[4]_i_2_n_3 ,\phi_mul_fu_446[4]_i_3_n_3 ,\phi_mul_fu_446[4]_i_4_n_3 ,\phi_mul_fu_446[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phi_mul_fu_446_reg[8]_i_1 
       (.CI(\phi_mul_fu_446_reg[4]_i_1_n_3 ),
        .CO({\phi_mul_fu_446_reg[8]_i_1_n_3 ,\phi_mul_fu_446_reg[8]_i_1_n_4 ,\phi_mul_fu_446_reg[8]_i_1_n_5 ,\phi_mul_fu_446_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateHorContStart[11:8]),
        .O(\int_ZplateHorContStart_reg[11]_0 ),
        .S({\phi_mul_fu_446[8]_i_2_n_3 ,\phi_mul_fu_446[8]_i_3_n_3 ,\phi_mul_fu_446[8]_i_4_n_3 ,\phi_mul_fu_446[8]_i_5_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hF1F5E0A0)) 
    \pix_val_V_7_reg_877[1]_i_1 
       (.I0(\int_colorFormat_reg[1]_0 ),
        .I1(\int_dpYUVCoef_reg[0]_0 ),
        .I2(\newSel47_reg_872_reg[3] ),
        .I3(\int_dpYUVCoef_reg[0]_1 ),
        .I4(\pix_val_V_7_reg_877_reg[1] ),
        .O(\q0_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0F8F0088FFFF0088)) 
    \pix_val_V_7_reg_877[2]_i_1 
       (.I0(\newSel47_reg_872_reg[3] ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_0 ),
        .I3(\pix_val_V_7_reg_877[2]_i_2_n_3 ),
        .I4(\pix_val_V_7_reg_877_reg[2] ),
        .I5(\int_dpYUVCoef_reg[0]_1 ),
        .O(\q0_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \pix_val_V_7_reg_877[2]_i_2 
       (.I0(dpDynamicRange[0]),
        .I1(dpDynamicRange[2]),
        .I2(dpDynamicRange[6]),
        .I3(dpDynamicRange[7]),
        .I4(\newSel47_reg_872[7]_i_8_n_3 ),
        .O(\pix_val_V_7_reg_877[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    \pix_val_V_7_reg_877[6]_i_1 
       (.I0(\newSel47_reg_872_reg[3] ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_1 ),
        .I3(\select_ln1756_3_reg_862_reg[6] [1]),
        .I4(\int_dpYUVCoef_reg[0]_0 ),
        .O(\q0_reg[1] [2]));
  LUT5 #(
    .INIT(32'h8F88FF88)) 
    \pix_val_V_7_reg_877[7]_i_1 
       (.I0(\newSel47_reg_872_reg[3] ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\int_dpYUVCoef_reg[0]_1 ),
        .I3(\pix_val_V_7_reg_877_reg[7] ),
        .I4(\int_dpYUVCoef_reg[0]_0 ),
        .O(\q0_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[7]_i_1__7 
       (.I0(trunc_ln520_reg_3117_pp0_iter12_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(\trunc_ln520_reg_3117_pp0_iter12_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \q0[7]_i_1__8 
       (.I0(\int_colorFormat_reg[7]_0 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I2(trunc_ln520_reg_3117_pp0_iter12_reg),
        .O(\int_colorFormat_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \q0[7]_i_2 
       (.I0(\int_colorFormat_reg[6]_1 ),
        .I1(trunc_ln520_reg_3117_pp0_iter12_reg),
        .I2(\int_colorFormat_reg[6]_0 ),
        .I3(\int_colorFormat_reg[7]_0 [0]),
        .O(\trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_2
       (.I0(internal_full_n_reg_1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h0000000000005100)) 
    \rSerie_V[27]_i_1 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .I5(\int_bckgndId_reg[1]_1 [1]),
        .O(rSerie_V0));
  LUT5 #(
    .INIT(32'h000B0000)) 
    \r_reg_3212[7]_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(\int_bckgndId_reg[3]_0 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \rampVal[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[4]_2 ),
        .O(ap_enable_reg_pp0_iter14_reg));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \rampVal_2_flag_1_fu_454[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\int_bckgndId_reg[4]_1 ),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .O(ap_enable_reg_pp0_iter15_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rampVal_2_loc_0_fu_266[7]_i_3 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(ap_enable_reg_pp0_iter14),
        .O(\int_bckgndId_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rampVal_3_flag_1_fu_462[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_2 ),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\int_bckgndId_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rampVal_3_loc_0_fu_302[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_2 ),
        .I3(ap_enable_reg_pp0_iter14),
        .O(\int_bckgndId_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hF4FFFFFFF4000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[0]_i_3_n_3 ),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_ARVALID),
        .I5(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(\int_crossHairX_reg[15]_0 [0]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(ZplateHorContStart[0]),
        .I1(crossHairY[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hE2EEE2E2E2EEEEEE)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[0]_i_6_n_3 ),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[0]_i_7_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8888CC8C88880080)) 
    \rdata[0]_i_4 
       (.I0(data3[0]),
        .I1(\rdata[1]_i_4_n_3 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(int_gie_reg_n_3),
        .O(\rdata[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_8_n_3 ),
        .I1(\rdata[0]_i_9_n_3 ),
        .I2(\rdata[0]_i_10_n_3 ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_11_n_3 ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[0]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(\int_field_id_reg[1]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(dpYUVCoef[0]),
        .I1(dpDynamicRange[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [0]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(ZplateVerContDelta[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[0]),
        .O(\rdata[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [0]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[1]_1 [0]),
        .O(\rdata[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0A0A0A0AFFFF0C00)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata[10]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[10]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_5_n_3 ),
        .I1(\rdata[15]_i_9_n_3 ),
        .I2(boxColorR[10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorG[10]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_3 
       (.I0(ZplateHorContStart[10]),
        .I1(\int_crossHairY_reg[14]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [10]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505C505050505050)) 
    \rdata[10]_i_4 
       (.I0(\rdata[10]_i_6_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(crossHairX[10]),
        .O(\rdata[10]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[10]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(field_id[10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[10]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(ZplateVerContDelta[10]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxSize_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_7_n_3 ),
        .O(\rdata[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[10]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContStart_reg[15]_1 [10]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h454045400000FFFF)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[11]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[11]_i_3_n_3 ),
        .I4(\rdata[11]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[11]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(field_id[11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_3 
       (.I0(boxColorR[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[11]_i_4 
       (.I0(\rdata[11]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_1 [11]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h10B0FFFFFFFFFFFF)) 
    \rdata[11]_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(ZplateVerContDelta[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxSize_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FF008000000080)) 
    \rdata[11]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(crossHairX[11]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_7_n_3 ),
        .O(\rdata[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(ZplateHorContStart[11]),
        .I1(\int_crossHairY_reg[14]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [11]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h454045400000FFFF)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[12]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[12]_i_3_n_3 ),
        .I4(\rdata[12]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[12]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(field_id[12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_3 
       (.I0(boxColorR[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \rdata[12]_i_4 
       (.I0(\rdata[12]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateVerContStart_reg[15]_1 [12]),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h10B0FFFFFFFFFFFF)) 
    \rdata[12]_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(ZplateVerContDelta[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxSize_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0A0C0A000A000A00)) 
    \rdata[12]_i_6 
       (.I0(\rdata[12]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(crossHairX[12]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(ZplateHorContStart[12]),
        .I1(\int_crossHairY_reg[14]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [12]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h454045400000FFFF)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[13]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[13]_i_3_n_3 ),
        .I4(\rdata[13]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[13]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(field_id[13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[13]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_3 
       (.I0(boxColorR[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[13]_i_4 
       (.I0(\rdata[13]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContDelta[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[13]_i_6_n_3 ),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0145FFFFFFFFFFFF)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I3(\int_ZplateVerContStart_reg[15]_1 [13]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FF008000000080)) 
    \rdata[13]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(crossHairX[13]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_7_n_3 ),
        .O(\rdata[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(ZplateHorContStart[13]),
        .I1(\int_crossHairY_reg[14]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [13]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h454045400000FFFF)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[14]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[14]_i_3_n_3 ),
        .I4(\rdata[14]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[14]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(field_id[14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_3 
       (.I0(boxColorR[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AABAFABA)) 
    \rdata[14]_i_4 
       (.I0(\rdata[14]_i_5_n_3 ),
        .I1(ZplateVerContDelta[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_boxSize_reg[15]_0 [14]),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0145FFFFFFFFFFFF)) 
    \rdata[14]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I3(\int_ZplateVerContStart_reg[15]_1 [14]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0A0C0A000A000A00)) 
    \rdata[14]_i_6 
       (.I0(\rdata[14]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(crossHairX[14]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(ZplateHorContStart[14]),
        .I1(\int_crossHairY_reg[14]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [14]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[15]_i_10 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContStart_reg[15]_1 [15]),
        .O(\rdata[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000F0F0FF00F8F8)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(\rdata[15]_i_6_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(\int_ZplateHorContStart_reg[15]_0 ),
        .I1(crossHairY[15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(height),
        .O(\rdata[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505C505050505050)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [3]),
        .O(\rdata[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[15]_i_6 
       (.I0(\rdata[15]_i_8_n_3 ),
        .I1(\rdata[15]_i_9_n_3 ),
        .I2(boxColorR[15]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorG[15]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxSize_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[15]_i_10_n_3 ),
        .O(\rdata[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[15]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(field_id[15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[15]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \rdata[15]_i_9 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(data3[1]),
        .I3(\rdata[1]_i_4_n_3 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_10 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(\int_field_id_reg[1]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(ZplateHorContStart[1]),
        .I1(crossHairY[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [1]),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(\int_crossHairX_reg[15]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ier_reg_n_3_[1] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [1]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[1]_1 [1]),
        .O(\rdata[1]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_15 
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(ZplateVerContDelta[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[1]),
        .O(\rdata[1]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0100000001010101)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\rdata_reg[1]_i_5_n_3 ),
        .I4(\rdata[1]_i_6_n_3 ),
        .I5(\rdata[1]_i_7_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[1]_i_8_n_3 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hABAAABAFFBFAFBFF)) 
    \rdata[1]_i_7 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[1]_i_11_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata[1]_i_12_n_3 ),
        .I5(\rdata_reg[1]_i_13_n_3 ),
        .O(\rdata[1]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_8 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(dpYUVCoef[1]),
        .I1(dpDynamicRange[1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [1]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata_reg[2]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(ZplateVerContDelta[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[2]),
        .O(\rdata[2]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(field_id[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(dpYUVCoef[2]),
        .I1(dpDynamicRange[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [2]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(ZplateHorContStart[2]),
        .I1(crossHairY[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [2]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [2]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[2]),
        .O(\rdata[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0A0ACAFA0A0ACA0A)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_3 ),
        .I1(\rdata[3]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[3]_i_4_n_3 ),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(ZplateVerContDelta[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[3]),
        .O(\rdata[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(field_id[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(dpYUVCoef[3]),
        .I1(dpDynamicRange[3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [3]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_7 
       (.I0(crossHairX[3]),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_ready),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(ZplateHorContStart[3]),
        .I1(\int_crossHairY_reg[14]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [3]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[3]),
        .O(\rdata[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[4]_i_2_n_3 ),
        .I1(\rdata_reg[4]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[4]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(crossHairX[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(dpYUVCoef[4]),
        .I1(dpDynamicRange[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [4]),
        .O(\rdata[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[4]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(field_id[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [4]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(ZplateVerContDelta[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[4]),
        .O(\rdata[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(ZplateHorContStart[4]),
        .I1(\int_crossHairY_reg[14]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [4]),
        .O(\rdata[4]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0A0AFFC0)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_3 ),
        .I1(\rdata_reg[5]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[5]_i_4 
       (.I0(\rdata[6]_i_9_n_3 ),
        .I1(\rdata[5]_i_9_n_3 ),
        .I2(\rdata[6]_i_11_n_3 ),
        .I3(crossHairX[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [5]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(dpYUVCoef[5]),
        .I1(dpDynamicRange[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [5]),
        .O(\rdata[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[5]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(field_id[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [5]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(ZplateVerContDelta[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(ZplateHorContStart[5]),
        .I1(\int_crossHairY_reg[14]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [5]),
        .O(\rdata[5]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h0A0AFFC0)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6]_i_2_n_3 ),
        .I1(\rdata_reg[6]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[6]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(ZplateHorContStart[6]),
        .I1(\int_crossHairY_reg[14]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [6]),
        .O(\rdata[6]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rdata[6]_i_11 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_9_n_3 ),
        .I1(\rdata[6]_i_10_n_3 ),
        .I2(\rdata[6]_i_11_n_3 ),
        .I3(crossHairX[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[7]_0 [6]),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(dpYUVCoef[6]),
        .I1(dpDynamicRange[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [6]),
        .O(\rdata[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[6]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(field_id[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(ZplateVerContDelta[6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[6]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[6]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[7]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[7]_i_3_n_3 ),
        .I4(\rdata_reg[7]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(ZplateVerContDelta[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(maskId[7]),
        .O(\rdata[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(field_id[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(dpYUVCoef[7]),
        .I1(dpDynamicRange[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorG[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_7 
       (.I0(crossHairX[7]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(ZplateHorContStart[7]),
        .I1(\int_crossHairY_reg[14]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [7]),
        .O(\rdata[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [7]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(ovrlayId[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[7]),
        .O(\rdata[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h454045400000FFFF)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[8]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[8]_i_3_n_3 ),
        .I4(\rdata[8]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[8]_i_2 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(field_id[8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_3 
       (.I0(boxColorR[8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(boxColorG[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ZplateVerContDelta[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0047FFFFFFFFFFFF)) 
    \rdata[8]_i_5 
       (.I0(\int_ZplateVerContStart_reg[15]_1 [8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0A0C0A000A000A00)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(crossHairX[8]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(ZplateHorContStart[8]),
        .I1(\int_crossHairY_reg[14]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [8]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0A0A0A0AFFFF0C00)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata[9]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(\rdata_reg[9]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_5_n_3 ),
        .I1(\rdata[15]_i_9_n_3 ),
        .I2(boxColorR[9]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorG[9]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(ZplateHorContStart[9]),
        .I1(\int_crossHairY_reg[14]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[14]_0 [9]),
        .O(\rdata[9]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[9]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(field_id[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(boxColorB[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000A00C)) 
    \rdata[9]_i_6 
       (.I0(crossHairX[9]),
        .I1(interrupt),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[9]_i_7 
       (.I0(ZplateVerContDelta[9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_8_n_3 ),
        .O(\rdata[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[9]_i_8 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_1 [9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_8_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_3 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_13 
       (.I0(\rdata[1]_i_14_n_3 ),
        .I1(\rdata[1]_i_15_n_3 ),
        .O(\rdata_reg[1]_i_13_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[1]_i_5 
       (.I0(\rdata[1]_i_9_n_3 ),
        .I1(\rdata[1]_i_10_n_3 ),
        .O(\rdata_reg[1]_i_5_n_3 ),
        .S(\rdata[15]_i_9_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[2]_i_4 
       (.I0(\rdata_reg[2]_i_5_n_3 ),
        .I1(\rdata_reg[2]_i_6_n_3 ),
        .O(\rdata_reg[2]_i_4_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_7_n_3 ),
        .I1(\rdata[2]_i_8_n_3 ),
        .O(\rdata_reg[2]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_9_n_3 ),
        .I1(\rdata[2]_i_10_n_3 ),
        .O(\rdata_reg[2]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_3 ),
        .I1(\rdata_reg[3]_i_6_n_3 ),
        .O(\rdata_reg[3]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_7_n_3 ),
        .I1(\rdata[3]_i_8_n_3 ),
        .O(\rdata_reg[3]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_9_n_3 ),
        .I1(\rdata[3]_i_10_n_3 ),
        .O(\rdata_reg[3]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[4]_i_2 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .O(\rdata_reg[4]_i_2_n_3 ),
        .S(\rdata[15]_i_9_n_3 ));
  MUXF7 \rdata_reg[4]_i_3 
       (.I0(\rdata[4]_i_7_n_3 ),
        .I1(\rdata[4]_i_8_n_3 ),
        .O(\rdata_reg[4]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .O(\rdata_reg[5]_i_2_n_3 ),
        .S(\rdata[15]_i_9_n_3 ));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_7_n_3 ),
        .I1(\rdata[5]_i_8_n_3 ),
        .O(\rdata_reg[5]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[6]_i_2 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .O(\rdata_reg[6]_i_2_n_3 ),
        .S(\rdata[15]_i_9_n_3 ));
  MUXF7 \rdata_reg[6]_i_3 
       (.I0(\rdata[6]_i_7_n_3 ),
        .I1(\rdata[6]_i_8_n_3 ),
        .O(\rdata_reg[6]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[7]_i_4 
       (.I0(\rdata_reg[7]_i_5_n_3 ),
        .I1(\rdata_reg[7]_i_6_n_3 ),
        .O(\rdata_reg[7]_i_4_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_7_n_3 ),
        .I1(\rdata[7]_i_8_n_3 ),
        .O(\rdata_reg[7]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_9_n_3 ),
        .I1(\rdata[7]_i_10_n_3 ),
        .O(\rdata_reg[7]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[9]_i_4 
       (.I0(\rdata[9]_i_6_n_3 ),
        .I1(\rdata[9]_i_7_n_3 ),
        .O(\rdata_reg[9]_i_4_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \redYuv_load_reg_3506[4]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 [1]),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[4]_0 ),
        .I3(\int_colorFormat_reg[0]_1 ),
        .I4(\redYuv_load_reg_3506_reg[4] ),
        .I5(redYuv_load_reg_3506[1]),
        .O(\int_bckgndId_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \redYuv_load_reg_3506[7]_i_2 
       (.I0(bckgndId[4]),
        .I1(bckgndId[5]),
        .I2(bckgndId[7]),
        .I3(bckgndId[6]),
        .I4(bckgndId[2]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \redYuv_load_reg_3506[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 [0]),
        .I1(\int_bckgndId_reg[1]_1 [1]),
        .O(\int_bckgndId_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h40400040)) 
    \ref_tmp27_2_reg_3444[7]_i_1 
       (.I0(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(bckgndYUV_full_n),
        .O(ref_tmp27_0_reg_34340));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ref_tmp27_2_reg_3444[7]_i_3 
       (.I0(bckgndId[2]),
        .I1(bckgndId[3]),
        .I2(bckgndId[6]),
        .I3(bckgndId[7]),
        .I4(bckgndId[5]),
        .I5(bckgndId[4]),
        .O(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ref_tmp29_2_reg_3429[6]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [6]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\ref_tmp29_2_reg_3429[7]_i_5_n_3 ),
        .I3(\int_colorFormat_reg[7]_0 [2]),
        .I4(\int_colorFormat_reg[7]_0 [5]),
        .I5(\int_colorFormat_reg[7]_0 [7]),
        .O(\int_colorFormat_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h01010001)) 
    \ref_tmp29_2_reg_3429[7]_i_1 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(bckgndYUV_full_n),
        .O(\int_bckgndId_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \ref_tmp29_2_reg_3429[7]_i_3 
       (.I0(bckgndId[3]),
        .I1(bckgndId[6]),
        .I2(bckgndId[7]),
        .I3(bckgndId[5]),
        .I4(bckgndId[4]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp29_2_reg_3429[7]_i_4 
       (.I0(\int_colorFormat_reg[7]_0 [6]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\ref_tmp29_2_reg_3429[7]_i_5_n_3 ),
        .I3(\int_colorFormat_reg[7]_0 [2]),
        .I4(\int_colorFormat_reg[7]_0 [5]),
        .I5(\int_colorFormat_reg[7]_0 [7]),
        .O(\int_colorFormat_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ref_tmp29_2_reg_3429[7]_i_5 
       (.I0(\int_colorFormat_reg[7]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .O(\ref_tmp29_2_reg_3429[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h40400040)) 
    \ref_tmp35_2_reg_3398[7]_i_1 
       (.I0(\int_bckgndId_reg[3]_0 ),
        .I1(\int_bckgndId_reg[1]_1 [0]),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(ap_enable_reg_pp0_iter16),
        .I4(bckgndYUV_full_n),
        .O(\int_bckgndId_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ref_tmp35_2_reg_3398[7]_i_2 
       (.I0(\ref_tmp35_2_reg_3398_reg[7] ),
        .I1(grp_tpgPatternCheckerBoard_fu_989_ap_return_0),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    \select_ln1487_reg_3403[7]_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[3]_0 ),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln1756_3_reg_862[0]_i_1 
       (.I0(\newSel47_reg_872_reg[7] ),
        .I1(\int_dpYUVCoef_reg[0]_1 ),
        .I2(\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .O(\q0_reg[7] [0]));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln1756_3_reg_862[5]_i_2 
       (.I0(\int_dpYUVCoef_reg[0]_0 ),
        .I1(\int_dpYUVCoef_reg[0]_1 ),
        .I2(and_ln1756_reg_768_pp0_iter2_reg),
        .O(\and_ln1756_reg_768_pp0_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln1756_3_reg_862[6]_i_1 
       (.I0(\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .I1(\int_dpYUVCoef_reg[0]_1 ),
        .I2(\newSel47_reg_872_reg[7] ),
        .I3(\select_ln1756_3_reg_862_reg[6] [1]),
        .O(\q0_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln1756_3_reg_862[7]_i_2 
       (.I0(\int_dpYUVCoef_reg[0]_0 ),
        .I1(and_ln1756_reg_768_pp0_iter2_reg),
        .O(\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln232_reg_3383[7]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [4]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .I3(\int_colorFormat_reg[2]_0 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000B00)) 
    \select_ln259_reg_3511[7]_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(\int_bckgndId_reg[1]_1 [1]),
        .I3(\int_bckgndId_reg[1]_1 [0]),
        .I4(\int_bckgndId_reg[4]_2 ),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln259_reg_3511[7]_i_3 
       (.I0(bckgndId[4]),
        .I1(bckgndId[5]),
        .I2(bckgndId[7]),
        .I3(bckgndId[6]),
        .I4(bckgndId[3]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[4]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln232_reg_3207[3]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\sub_ln232_reg_3207[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln232_reg_3207[3]_i_9 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\sub_ln232_reg_3207[3]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[10]_i_8 
       (.CI(\sub_ln232_reg_3207_reg[7]_i_10_n_3 ),
        .CO({\sub_ln232_reg_3207_reg[10]_i_8_n_3 ,\sub_ln232_reg_3207_reg[10]_i_8_n_4 ,\sub_ln232_reg_3207_reg[10]_i_8_n_5 ,\sub_ln232_reg_3207_reg[10]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9:6]),
        .S(\int_width_reg[15]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[10]_i_9 
       (.CI(\sub_ln232_reg_3207_reg[10]_i_8_n_3 ),
        .CO(\NLW_sub_ln232_reg_3207_reg[10]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln232_reg_3207_reg[10]_i_9_O_UNCONNECTED [3:1],grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]}),
        .S({1'b0,1'b0,1'b0,\int_width_reg[15]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\sub_ln232_reg_3207_reg[3]_i_4_n_3 ,\sub_ln232_reg_3207_reg[3]_i_4_n_4 ,\sub_ln232_reg_3207_reg[3]_i_4_n_5 ,\sub_ln232_reg_3207_reg[3]_i_4_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,1'b0,\int_width_reg[15]_0 [2:1]}),
        .O({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1:0],\NLW_sub_ln232_reg_3207_reg[3]_i_4_O_UNCONNECTED [1],grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[0]}),
        .S({\int_width_reg[15]_0 [4:3],\sub_ln232_reg_3207[3]_i_9_n_3 ,\sub_ln232_reg_3207[3]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[7]_i_10 
       (.CI(\sub_ln232_reg_3207_reg[3]_i_4_n_3 ),
        .CO({\sub_ln232_reg_3207_reg[7]_i_10_n_3 ,\sub_ln232_reg_3207_reg[7]_i_10_n_4 ,\sub_ln232_reg_3207_reg[7]_i_10_n_5 ,\sub_ln232_reg_3207_reg[7]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5:2]),
        .S(\int_width_reg[15]_0 [8:5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000051)) 
    \tmp_5_reg_3378[7]_i_1 
       (.I0(\int_bckgndId_reg[4]_1 ),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(bckgndYUV_full_n),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_10
       (.I0(\int_width_reg[15]_0 [10]),
        .O(tmp_last_V_fu_278_p2_carry_i_10_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_11
       (.I0(\int_width_reg[15]_0 [9]),
        .O(tmp_last_V_fu_278_p2_carry_i_11_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_12
       (.I0(\int_width_reg[15]_0 [8]),
        .O(tmp_last_V_fu_278_p2_carry_i_12_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_13
       (.I0(\int_width_reg[15]_0 [7]),
        .O(tmp_last_V_fu_278_p2_carry_i_13_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_14
       (.I0(\int_width_reg[15]_0 [6]),
        .O(tmp_last_V_fu_278_p2_carry_i_14_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_15
       (.I0(\int_width_reg[15]_0 [5]),
        .O(tmp_last_V_fu_278_p2_carry_i_15_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_16
       (.I0(\int_width_reg[15]_0 [4]),
        .O(tmp_last_V_fu_278_p2_carry_i_16_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_17
       (.I0(\int_width_reg[15]_0 [3]),
        .O(tmp_last_V_fu_278_p2_carry_i_17_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_18
       (.I0(\int_width_reg[15]_0 [2]),
        .O(tmp_last_V_fu_278_p2_carry_i_18_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_19
       (.I0(\int_width_reg[15]_0 [1]),
        .O(tmp_last_V_fu_278_p2_carry_i_19_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_278_p2_carry_i_5
       (.CI(tmp_last_V_fu_278_p2_carry_i_6_n_3),
        .CO({NLW_tmp_last_V_fu_278_p2_carry_i_5_CO_UNCONNECTED[3],tmp_last_V_fu_278_p2_carry_i_5_n_4,tmp_last_V_fu_278_p2_carry_i_5_n_5,tmp_last_V_fu_278_p2_carry_i_5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\int_width_reg[15]_0 [11:9]}),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[11:8]),
        .S({tmp_last_V_fu_278_p2_carry_i_8_n_3,tmp_last_V_fu_278_p2_carry_i_9_n_3,tmp_last_V_fu_278_p2_carry_i_10_n_3,tmp_last_V_fu_278_p2_carry_i_11_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_278_p2_carry_i_6
       (.CI(tmp_last_V_fu_278_p2_carry_i_7_n_3),
        .CO({tmp_last_V_fu_278_p2_carry_i_6_n_3,tmp_last_V_fu_278_p2_carry_i_6_n_4,tmp_last_V_fu_278_p2_carry_i_6_n_5,tmp_last_V_fu_278_p2_carry_i_6_n_6}),
        .CYINIT(1'b0),
        .DI(\int_width_reg[15]_0 [8:5]),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[7:4]),
        .S({tmp_last_V_fu_278_p2_carry_i_12_n_3,tmp_last_V_fu_278_p2_carry_i_13_n_3,tmp_last_V_fu_278_p2_carry_i_14_n_3,tmp_last_V_fu_278_p2_carry_i_15_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_278_p2_carry_i_7
       (.CI(1'b0),
        .CO({tmp_last_V_fu_278_p2_carry_i_7_n_3,tmp_last_V_fu_278_p2_carry_i_7_n_4,tmp_last_V_fu_278_p2_carry_i_7_n_5,tmp_last_V_fu_278_p2_carry_i_7_n_6}),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI(\int_width_reg[15]_0 [4:1]),
        .O({grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[3:1],NLW_tmp_last_V_fu_278_p2_carry_i_7_O_UNCONNECTED[0]}),
        .S({tmp_last_V_fu_278_p2_carry_i_16_n_3,tmp_last_V_fu_278_p2_carry_i_17_n_3,tmp_last_V_fu_278_p2_carry_i_18_n_3,tmp_last_V_fu_278_p2_carry_i_19_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_8
       (.I0(\int_width_reg[15]_0 [12]),
        .O(tmp_last_V_fu_278_p2_carry_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_last_V_fu_278_p2_carry_i_9
       (.I0(\int_width_reg[15]_0 [11]),
        .O(tmp_last_V_fu_278_p2_carry_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h000B0000)) 
    \tmp_val_1_reg_3368[7]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(\int_bckgndId_reg[4]_1 ),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\int_bckgndId_reg[1]_1 [0]),
        .O(internal_full_n_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \tpgBarSelYuv_u_load_reg_3466[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter16_reg),
        .I1(and_ln1219_reg_3172_pp0_iter13_reg),
        .O(\and_ln1219_reg_3172_pp0_iter13_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \tpgBarSelYuv_v_load_reg_3460[7]_i_1 
       (.I0(\int_bckgndId_reg[0]_2 ),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(bckgndYUV_full_n),
        .I3(\int_colorFormat_reg[0]_1 ),
        .O(ap_enable_reg_pp0_iter16_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tpgBarSelYuv_v_load_reg_3460[7]_i_2 
       (.I0(\int_colorFormat_reg[7]_0 [0]),
        .I1(\int_colorFormat_reg[2]_0 ),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .I3(\int_colorFormat_reg[7]_0 [4]),
        .I4(\int_colorFormat_reg[7]_0 [1]),
        .O(\int_colorFormat_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tpgBarSelYuv_v_load_reg_3460[7]_i_3 
       (.I0(\int_colorFormat_reg[7]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [5]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .I3(\int_colorFormat_reg[7]_0 [3]),
        .O(\int_colorFormat_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_22 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\vBarSel[1]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_23 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\vBarSel[1]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[1]_i_24 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\vBarSel[1]_i_24_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_12 
       (.CI(\vBarSel_reg[1]_i_20_n_3 ),
        .CO({\vBarSel_reg[1]_i_12_n_3 ,\vBarSel_reg[1]_i_12_n_4 ,\vBarSel_reg[1]_i_12_n_5 ,\vBarSel_reg[1]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_247_p2[8:5]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_14 
       (.CI(\vBarSel_reg[1]_i_12_n_3 ),
        .CO(\NLW_vBarSel_reg[1]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vBarSel_reg[1]_i_14_O_UNCONNECTED [3:1],add_ln1329_fu_247_p2[9]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_20 
       (.CI(\vBarSel_reg[1]_i_21_n_3 ),
        .CO({\vBarSel_reg[1]_i_20_n_3 ,\vBarSel_reg[1]_i_20_n_4 ,\vBarSel_reg[1]_i_20_n_5 ,\vBarSel_reg[1]_i_20_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_247_p2[4:1]),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_21 
       (.CI(1'b0),
        .CO({\vBarSel_reg[1]_i_21_n_3 ,\vBarSel_reg[1]_i_21_n_4 ,\vBarSel_reg[1]_i_21_n_5 ,\vBarSel_reg[1]_i_21_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({add_ln1329_fu_247_p2[0],\NLW_vBarSel_reg[1]_i_21_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\vBarSel[1]_i_22_n_3 ,\vBarSel[1]_i_23_n_3 ,\vBarSel[1]_i_24_n_3 }));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \whiYuv_load_reg_3486[6]_i_1 
       (.I0(\redYuv_load_reg_3506_reg[4] ),
        .I1(\int_colorFormat_reg[0]_1 ),
        .I2(\int_bckgndId_reg[1]_1 [0]),
        .I3(\int_bckgndId_reg[1]_1 [1]),
        .I4(\ref_tmp27_2_reg_3444[7]_i_3_n_3 ),
        .I5(whiYuv_load_reg_3486),
        .O(\int_bckgndId_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xCount_V[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_8 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\xCount_V[3]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_9 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xCount_V[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFE01FE01FFFF0000)) 
    \xCount_V_2[3]_i_7 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I1(\int_width_reg[8]_0 [0]),
        .I2(\int_width_reg[8]_0 [1]),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I4(\xCount_V_2[9]_i_8 [2]),
        .I5(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE1E1FF00)) 
    \xCount_V_2[3]_i_8 
       (.I0(\int_width_reg[8]_0 [1]),
        .I1(\int_width_reg[8]_0 [0]),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I3(\xCount_V_2[9]_i_8 [1]),
        .I4(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[1]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \xCount_V_2[7]_i_10 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\int_width_reg[8]_0 [1]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [5]),
        .O(\int_width_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \xCount_V_2[7]_i_11 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [3]),
        .I1(\int_width_reg[8]_0 [1]),
        .I2(\int_width_reg[8]_0 [0]),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [2]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [4]),
        .O(\int_width_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE1E1FF00)) 
    \xCount_V_2[7]_i_6 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .I3(\xCount_V_2[9]_i_8 [4]),
        .I4(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \xCount_V_2[7]_i_7 
       (.I0(\ap_return_int_reg[9]_i_4_n_3 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I2(\xCount_V_2[9]_i_8 [3]),
        .I3(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \xCount_V_2[9]_i_17 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [8]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I2(\ap_return_int_reg[9]_i_4_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [9]),
        .O(\int_width_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FFFF0000)) 
    \xCount_V_2[9]_i_18 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [7]),
        .I1(\ap_return_int_reg[9]_i_4_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [6]),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 [8]),
        .I4(\xCount_V_2[9]_i_8 [5]),
        .I5(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \xCount_V_2[9]_i_20 
       (.I0(\int_width_reg[8]_0 [0]),
        .I1(\int_width_reg[8]_0 [1]),
        .I2(\xCount_V_2[9]_i_8 [0]),
        .I3(ap_ce_reg),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xCount_V_2[9]_i_21 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[3]),
        .I1(\xCount_V_2_reg[9]_i_13_0 [2]),
        .I2(\xCount_V_2_reg[9]_i_13_0 [3]),
        .I3(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .O(\xCount_V_2[9]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xCount_V_2[9]_i_23 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[1]),
        .I1(\xCount_V_2_reg[9]_i_13_0 [0]),
        .I2(\xCount_V_2_reg[9]_i_13_0 [1]),
        .I3(grp_reg_ap_uint_10_s_fu_241_ap_return[2]),
        .O(\xCount_V_2[9]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_25 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[3]),
        .I1(\xCount_V_2_reg[9]_i_13_0 [2]),
        .I2(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .I3(\xCount_V_2_reg[9]_i_13_0 [3]),
        .O(\xCount_V_2[9]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_27 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[1]),
        .I1(\xCount_V_2_reg[9]_i_13_0 [0]),
        .I2(grp_reg_ap_uint_10_s_fu_241_ap_return[2]),
        .I3(\xCount_V_2_reg[9]_i_13_0 [1]),
        .O(\xCount_V_2[9]_i_27_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_13 
       (.CI(1'b0),
        .CO({CO,\xCount_V_2_reg[9]_i_13_n_4 ,\xCount_V_2_reg[9]_i_13_n_5 ,\xCount_V_2_reg[9]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_V_2[9]_i_21_n_3 ,DI[1],\xCount_V_2[9]_i_23_n_3 ,DI[0]}),
        .O(\NLW_xCount_V_2_reg[9]_i_13_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_25_n_3 ,\xCount_V_2_reg[9]_i_6 [1],\xCount_V_2[9]_i_27_n_3 ,\xCount_V_2_reg[9]_i_6 [0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_10 
       (.I0(\int_width_reg[15]_0 [1]),
        .O(\xCount_V_3[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_8 
       (.I0(\int_width_reg[15]_0 [3]),
        .O(\xCount_V_3[3]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_9 
       (.I0(\int_width_reg[15]_0 [2]),
        .O(\xCount_V_3[3]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\xCount_V_3_reg[3]_i_7_n_3 ,\xCount_V_3_reg[3]_i_7_n_4 ,\xCount_V_3_reg[3]_i_7_n_5 ,\xCount_V_3_reg[3]_i_7_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({trunc_ln5_fu_233_p4[0],\NLW_xCount_V_3_reg[3]_i_7_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\xCount_V_3[3]_i_8_n_3 ,\xCount_V_3[3]_i_9_n_3 ,\xCount_V_3[3]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[7]_i_8 
       (.CI(\xCount_V_3_reg[3]_i_7_n_3 ),
        .CO({\xCount_V_3_reg[7]_i_8_n_3 ,\xCount_V_3_reg[7]_i_8_n_4 ,\xCount_V_3_reg[7]_i_8_n_5 ,\xCount_V_3_reg[7]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln5_fu_233_p4[4:1]),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[9]_i_6 
       (.CI(\xCount_V_3_reg[7]_i_8_n_3 ),
        .CO({\xCount_V_3_reg[9]_i_6_n_3 ,\xCount_V_3_reg[9]_i_6_n_4 ,\xCount_V_3_reg[9]_i_6_n_5 ,\xCount_V_3_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln5_fu_233_p4[8:5]),
        .S(\int_width_reg[15]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_3_reg[9]_i_8 
       (.CI(\xCount_V_3_reg[9]_i_6_n_3 ),
        .CO(\NLW_xCount_V_3_reg[9]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xCount_V_3_reg[9]_i_8_O_UNCONNECTED [3:1],trunc_ln5_fu_233_p4[9]}),
        .S({1'b0,1'b0,1'b0,\int_width_reg[15]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\xCount_V_reg[3]_i_7_n_3 ,\xCount_V_reg[3]_i_7_n_4 ,\xCount_V_reg[3]_i_7_n_5 ,\xCount_V_reg[3]_i_7_n_6 }),
        .CYINIT(\int_width_reg[15]_0 [0]),
        .DI({1'b0,\int_width_reg[15]_0 [3:1]}),
        .O({trunc_ln1_fu_231_p4[0],\NLW_xCount_V_reg[3]_i_7_O_UNCONNECTED [2:0]}),
        .S({\int_width_reg[15]_0 [4],\xCount_V[3]_i_8_n_3 ,\xCount_V[3]_i_9_n_3 ,\xCount_V[3]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[7]_i_8 
       (.CI(\xCount_V_reg[3]_i_7_n_3 ),
        .CO({\xCount_V_reg[7]_i_8_n_3 ,\xCount_V_reg[7]_i_8_n_4 ,\xCount_V_reg[7]_i_8_n_5 ,\xCount_V_reg[7]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln1_fu_231_p4[4:1]),
        .S(\int_width_reg[15]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[9]_i_6 
       (.CI(\xCount_V_reg[7]_i_8_n_3 ),
        .CO({\xCount_V_reg[9]_i_6_n_3 ,\xCount_V_reg[9]_i_6_n_4 ,\xCount_V_reg[9]_i_6_n_5 ,\xCount_V_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln1_fu_231_p4[8:5]),
        .S(\int_width_reg[15]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xCount_V_reg[9]_i_8 
       (.CI(\xCount_V_reg[9]_i_6_n_3 ),
        .CO(\NLW_xCount_V_reg[9]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xCount_V_reg[9]_i_8_O_UNCONNECTED [3:1],trunc_ln1_fu_231_p4[9]}),
        .S({1'b0,1'b0,1'b0,\int_width_reg[15]_0 [13]}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_10 
       (.I0(\int_width_reg[15]_0 [12]),
        .I1(B[0]),
        .I2(\int_width_reg[15]_0 [14]),
        .I3(B[2]),
        .I4(B[1]),
        .I5(\int_width_reg[15]_0 [13]),
        .O(\int_width_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_2[9]_i_13 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [8]),
        .I1(\int_height_reg[8]_0 [2]),
        .I2(\int_height_reg[8]_0 [0]),
        .I3(\int_height_reg[8]_0 [1]),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [7]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [9]),
        .O(\yCount_V_2[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \yCount_V_2[9]_i_14 
       (.I0(\yCount_V_2_reg[9]_i_5_0 [4]),
        .I1(\yCount_V_2_reg[9]_i_5_0 [5]),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [11]),
        .I3(\yCount_V_2[9]_i_13_n_3 ),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [10]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [12]),
        .O(\yCount_V_2[9]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \yCount_V_2[9]_i_15 
       (.I0(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [7]),
        .I1(\int_height_reg[8]_0 [1]),
        .I2(\int_height_reg[8]_0 [0]),
        .I3(\int_height_reg[8]_0 [2]),
        .I4(\yCount_V_2_reg[9]_i_5_0 [0]),
        .O(\yCount_V_2[9]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_2[9]_i_16 
       (.I0(\int_height_reg[8]_0 [2]),
        .I1(\int_height_reg[8]_0 [0]),
        .I2(\int_height_reg[8]_0 [1]),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [7]),
        .O(\yCount_V_2[9]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[9]_i_19 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\yCount_V_2[9]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[9]_i_20 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\yCount_V_2[9]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[9]_i_21 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\yCount_V_2[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999994)) 
    \yCount_V_2[9]_i_7 
       (.I0(\yCount_V_2_reg[9]_i_5_0 [6]),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [13]),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [11]),
        .I3(\yCount_V_2[9]_i_13_n_3 ),
        .I4(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [10]),
        .I5(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [12]),
        .O(\yCount_V_2[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \yCount_V_2[9]_i_8 
       (.I0(\yCount_V_2_reg[9]_i_5_0 [3]),
        .I1(\yCount_V_2[9]_i_13_n_3 ),
        .I2(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [10]),
        .I3(\yCount_V_2[9]_i_14_n_3 ),
        .O(\yCount_V_2[9]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \yCount_V_2[9]_i_9 
       (.I0(\yCount_V_2[9]_i_15_n_3 ),
        .I1(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [9]),
        .I2(\yCount_V_2[9]_i_16_n_3 ),
        .I3(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [8]),
        .I4(\yCount_V_2_reg[9]_i_5_0 [2]),
        .I5(\yCount_V_2_reg[9]_i_5_0 [1]),
        .O(\yCount_V_2[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_11 
       (.CI(\yCount_V_2_reg[9]_i_12_n_3 ),
        .CO(\NLW_yCount_V_2_reg[9]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yCount_V_2_reg[9]_i_11_O_UNCONNECTED [3:1],\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [13]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_12 
       (.CI(\yCount_V_2_reg[9]_i_17_n_3 ),
        .CO({\yCount_V_2_reg[9]_i_12_n_3 ,\yCount_V_2_reg[9]_i_12_n_4 ,\yCount_V_2_reg[9]_i_12_n_5 ,\yCount_V_2_reg[9]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [12:9]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_17 
       (.CI(\yCount_V_2_reg[9]_i_18_n_3 ),
        .CO({\yCount_V_2_reg[9]_i_17_n_3 ,\yCount_V_2_reg[9]_i_17_n_4 ,\yCount_V_2_reg[9]_i_17_n_5 ,\yCount_V_2_reg[9]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 [8:7],\int_height_reg[8]_0 [2:1]}),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_18 
       (.CI(1'b0),
        .CO({\yCount_V_2_reg[9]_i_18_n_3 ,\yCount_V_2_reg[9]_i_18_n_4 ,\yCount_V_2_reg[9]_i_18_n_5 ,\yCount_V_2_reg[9]_i_18_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({\int_height_reg[8]_0 [0],\NLW_yCount_V_2_reg[9]_i_18_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\yCount_V_2[9]_i_19_n_3 ,\yCount_V_2[9]_i_20_n_3 ,\yCount_V_2[9]_i_21_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_2_reg[9]_i_5 
       (.CI(1'b0),
        .CO({\yCount_V_2_reg[9] ,\yCount_V_2_reg[9]_i_5_n_4 ,\yCount_V_2_reg[9]_i_5_n_5 ,\yCount_V_2_reg[9]_i_5_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_yCount_V_2_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({\yCount_V_2[9]_i_7_n_3 ,\yCount_V_2[9]_i_8_n_3 ,\yCount_V_2[9]_i_9_n_3 ,\yCount_V_2_reg[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_25 
       (.I0(\int_height_reg[14]_0 [3]),
        .O(\yCount_V_3[9]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_26 
       (.I0(\int_height_reg[14]_0 [2]),
        .O(\yCount_V_3[9]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[9]_i_27 
       (.I0(\int_height_reg[14]_0 [1]),
        .O(\yCount_V_3[9]_i_27_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_15 
       (.CI(\yCount_V_3_reg[9]_i_23_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_15_n_3 ,\yCount_V_3_reg[9]_i_15_n_4 ,\yCount_V_3_reg[9]_i_15_n_5 ,\yCount_V_3_reg[9]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1511_fu_249_p2[8:5]),
        .S(\int_height_reg[14]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_17 
       (.CI(\yCount_V_3_reg[9]_i_15_n_3 ),
        .CO(\NLW_yCount_V_3_reg[9]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yCount_V_3_reg[9]_i_17_O_UNCONNECTED [3:1],add_ln1511_fu_249_p2[9]}),
        .S({1'b0,1'b0,1'b0,\int_height_reg[14]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_23 
       (.CI(\yCount_V_3_reg[9]_i_24_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_23_n_3 ,\yCount_V_3_reg[9]_i_23_n_4 ,\yCount_V_3_reg[9]_i_23_n_5 ,\yCount_V_3_reg[9]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1511_fu_249_p2[4:1]),
        .S(\int_height_reg[14]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_24 
       (.CI(1'b0),
        .CO({\yCount_V_3_reg[9]_i_24_n_3 ,\yCount_V_3_reg[9]_i_24_n_4 ,\yCount_V_3_reg[9]_i_24_n_5 ,\yCount_V_3_reg[9]_i_24_n_6 }),
        .CYINIT(\int_height_reg[14]_0 [0]),
        .DI({1'b0,\int_height_reg[14]_0 [3:1]}),
        .O({add_ln1511_fu_249_p2[0],\NLW_yCount_V_3_reg[9]_i_24_O_UNCONNECTED [2:0]}),
        .S({\int_height_reg[14]_0 [4],\yCount_V_3[9]_i_25_n_3 ,\yCount_V_3[9]_i_26_n_3 ,\yCount_V_3[9]_i_27_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(add_ln1298_fu_1483_p2[0]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [0]),
        .O(\int_ZplateVerContStart_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[10]_i_1 
       (.I0(add_ln1298_fu_1483_p2[10]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [10]),
        .O(\int_ZplateVerContStart_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[11]_i_1 
       (.I0(add_ln1298_fu_1483_p2[11]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [11]),
        .O(\int_ZplateVerContStart_reg[15]_0 [11]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_3 
       (.I0(ZplateVerContDelta[11]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .O(\zonePlateVDelta[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_4 
       (.I0(ZplateVerContDelta[10]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .O(\zonePlateVDelta[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_5 
       (.I0(ZplateVerContDelta[9]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .O(\zonePlateVDelta[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[11]_i_6 
       (.I0(ZplateVerContDelta[8]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .O(\zonePlateVDelta[11]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[12]_i_1 
       (.I0(add_ln1298_fu_1483_p2[12]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [12]),
        .O(\int_ZplateVerContStart_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[13]_i_1 
       (.I0(add_ln1298_fu_1483_p2[13]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [13]),
        .O(\int_ZplateVerContStart_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[14]_i_1 
       (.I0(add_ln1298_fu_1483_p2[14]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [14]),
        .O(\int_ZplateVerContStart_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[15]_i_2 
       (.I0(add_ln1298_fu_1483_p2[15]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [15]),
        .O(\int_ZplateVerContStart_reg[15]_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(ZplateVerContDelta[14]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .O(\zonePlateVDelta[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(ZplateVerContDelta[13]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .O(\zonePlateVDelta[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_8 
       (.I0(ZplateVerContDelta[12]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .O(\zonePlateVDelta[15]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[1]_i_1 
       (.I0(add_ln1298_fu_1483_p2[1]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [1]),
        .O(\int_ZplateVerContStart_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[2]_i_1 
       (.I0(add_ln1298_fu_1483_p2[2]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [2]),
        .O(\int_ZplateVerContStart_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[3]_i_1 
       (.I0(add_ln1298_fu_1483_p2[3]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [3]),
        .O(\int_ZplateVerContStart_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_3 
       (.I0(ZplateVerContDelta[3]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .O(\zonePlateVDelta[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_4 
       (.I0(ZplateVerContDelta[2]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .O(\zonePlateVDelta[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_5 
       (.I0(ZplateVerContDelta[1]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .O(\zonePlateVDelta[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[3]_i_6 
       (.I0(ZplateVerContDelta[0]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .O(\zonePlateVDelta[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[4]_i_1 
       (.I0(add_ln1298_fu_1483_p2[4]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [4]),
        .O(\int_ZplateVerContStart_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[5]_i_1 
       (.I0(add_ln1298_fu_1483_p2[5]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [5]),
        .O(\int_ZplateVerContStart_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[6]_i_1 
       (.I0(add_ln1298_fu_1483_p2[6]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [6]),
        .O(\int_ZplateVerContStart_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[7]_i_1 
       (.I0(add_ln1298_fu_1483_p2[7]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [7]),
        .O(\int_ZplateVerContStart_reg[15]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(ZplateVerContDelta[7]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .O(\zonePlateVDelta[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(ZplateVerContDelta[6]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .O(\zonePlateVDelta[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(ZplateVerContDelta[5]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .O(\zonePlateVDelta[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(ZplateVerContDelta[4]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .O(\zonePlateVDelta[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[8]_i_1 
       (.I0(add_ln1298_fu_1483_p2[8]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [8]),
        .O(\int_ZplateVerContStart_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta[9]_i_1 
       (.I0(add_ln1298_fu_1483_p2[9]),
        .I1(\zonePlateVDelta_reg[0] ),
        .I2(\int_ZplateVerContStart_reg[15]_1 [9]),
        .O(\int_ZplateVerContStart_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[0]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[10]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[11]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[12]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[13]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[14]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[14] ));
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_5 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[1]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[2]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[3]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[4]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[5]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[6]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[7]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[8]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zonePlateVDelta_loc_0_fu_282[9]_i_4 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[9] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[11]_i_2 
       (.CI(\zonePlateVDelta_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[11]_i_2_n_3 ,\zonePlateVDelta_reg[11]_i_2_n_4 ,\zonePlateVDelta_reg[11]_i_2_n_5 ,\zonePlateVDelta_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[11:8]),
        .O(add_ln1298_fu_1483_p2[11:8]),
        .S({\zonePlateVDelta[11]_i_3_n_3 ,\zonePlateVDelta[11]_i_4_n_3 ,\zonePlateVDelta[11]_i_5_n_3 ,\zonePlateVDelta[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[15]_i_4 
       (.CI(\zonePlateVDelta_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_4_CO_UNCONNECTED [3],\zonePlateVDelta_reg[15]_i_4_n_4 ,\zonePlateVDelta_reg[15]_i_4_n_5 ,\zonePlateVDelta_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,ZplateVerContDelta[14:12]}),
        .O(add_ln1298_fu_1483_p2[15:12]),
        .S({\zonePlateVDelta_reg[15] ,\zonePlateVDelta[15]_i_6_n_3 ,\zonePlateVDelta[15]_i_7_n_3 ,\zonePlateVDelta[15]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\zonePlateVDelta_reg[3]_i_2_n_3 ,\zonePlateVDelta_reg[3]_i_2_n_4 ,\zonePlateVDelta_reg[3]_i_2_n_5 ,\zonePlateVDelta_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[3:0]),
        .O(add_ln1298_fu_1483_p2[3:0]),
        .S({\zonePlateVDelta[3]_i_3_n_3 ,\zonePlateVDelta[3]_i_4_n_3 ,\zonePlateVDelta[3]_i_5_n_3 ,\zonePlateVDelta[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVDelta_reg[7]_i_2 
       (.CI(\zonePlateVDelta_reg[3]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[7]_i_2_n_3 ,\zonePlateVDelta_reg[7]_i_2_n_4 ,\zonePlateVDelta_reg[7]_i_2_n_5 ,\zonePlateVDelta_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(ZplateVerContDelta[7:4]),
        .O(add_ln1298_fu_1483_p2[7:4]),
        .S({\zonePlateVDelta[7]_i_3_n_3 ,\zonePlateVDelta[7]_i_4_n_3 ,\zonePlateVDelta[7]_i_5_n_3 ,\zonePlateVDelta[7]_i_6_n_3 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (\j_fu_118_reg[12] ,
    CO,
    \i_fu_88_reg[11]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \tmp_user_V_reg_208_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3]_0 ,
    ap_done_reg_reg_0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    E,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    Q,
    fid,
    internal_empty_n_reg,
    ap_rst_n_1,
    B_V_data_1_sel_wr_reg,
    ap_clk,
    \icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ,
    \icmp_ln936_reg_464_reg[0] ,
    SS,
    ap_rst_n,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    grp_v_tpgHlsDataFlow_fu_325_ap_ready,
    \empty_fu_96_reg[0]_0 ,
    shiftReg_ce,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    \fid[0] ,
    \fid[0]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[3]_1 ,
    \icmp_ln936_fu_267_p2_inferred__0/i__carry ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast,
    icmp_ln934_fu_235_p2_carry_0,
    \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ,
    B_V_data_1_sel_wr,
    \fid[0]_1 ,
    \fid[0]_2 );
  output [3:0]\j_fu_118_reg[12] ;
  output [0:0]CO;
  output [0:0]\i_fu_88_reg[11]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \tmp_user_V_reg_208_reg[0] ;
  output grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  output ap_rst_n_0;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_done_reg_reg_0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [1:0]Q;
  output fid;
  output internal_empty_n_reg;
  output ap_rst_n_1;
  output B_V_data_1_sel_wr_reg;
  input ap_clk;
  input [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ;
  input [0:0]\icmp_ln936_reg_464_reg[0] ;
  input [0:0]SS;
  input ap_rst_n;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done;
  input [1:0]ap_done_reg_reg_1;
  input ap_done_reg_reg_2;
  input grp_v_tpgHlsDataFlow_fu_325_ap_ready;
  input \empty_fu_96_reg[0]_0 ;
  input shiftReg_ce;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input \fid[0] ;
  input \fid[0]_0 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \ap_CS_fsm_reg[3]_1 ;
  input [9:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry ;
  input [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  input [11:0]icmp_ln934_fu_235_p2_carry_0;
  input \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ;
  input B_V_data_1_sel_wr;
  input [1:0]\fid[0]_1 ;
  input \fid[0]_2 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_3;
  wire ap_done_reg_reg_0;
  wire [1:0]ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter0_reg;
  wire \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_fu_100_reg;
  wire empty_fu_96;
  wire \empty_fu_96_reg[0]_0 ;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire \fid[0] ;
  wire \fid[0]_0 ;
  wire [1:0]\fid[0]_1 ;
  wire \fid[0]_2 ;
  wire fid_preg;
  wire \fid_preg[0]_i_1_n_3 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_18;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_19;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_20;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_22;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_23;
  wire [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  wire [11:0]i_2_fu_240_p2;
  wire i_2_fu_240_p2_carry__0_n_3;
  wire i_2_fu_240_p2_carry__0_n_4;
  wire i_2_fu_240_p2_carry__0_n_5;
  wire i_2_fu_240_p2_carry__0_n_6;
  wire i_2_fu_240_p2_carry__1_n_5;
  wire i_2_fu_240_p2_carry__1_n_6;
  wire i_2_fu_240_p2_carry_n_3;
  wire i_2_fu_240_p2_carry_n_4;
  wire i_2_fu_240_p2_carry_n_5;
  wire i_2_fu_240_p2_carry_n_6;
  wire [11:0]i_2_reg_329;
  wire [11:0]i_fu_88;
  wire [0:0]\i_fu_88_reg[11]_0 ;
  wire [11:0]icmp_ln934_fu_235_p2_carry_0;
  wire icmp_ln934_fu_235_p2_carry_i_1_n_3;
  wire icmp_ln934_fu_235_p2_carry_i_2_n_3;
  wire icmp_ln934_fu_235_p2_carry_i_3_n_3;
  wire icmp_ln934_fu_235_p2_carry_i_4_n_3;
  wire icmp_ln934_fu_235_p2_carry_n_4;
  wire icmp_ln934_fu_235_p2_carry_n_5;
  wire icmp_ln934_fu_235_p2_carry_n_6;
  wire [9:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry ;
  wire [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ;
  wire [0:0]\icmp_ln936_reg_464_reg[0] ;
  wire internal_empty_n_reg;
  wire [3:0]\j_fu_118_reg[12] ;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire p_load_reg_334;
  wire \p_load_reg_334[0]_i_1_n_3 ;
  wire shiftReg_ce;
  wire sof_fu_92;
  wire \tmp_user_V_reg_208_reg[0] ;
  wire [3:2]NLW_i_2_fu_240_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_i_2_fu_240_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln934_fu_235_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\i_fu_88_reg[11]_0 ),
        .I1(Q[0]),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(Q[0]),
        .I2(\i_fu_88_reg[11]_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hABAAABAAABAAFFAA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_done_reg_reg_1[0]),
        .I1(grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_done_reg),
        .I1(MultiPixStream2AXIvideo_U0_ap_ready),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .O(ap_done_reg_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h08080888)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I2(ap_done_reg_reg_1[1]),
        .I3(ap_done_reg_reg_2),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .O(ap_done_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(\i_fu_88_reg[11]_0 ),
        .I2(Q[0]),
        .O(grp_v_tpgHlsDataFlow_fu_325_ap_done));
  LUT6 #(
    .INIT(64'h02AA02AA02AA0000)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .I3(ap_done_reg_reg_1[1]),
        .I4(ap_done_reg_reg_2),
        .I5(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .O(ap_rst_n_1));
  FDRE \counter_loc_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_18),
        .Q(counter_loc_0_fu_100_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_23),
        .Q(counter),
        .R(1'b0));
  FDRE \empty_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_19),
        .Q(empty_fu_96),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fidStored[0]_i_1 
       (.I0(empty_fu_96),
        .I1(Q[0]),
        .I2(\i_fu_88_reg[11]_0 ),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    fid_INST_0_i_1
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_NS_fsm19_out));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \fid_preg[0]_i_1 
       (.I0(fidStored),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_done_reg),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(fid_preg),
        .O(\fid_preg[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fid_preg[0]_i_1_n_3 ),
        .Q(fid_preg),
        .R(SS));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(CO),
        .D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(E),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({Q[1],ap_CS_fsm_state3,Q[0],\ap_CS_fsm_reg_n_3_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_22),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm1),
        .\ap_CS_fsm_reg[3]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_20),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_3 (\i_fu_88_reg[11]_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_NS_fsm19_out(ap_NS_fsm19_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg),
        .\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0]_0 (\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .counter(counter),
        .counter_loc_0_fu_100_reg(counter_loc_0_fu_100_reg),
        .counter_loc_0_fu_100_reg_0_sp_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_23),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_18),
        .empty_fu_96(empty_fu_96),
        .\empty_fu_96_reg[0] (\empty_fu_96_reg[0]_0 ),
        .fid(fid),
        .fidStored(fidStored),
        .\fidStored_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_19),
        .\fid[0] (\fid[0] ),
        .\fid[0]_0 (\fid[0]_0 ),
        .\fid[0]_1 (\fid[0]_1 ),
        .\fid[0]_2 (\fid[0]_2 ),
        .fid_preg(fid_preg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 (\icmp_ln936_fu_267_p2_inferred__0/i__carry ),
        .\icmp_ln936_fu_267_p2_inferred__0/i__carry__0_0 (\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ),
        .\icmp_ln936_reg_464_reg[0]_0 (\icmp_ln936_reg_464_reg[0] ),
        .\j_fu_118_reg[12]_0 (\j_fu_118_reg[12] ),
        .\mOutPtr_reg[0] (ap_done_reg_reg_1[1]),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .p_load_reg_334(p_load_reg_334),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_92(sof_fu_92),
        .\tmp_user_V_reg_208_reg[0]_0 (\tmp_user_V_reg_208_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_20),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i_2_fu_240_p2_carry
       (.CI(1'b0),
        .CO({i_2_fu_240_p2_carry_n_3,i_2_fu_240_p2_carry_n_4,i_2_fu_240_p2_carry_n_5,i_2_fu_240_p2_carry_n_6}),
        .CYINIT(i_fu_88[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_240_p2[4:1]),
        .S(i_fu_88[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i_2_fu_240_p2_carry__0
       (.CI(i_2_fu_240_p2_carry_n_3),
        .CO({i_2_fu_240_p2_carry__0_n_3,i_2_fu_240_p2_carry__0_n_4,i_2_fu_240_p2_carry__0_n_5,i_2_fu_240_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_240_p2[8:5]),
        .S(i_fu_88[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i_2_fu_240_p2_carry__1
       (.CI(i_2_fu_240_p2_carry__0_n_3),
        .CO({NLW_i_2_fu_240_p2_carry__1_CO_UNCONNECTED[3:2],i_2_fu_240_p2_carry__1_n_5,i_2_fu_240_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_2_fu_240_p2_carry__1_O_UNCONNECTED[3],i_2_fu_240_p2[11:9]}),
        .S({1'b0,i_fu_88[11:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_329[0]_i_1 
       (.I0(i_fu_88[0]),
        .O(i_2_fu_240_p2[0]));
  FDRE \i_2_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[0]),
        .Q(i_2_reg_329[0]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[10]),
        .Q(i_2_reg_329[10]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[11]),
        .Q(i_2_reg_329[11]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[1]),
        .Q(i_2_reg_329[1]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[2]),
        .Q(i_2_reg_329[2]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[3]),
        .Q(i_2_reg_329[3]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[4]),
        .Q(i_2_reg_329[4]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[5]),
        .Q(i_2_reg_329[5]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[6]),
        .Q(i_2_reg_329[6]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[7]),
        .Q(i_2_reg_329[7]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[8]),
        .Q(i_2_reg_329[8]),
        .R(1'b0));
  FDRE \i_2_reg_329_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(i_2_fu_240_p2[9]),
        .Q(i_2_reg_329[9]),
        .R(1'b0));
  FDRE \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[0]),
        .Q(i_fu_88[0]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[10]),
        .Q(i_fu_88[10]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[11]),
        .Q(i_fu_88[11]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[1]),
        .Q(i_fu_88[1]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[2]),
        .Q(i_fu_88[2]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[3]),
        .Q(i_fu_88[3]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[4]),
        .Q(i_fu_88[4]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[5]),
        .Q(i_fu_88[5]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[6]),
        .Q(i_fu_88[6]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[7]),
        .Q(i_fu_88[7]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[8]),
        .Q(i_fu_88[8]),
        .R(ap_NS_fsm19_out));
  FDRE \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_329[9]),
        .Q(i_fu_88[9]),
        .R(ap_NS_fsm19_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln934_fu_235_p2_carry
       (.CI(1'b0),
        .CO({\i_fu_88_reg[11]_0 ,icmp_ln934_fu_235_p2_carry_n_4,icmp_ln934_fu_235_p2_carry_n_5,icmp_ln934_fu_235_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln934_fu_235_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln934_fu_235_p2_carry_i_1_n_3,icmp_ln934_fu_235_p2_carry_i_2_n_3,icmp_ln934_fu_235_p2_carry_i_3_n_3,icmp_ln934_fu_235_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_235_p2_carry_i_1
       (.I0(i_fu_88[11]),
        .I1(icmp_ln934_fu_235_p2_carry_0[11]),
        .I2(icmp_ln934_fu_235_p2_carry_0[9]),
        .I3(i_fu_88[9]),
        .I4(icmp_ln934_fu_235_p2_carry_0[10]),
        .I5(i_fu_88[10]),
        .O(icmp_ln934_fu_235_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_235_p2_carry_i_2
       (.I0(i_fu_88[8]),
        .I1(icmp_ln934_fu_235_p2_carry_0[8]),
        .I2(icmp_ln934_fu_235_p2_carry_0[6]),
        .I3(i_fu_88[6]),
        .I4(icmp_ln934_fu_235_p2_carry_0[7]),
        .I5(i_fu_88[7]),
        .O(icmp_ln934_fu_235_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_235_p2_carry_i_3
       (.I0(i_fu_88[5]),
        .I1(icmp_ln934_fu_235_p2_carry_0[5]),
        .I2(icmp_ln934_fu_235_p2_carry_0[4]),
        .I3(i_fu_88[4]),
        .I4(icmp_ln934_fu_235_p2_carry_0[3]),
        .I5(i_fu_88[3]),
        .O(icmp_ln934_fu_235_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln934_fu_235_p2_carry_i_4
       (.I0(i_fu_88[2]),
        .I1(icmp_ln934_fu_235_p2_carry_0[2]),
        .I2(icmp_ln934_fu_235_p2_carry_0[0]),
        .I3(i_fu_88[0]),
        .I4(icmp_ln934_fu_235_p2_carry_0[1]),
        .I5(i_fu_88[1]),
        .O(icmp_ln934_fu_235_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2__1
       (.I0(Q[0]),
        .I1(\i_fu_88_reg[11]_0 ),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_2__0
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\i_fu_88_reg[11]_0 ),
        .I2(Q[0]),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \p_load_reg_334[0]_i_1 
       (.I0(empty_fu_96),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(Q[0]),
        .I3(\i_fu_88_reg[11]_0 ),
        .I4(p_load_reg_334),
        .O(\p_load_reg_334[0]_i_1_n_3 ));
  FDRE \p_load_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_load_reg_334[0]_i_1_n_3 ),
        .Q(p_load_reg_334),
        .R(1'b0));
  FDRE \sof_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_n_22),
        .Q(sof_fu_92),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
   (\j_fu_118_reg[12]_0 ,
    CO,
    ap_enable_reg_pp0_iter0_reg_0,
    \tmp_user_V_reg_208_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST,
    E,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    fid,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    \counter_reg[0] ,
    \fidStored_reg[0] ,
    \ap_CS_fsm_reg[3]_1 ,
    B_V_data_1_sel_wr_reg,
    \ap_CS_fsm_reg[0]_0 ,
    counter_loc_0_fu_100_reg_0_sp_1,
    ap_clk,
    \icmp_ln936_fu_267_p2_inferred__0/i__carry__0_0 ,
    \icmp_ln936_reg_464_reg[0]_0 ,
    ap_rst_n,
    \empty_fu_96_reg[0] ,
    shiftReg_ce,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg,
    \mOutPtr_reg[0] ,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    Q,
    fidStored,
    ap_NS_fsm19_out,
    fid_preg,
    \fid[0] ,
    \fid[0]_0 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_done_reg,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \icmp_ln936_fu_267_p2_inferred__0/i__carry_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast,
    counter,
    counter_loc_0_fu_100_reg,
    \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0]_0 ,
    empty_fu_96,
    p_load_reg_334,
    sof_fu_92,
    B_V_data_1_sel_wr,
    \fid[0]_1 ,
    \fid[0]_2 ,
    SS);
  output [3:0]\j_fu_118_reg[12]_0 ;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \tmp_user_V_reg_208_reg[0]_0 ;
  output grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output fid;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \counter_reg[0] ;
  output \fidStored_reg[0] ;
  output \ap_CS_fsm_reg[3]_1 ;
  output B_V_data_1_sel_wr_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output counter_loc_0_fu_100_reg_0_sp_1;
  input ap_clk;
  input [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0_0 ;
  input [0:0]\icmp_ln936_reg_464_reg[0]_0 ;
  input ap_rst_n;
  input \empty_fu_96_reg[0] ;
  input shiftReg_ce;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg;
  input [0:0]\mOutPtr_reg[0] ;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input [3:0]Q;
  input fidStored;
  input ap_NS_fsm19_out;
  input fid_preg;
  input \fid[0] ;
  input \fid[0]_0 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input ap_done_reg;
  input \ap_CS_fsm_reg[3]_2 ;
  input [0:0]\ap_CS_fsm_reg[3]_3 ;
  input [9:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 ;
  input [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  input [0:0]counter;
  input [0:0]counter_loc_0_fu_100_reg;
  input \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0]_0 ;
  input empty_fu_96;
  input p_load_reg_334;
  input sof_fu_92;
  input B_V_data_1_sel_wr;
  input [1:0]\fid[0]_1 ;
  input \fid[0]_2 ;
  input [0:0]SS;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire \B_V_data_1_state[0]_i_3_n_3 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_1__3_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_reg_pp0_iter1_empty_133_reg_230;
  wire \ap_phi_reg_pp0_iter1_empty_133_reg_230[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0]_0 ;
  wire ap_rst_n;
  wire [0:0]counter;
  wire counter0;
  wire \counter_loc_0_fu_100[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_fu_100_reg;
  wire counter_loc_0_fu_100_reg_0_sn_1;
  wire \counter_reg[0] ;
  wire empty_fu_96;
  wire \empty_fu_96_reg[0] ;
  wire fid;
  wire fidStored;
  wire \fidStored_reg[0] ;
  wire \fid[0] ;
  wire \fid[0]_0 ;
  wire [1:0]\fid[0]_1 ;
  wire \fid[0]_2 ;
  wire fid_INST_0_i_2_n_3;
  wire fid_INST_0_i_4_n_3;
  wire fid_INST_0_i_5_n_3;
  wire fid_INST_0_i_8_n_3;
  wire fid_preg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out_ap_vld;
  wire [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  wire i__carry_i_1__2_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_3__0_n_3;
  wire [9:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 ;
  wire [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0_0 ;
  wire \icmp_ln936_fu_267_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln936_fu_267_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln936_fu_267_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln936_fu_267_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln936_reg_464[0]_i_1_n_3 ;
  wire [0:0]\icmp_ln936_reg_464_reg[0]_0 ;
  wire \icmp_ln936_reg_464_reg_n_3_[0] ;
  wire j_fu_1180;
  wire \j_fu_118[0]_i_4_n_3 ;
  wire [11:3]j_fu_118_reg;
  wire \j_fu_118_reg[0]_i_3_n_10 ;
  wire \j_fu_118_reg[0]_i_3_n_3 ;
  wire \j_fu_118_reg[0]_i_3_n_4 ;
  wire \j_fu_118_reg[0]_i_3_n_5 ;
  wire \j_fu_118_reg[0]_i_3_n_6 ;
  wire \j_fu_118_reg[0]_i_3_n_7 ;
  wire \j_fu_118_reg[0]_i_3_n_8 ;
  wire \j_fu_118_reg[0]_i_3_n_9 ;
  wire [3:0]\j_fu_118_reg[12]_0 ;
  wire \j_fu_118_reg[12]_i_1_n_10 ;
  wire \j_fu_118_reg[4]_i_1_n_10 ;
  wire \j_fu_118_reg[4]_i_1_n_3 ;
  wire \j_fu_118_reg[4]_i_1_n_4 ;
  wire \j_fu_118_reg[4]_i_1_n_5 ;
  wire \j_fu_118_reg[4]_i_1_n_6 ;
  wire \j_fu_118_reg[4]_i_1_n_7 ;
  wire \j_fu_118_reg[4]_i_1_n_8 ;
  wire \j_fu_118_reg[4]_i_1_n_9 ;
  wire \j_fu_118_reg[8]_i_1_n_10 ;
  wire \j_fu_118_reg[8]_i_1_n_3 ;
  wire \j_fu_118_reg[8]_i_1_n_4 ;
  wire \j_fu_118_reg[8]_i_1_n_5 ;
  wire \j_fu_118_reg[8]_i_1_n_6 ;
  wire \j_fu_118_reg[8]_i_1_n_7 ;
  wire \j_fu_118_reg[8]_i_1_n_8 ;
  wire \j_fu_118_reg[8]_i_1_n_9 ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire p_load_reg_334;
  wire \p_phi_reg_220[0]_i_1_n_3 ;
  wire \p_phi_reg_220[0]_i_2_n_3 ;
  wire shiftReg_ce;
  wire sof_fu_92;
  wire tmp_last_V_fu_278_p2;
  wire tmp_last_V_fu_278_p2_carry__0_i_1_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_1_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_2_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_3_n_3;
  wire tmp_last_V_fu_278_p2_carry_i_4_n_3;
  wire tmp_last_V_fu_278_p2_carry_n_3;
  wire tmp_last_V_fu_278_p2_carry_n_4;
  wire tmp_last_V_fu_278_p2_carry_n_5;
  wire tmp_last_V_fu_278_p2_carry_n_6;
  wire \tmp_last_V_reg_468[0]_i_1_n_3 ;
  wire \tmp_user_V_reg_208[0]_i_1_n_3 ;
  wire \tmp_user_V_reg_208_reg[0]_0 ;
  wire [3:0]\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_118_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_118_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_last_V_fu_278_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_last_V_fu_278_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_last_V_fu_278_p2_carry__0_O_UNCONNECTED;

  assign counter_loc_0_fu_100_reg_0_sp_1 = counter_loc_0_fu_100_reg_0_sn_1;
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\mOutPtr_reg[0] ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(ovrlayYUV_empty_n),
        .I3(Q[3]),
        .I4(\B_V_data_1_state[0]_i_3_n_3 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8888888B888B888B)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFF20)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(ap_done_reg),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\mOutPtr_reg[0] ),
        .I3(m_axis_video_TREADY_int_regslice),
        .I4(ovrlayYUV_empty_n),
        .I5(Q[3]),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404F404)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_NS_fsm[0]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[3]_2 ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[3]_3 ),
        .I5(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__3_n_3 ),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out_ap_vld),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(CO),
        .I1(fid_INST_0_i_8_n_3),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_NS_fsm112_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF1FFF00001000)) 
    \ap_phi_reg_pp0_iter1_empty_133_reg_230[0]_i_1 
       (.I0(CO),
        .I1(\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter1_empty_133_reg_230),
        .O(\ap_phi_reg_pp0_iter1_empty_133_reg_230[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_empty_133_reg_230[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter1_empty_133_reg_230),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_fu_100_reg),
        .I1(counter0),
        .I2(counter),
        .O(counter_loc_0_fu_100_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \counter[0]_i_2 
       (.I0(\B_V_data_1_state[0]_i_3_n_3 ),
        .I1(\tmp_user_V_reg_208_reg[0]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(\empty_fu_96_reg[0] ),
        .O(counter0));
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \counter_loc_0_fu_100[0]_i_1 
       (.I0(counter),
        .I1(ap_NS_fsm19_out),
        .I2(\empty_fu_96_reg[0] ),
        .I3(\counter_loc_0_fu_100[0]_i_2_n_3 ),
        .I4(counter_loc_0_fu_100_reg),
        .O(\counter_reg[0] ));
  LUT6 #(
    .INIT(64'h2000200000002000)) 
    \counter_loc_0_fu_100[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(CO),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_user_V_reg_208_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .O(\counter_loc_0_fu_100[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFACAFAFA0ACA0A0)) 
    \empty_fu_96[0]_i_1 
       (.I0(fidStored),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out),
        .I2(ap_NS_fsm19_out),
        .I3(\empty_fu_96_reg[0] ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out_ap_vld),
        .I5(empty_fu_96),
        .O(\fidStored_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    fid_INST_0
       (.I0(fidStored),
        .I1(ap_NS_fsm19_out),
        .I2(fid_preg),
        .I3(fid_INST_0_i_2_n_3),
        .I4(\fid[0] ),
        .I5(fid_INST_0_i_4_n_3),
        .O(fid));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7477)) 
    fid_INST_0_i_2
       (.I0(fid_INST_0_i_5_n_3),
        .I1(\fid[0]_0 ),
        .I2(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\empty_fu_96_reg[0] ),
        .I5(fid_INST_0_i_8_n_3),
        .O(fid_INST_0_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000040004000000)) 
    fid_INST_0_i_4
       (.I0(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .I1(\fid[0]_1 [0]),
        .I2(\fid[0]_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\fid[0]_1 [1]),
        .I5(counter_loc_0_fu_100_reg),
        .O(fid_INST_0_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    fid_INST_0_i_5
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(CO),
        .O(fid_INST_0_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hB)) 
    fid_INST_0_i_8
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(fid_INST_0_i_8_n_3));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .I1(Q[2]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(j_fu_118_reg[9]),
        .I1(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [7]),
        .I2(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [9]),
        .I3(j_fu_118_reg[11]),
        .I4(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [8]),
        .I5(j_fu_118_reg[10]),
        .O(i__carry_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(j_fu_118_reg[7]),
        .I1(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [5]),
        .I2(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [6]),
        .I3(j_fu_118_reg[8]),
        .I4(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [4]),
        .I5(j_fu_118_reg[6]),
        .O(i__carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(j_fu_118_reg[4]),
        .I1(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [2]),
        .I2(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [3]),
        .I3(j_fu_118_reg[5]),
        .I4(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [1]),
        .I5(j_fu_118_reg[3]),
        .O(i__carry_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \i_fu_88[11]_i_1 
       (.I0(Q[3]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(\ap_CS_fsm_reg[3]_2 ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln936_fu_267_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln936_fu_267_p2_inferred__0/i__carry_n_3 ,\icmp_ln936_fu_267_p2_inferred__0/i__carry_n_4 ,\icmp_ln936_fu_267_p2_inferred__0/i__carry_n_5 ,\icmp_ln936_fu_267_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__2_n_3,i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,\icmp_ln936_fu_267_p2_inferred__0/i__carry__0_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln936_fu_267_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln936_fu_267_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln936_fu_267_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln936_reg_464_reg[0]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln936_reg_464[0]_i_1 
       (.I0(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(CO),
        .O(\icmp_ln936_reg_464[0]_i_1_n_3 ));
  FDRE \icmp_ln936_reg_464_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln936_reg_464[0]_i_1_n_3 ),
        .Q(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_4
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\empty_fu_96_reg[0] ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_118[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm112_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_fu_118[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(CO),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_fu_1180));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_118[0]_i_4 
       (.I0(\j_fu_118_reg[12]_0 [0]),
        .O(\j_fu_118[0]_i_4_n_3 ));
  FDRE \j_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[0]_i_3_n_10 ),
        .Q(\j_fu_118_reg[12]_0 [0]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_118_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_fu_118_reg[0]_i_3_n_3 ,\j_fu_118_reg[0]_i_3_n_4 ,\j_fu_118_reg[0]_i_3_n_5 ,\j_fu_118_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_fu_118_reg[0]_i_3_n_7 ,\j_fu_118_reg[0]_i_3_n_8 ,\j_fu_118_reg[0]_i_3_n_9 ,\j_fu_118_reg[0]_i_3_n_10 }),
        .S({j_fu_118_reg[3],\j_fu_118_reg[12]_0 [2:1],\j_fu_118[0]_i_4_n_3 }));
  FDRE \j_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[8]_i_1_n_8 ),
        .Q(j_fu_118_reg[10]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[8]_i_1_n_7 ),
        .Q(j_fu_118_reg[11]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[12]_i_1_n_10 ),
        .Q(\j_fu_118_reg[12]_0 [3]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_118_reg[12]_i_1 
       (.CI(\j_fu_118_reg[8]_i_1_n_3 ),
        .CO(\NLW_j_fu_118_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_118_reg[12]_i_1_O_UNCONNECTED [3:1],\j_fu_118_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\j_fu_118_reg[12]_0 [3]}));
  FDRE \j_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[0]_i_3_n_9 ),
        .Q(\j_fu_118_reg[12]_0 [1]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[0]_i_3_n_8 ),
        .Q(\j_fu_118_reg[12]_0 [2]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[0]_i_3_n_7 ),
        .Q(j_fu_118_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[4]_i_1_n_10 ),
        .Q(j_fu_118_reg[4]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_118_reg[4]_i_1 
       (.CI(\j_fu_118_reg[0]_i_3_n_3 ),
        .CO({\j_fu_118_reg[4]_i_1_n_3 ,\j_fu_118_reg[4]_i_1_n_4 ,\j_fu_118_reg[4]_i_1_n_5 ,\j_fu_118_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_118_reg[4]_i_1_n_7 ,\j_fu_118_reg[4]_i_1_n_8 ,\j_fu_118_reg[4]_i_1_n_9 ,\j_fu_118_reg[4]_i_1_n_10 }),
        .S(j_fu_118_reg[7:4]));
  FDRE \j_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[4]_i_1_n_9 ),
        .Q(j_fu_118_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[4]_i_1_n_8 ),
        .Q(j_fu_118_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[4]_i_1_n_7 ),
        .Q(j_fu_118_reg[7]),
        .R(ap_NS_fsm112_out));
  FDRE \j_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[8]_i_1_n_10 ),
        .Q(j_fu_118_reg[8]),
        .R(ap_NS_fsm112_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_118_reg[8]_i_1 
       (.CI(\j_fu_118_reg[4]_i_1_n_3 ),
        .CO({\j_fu_118_reg[8]_i_1_n_3 ,\j_fu_118_reg[8]_i_1_n_4 ,\j_fu_118_reg[8]_i_1_n_5 ,\j_fu_118_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_118_reg[8]_i_1_n_7 ,\j_fu_118_reg[8]_i_1_n_8 ,\j_fu_118_reg[8]_i_1_n_9 ,\j_fu_118_reg[8]_i_1_n_10 }),
        .S(j_fu_118_reg[11:8]));
  FDRE \j_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1180),
        .D(\j_fu_118_reg[8]_i_1_n_9 ),
        .Q(j_fu_118_reg[9]),
        .R(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\empty_fu_96_reg[0] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(shiftReg_ce),
        .O(E));
  LUT6 #(
    .INIT(64'hACCCAFFFACCCA000)) 
    \p_phi_reg_220[0]_i_1 
       (.I0(p_load_reg_334),
        .I1(\p_phi_reg_220[0]_i_2_n_3 ),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out),
        .O(\p_phi_reg_220[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB00FF04FF04FB00)) 
    \p_phi_reg_220[0]_i_2 
       (.I0(\icmp_ln936_reg_464_reg_n_3_[0] ),
        .I1(\fid[0]_1 [0]),
        .I2(\fid[0]_2 ),
        .I3(ap_phi_reg_pp0_iter1_empty_133_reg_230),
        .I4(\fid[0]_1 [1]),
        .I5(counter_loc_0_fu_100_reg),
        .O(\p_phi_reg_220[0]_i_2_n_3 ));
  FDRE \p_phi_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_phi_reg_220[0]_i_1_n_3 ),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_p_phi_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    \sof_fu_92[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_ready),
        .I3(\empty_fu_96_reg[0] ),
        .I4(sof_fu_92),
        .I5(ap_NS_fsm19_out),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_278_p2_carry
       (.CI(1'b0),
        .CO({tmp_last_V_fu_278_p2_carry_n_3,tmp_last_V_fu_278_p2_carry_n_4,tmp_last_V_fu_278_p2_carry_n_5,tmp_last_V_fu_278_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_278_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_last_V_fu_278_p2_carry_i_1_n_3,tmp_last_V_fu_278_p2_carry_i_2_n_3,tmp_last_V_fu_278_p2_carry_i_3_n_3,tmp_last_V_fu_278_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_last_V_fu_278_p2_carry__0
       (.CI(tmp_last_V_fu_278_p2_carry_n_3),
        .CO({NLW_tmp_last_V_fu_278_p2_carry__0_CO_UNCONNECTED[3:1],tmp_last_V_fu_278_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_last_V_fu_278_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,tmp_last_V_fu_278_p2_carry__0_i_1_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_last_V_fu_278_p2_carry__0_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[11]),
        .I1(\j_fu_118_reg[12]_0 [3]),
        .O(tmp_last_V_fu_278_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_278_p2_carry_i_1
       (.I0(j_fu_118_reg[10]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[9]),
        .I2(j_fu_118_reg[11]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[10]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[8]),
        .I5(j_fu_118_reg[9]),
        .O(tmp_last_V_fu_278_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_278_p2_carry_i_2
       (.I0(j_fu_118_reg[7]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[6]),
        .I2(j_fu_118_reg[8]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[7]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[5]),
        .I5(j_fu_118_reg[6]),
        .O(tmp_last_V_fu_278_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    tmp_last_V_fu_278_p2_carry_i_3
       (.I0(j_fu_118_reg[5]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[4]),
        .I2(j_fu_118_reg[3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[2]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[3]),
        .I5(j_fu_118_reg[4]),
        .O(tmp_last_V_fu_278_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    tmp_last_V_fu_278_p2_carry_i_4
       (.I0(\j_fu_118_reg[12]_0 [0]),
        .I1(\icmp_ln936_fu_267_p2_inferred__0/i__carry_0 [0]),
        .I2(\j_fu_118_reg[12]_0 [1]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[0]),
        .I4(\j_fu_118_reg[12]_0 [2]),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast[1]),
        .O(tmp_last_V_fu_278_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \tmp_last_V_reg_468[0]_i_1 
       (.I0(tmp_last_V_fu_278_p2),
        .I1(CO),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .O(\tmp_last_V_reg_468[0]_i_1_n_3 ));
  FDRE \tmp_last_V_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_468[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80BF8080)) 
    \tmp_user_V_reg_208[0]_i_1 
       (.I0(sof_fu_92),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_ap_start_reg),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\tmp_user_V_reg_208_reg[0]_0 ),
        .O(\tmp_user_V_reg_208[0]_i_1_n_3 ));
  FDRE \tmp_user_V_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_208[0]_i_1_n_3 ),
        .Q(\tmp_user_V_reg_208_reg[0]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(ap_block_pp0_stage0_subdone),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S
   (bckgndYUV_empty_n,
    internal_full_n_reg_0,
    ap_block_pp0_stage0_subdone,
    \mOutPtr_reg[1]_0 ,
    E,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    out,
    ap_clk,
    internal_full_n_reg_4,
    ap_rst_n,
    Q,
    internal_full_n_reg_5,
    internal_empty_n4_out,
    D,
    \mOutPtr_reg[3]_0 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ,
    \grnYuv_load_reg_3501_reg[4] ,
    \xBar_V_loc_0_fu_290_reg[0] ,
    p_reg_reg,
    shiftReg_ce,
    in,
    SS,
    \mOutPtr_reg[0]_0 );
  output bckgndYUV_empty_n;
  output internal_full_n_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [1:0]\mOutPtr_reg[1]_0 ;
  output [0:0]E;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output [23:0]out;
  input ap_clk;
  input internal_full_n_reg_4;
  input ap_rst_n;
  input [0:0]Q;
  input internal_full_n_reg_5;
  input internal_empty_n4_out;
  input [0:0]D;
  input \mOutPtr_reg[3]_0 ;
  input \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  input \grnYuv_load_reg_3501_reg[4] ;
  input \xBar_V_loc_0_fu_290_reg[0] ;
  input p_reg_reg;
  input shiftReg_ce;
  input [23:0]in;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]D;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire \grnYuv_load_reg_3501_reg[4] ;
  wire [23:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_i_3_n_3;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__1_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire [4:2]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[3]_0 ;
  wire [23:0]out;
  wire [4:0]p_1_out;
  wire p_reg_reg;
  wire shiftReg_ce;
  wire \xBar_V_loc_0_fu_290_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \DPtpgBarSelYuv_709_u_load_reg_857[7]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_4),
        .I2(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ),
        .O(E));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_11 U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram
       (.Q({mOutPtr_reg,\mOutPtr_reg[1]_0 }),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_4),
        .O(ap_block_pp0_stage0_subdone));
  LUT3 #(
    .INIT(8'h45)) 
    \grnYuv_load_reg_3501[5]_i_2 
       (.I0(\grnYuv_load_reg_3501_reg[4] ),
        .I1(internal_full_n_reg_0),
        .I2(internal_full_n_reg_4),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n4_out),
        .I1(bckgndYUV_empty_n),
        .I2(ap_rst_n),
        .I3(internal_empty_n_i_3_n_3),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr_reg[1]_0 [1]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(\mOutPtr_reg[1]_0 [0]),
        .O(internal_empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(bckgndYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF55FF55)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__1_n_3),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_4),
        .I5(internal_full_n_reg_5),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(\mOutPtr_reg[1]_0 [0]),
        .I3(mOutPtr_reg[2]),
        .I4(\mOutPtr_reg[1]_0 [1]),
        .O(internal_full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0B)) 
    lshr_ln1_reg_3530_reg_0_i_1
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_4),
        .I2(p_reg_reg),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 [0]),
        .O(p_1_out[0]));
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(\mOutPtr_reg[1]_0 [0]),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(mOutPtr_reg[2]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(\mOutPtr_reg[1]_0 [1]),
        .I4(\mOutPtr_reg[1]_0 [0]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFFB20000004)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[1]_0 [0]),
        .I1(\mOutPtr_reg[3]_0 ),
        .I2(\mOutPtr_reg[1]_0 [1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_out[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(p_1_out[0]),
        .Q(\mOutPtr_reg[1]_0 [0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(D),
        .Q(\mOutPtr_reg[1]_0 [1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(p_1_out[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \xBar_V[10]_i_4 
       (.I0(internal_full_n_reg_0),
        .I1(internal_full_n_reg_4),
        .I2(\xBar_V_loc_0_fu_290_reg[0] ),
        .O(internal_full_n_reg_2));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_1
   (ovrlayYUV_empty_n,
    ovrlayYUV_full_n,
    ap_clk_0,
    ap_clk,
    cmp2_i322_fu_630_p2,
    shiftReg_ce,
    internal_full_n_reg_0,
    B_V_data_1_sel_wr01_out,
    ap_rst_n,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[15] ,
    SS,
    E);
  output ovrlayYUV_empty_n;
  output ovrlayYUV_full_n;
  output [23:0]ap_clk_0;
  input ap_clk;
  input cmp2_i322_fu_630_p2;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input B_V_data_1_sel_wr01_out;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [23:0]\B_V_data_1_payload_A_reg[15] ;
  input [0:0]SS;
  input [0:0]E;

  wire [23:0]\B_V_data_1_payload_A_reg[15] ;
  wire B_V_data_1_sel_wr01_out;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire ap_rst_n;
  wire cmp2_i322_fu_630_p2;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_empty_n_i_3__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [4:0]p_1_out__0;
  wire shiftReg_ce;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram
       (.\B_V_data_1_payload_A_reg[15] (\B_V_data_1_payload_A_reg[15] ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n_i_2__2_n_3),
        .I1(internal_empty_n_i_3__0_n_3),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(ovrlayYUV_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .O(internal_empty_n_i_2__2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_3__0
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .O(internal_empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AAF8A8AFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(ovrlayYUV_full_n),
        .I1(internal_full_n_i_2__2_n_3),
        .I2(shiftReg_ce),
        .I3(internal_full_n_reg_0),
        .I4(B_V_data_1_sel_wr01_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(internal_full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(ovrlayYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(p_1_out__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(p_1_out__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[4]),
        .O(p_1_out__0[4]));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[0]),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_out__0[4]),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg
   (ap_clk_0,
    cmp2_i322_fu_630_p2,
    Q,
    shiftReg_ce,
    \B_V_data_1_payload_A_reg[15] ,
    ap_clk);
  output [23:0]ap_clk_0;
  input cmp2_i322_fu_630_p2;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]\B_V_data_1_payload_A_reg[15] ;
  input ap_clk;

  wire [23:0]\B_V_data_1_payload_A_reg[15] ;
  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire cmp2_i322_fu_630_p2;
  wire [23:0]ovrlayYUV_dout;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(ovrlayYUV_dout[8]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[0]),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(ovrlayYUV_dout[18]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[10]),
        .O(ap_clk_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(ovrlayYUV_dout[19]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[11]),
        .O(ap_clk_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(ovrlayYUV_dout[20]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[12]),
        .O(ap_clk_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(ovrlayYUV_dout[21]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[13]),
        .O(ap_clk_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(ovrlayYUV_dout[22]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[14]),
        .O(ap_clk_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(ovrlayYUV_dout[23]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[15]),
        .O(ap_clk_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(ovrlayYUV_dout[0]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[16]),
        .O(ap_clk_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(ovrlayYUV_dout[1]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[17]),
        .O(ap_clk_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(ovrlayYUV_dout[2]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[18]),
        .O(ap_clk_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(ovrlayYUV_dout[3]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[19]),
        .O(ap_clk_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(ovrlayYUV_dout[9]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[1]),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(ovrlayYUV_dout[4]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[20]),
        .O(ap_clk_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(ovrlayYUV_dout[5]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[21]),
        .O(ap_clk_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(ovrlayYUV_dout[6]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[22]),
        .O(ap_clk_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(ovrlayYUV_dout[7]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[23]),
        .O(ap_clk_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(ovrlayYUV_dout[10]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[2]),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(ovrlayYUV_dout[11]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[3]),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(ovrlayYUV_dout[12]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[4]),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(ovrlayYUV_dout[13]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[5]),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(ovrlayYUV_dout[14]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[6]),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(ovrlayYUV_dout[15]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[7]),
        .O(ap_clk_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(ovrlayYUV_dout[16]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[8]),
        .O(ap_clk_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(ovrlayYUV_dout[17]),
        .I1(cmp2_i322_fu_630_p2),
        .I2(ovrlayYUV_dout[9]),
        .O(ap_clk_0[9]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [0]),
        .Q(ovrlayYUV_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [10]),
        .Q(ovrlayYUV_dout[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [11]),
        .Q(ovrlayYUV_dout[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [12]),
        .Q(ovrlayYUV_dout[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [13]),
        .Q(ovrlayYUV_dout[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [14]),
        .Q(ovrlayYUV_dout[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [15]),
        .Q(ovrlayYUV_dout[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [16]),
        .Q(ovrlayYUV_dout[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [17]),
        .Q(ovrlayYUV_dout[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [18]),
        .Q(ovrlayYUV_dout[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [19]),
        .Q(ovrlayYUV_dout[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [1]),
        .Q(ovrlayYUV_dout[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [20]),
        .Q(ovrlayYUV_dout[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [21]),
        .Q(ovrlayYUV_dout[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [22]),
        .Q(ovrlayYUV_dout[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [23]),
        .Q(ovrlayYUV_dout[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [2]),
        .Q(ovrlayYUV_dout[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [3]),
        .Q(ovrlayYUV_dout[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [4]),
        .Q(ovrlayYUV_dout[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [5]),
        .Q(ovrlayYUV_dout[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [6]),
        .Q(ovrlayYUV_dout[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [7]),
        .Q(ovrlayYUV_dout[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [8]),
        .Q(ovrlayYUV_dout[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[15] [9]),
        .Q(ovrlayYUV_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_11
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [23:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [23:0]in;
  wire [23:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    SR,
    E,
    \ap_CS_fsm_reg[3] ,
    \vDir_reg[0] ,
    \hDir_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    \boxHCoord_reg[15] ,
    \boxVCoord_reg[15] ,
    DI,
    \vDir_reg[0]_0 ,
    S,
    \x_fu_126_reg[15] ,
    \int_width_reg[15] ,
    ap_sig_allocacmp_x_1,
    \int_crossHairX_reg[0] ,
    ap_loop_init_int_reg_0,
    \x_fu_126_reg[4] ,
    \x_fu_126_reg[8] ,
    \x_fu_126_reg[12] ,
    \x_fu_126_reg[15]_0 ,
    \vDir_reg[0]_1 ,
    \vDir_reg[0]_2 ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \icmp_ln1918_reg_526_reg[0] ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg_0,
    \boxHCoord_loc_0_fu_104_reg[8] ,
    \boxVCoord_loc_0_fu_100_reg[8] ,
    \int_crossHairX_reg[15] ,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_NS_fsm12_out,
    \ap_CS_fsm_reg[1] ,
    \vDir_reg[0]_3 ,
    vDir,
    \vDir_reg[0]_4 ,
    \hDir_reg[0]_2 ,
    hDir,
    \hDir_reg[0]_3 ,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter3,
    bckgndYUV_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    \boxHCoord_loc_0_fu_104_reg[15] ,
    \boxHCoord_loc_0_fu_104_reg[15]_0 ,
    \boxHCoord_loc_0_fu_104_reg[15]_1 ,
    \boxVCoord_loc_0_fu_100_reg[15] ,
    Q,
    D,
    \boxVCoord_loc_0_fu_100_reg[15]_0 ,
    \hDir_reg[0]_4 ,
    \hDir_reg[0]_5 ,
    \x_1_reg_841_reg[15] ,
    \icmp_ln729_reg_853_reg[0] ,
    \boxVCoord_loc_0_fu_100[15]_i_3_0 ,
    \boxVCoord[15]_i_2_0 ,
    \boxVCoord[15]_i_2_1 ,
    icmp_ln1918_1_fu_549_p2_carry__0,
    \boxHCoord_reg[7] ,
    icmp_ln1918_reg_526,
    \and_ln1918_reg_885_reg[0] ,
    \and_ln1918_reg_885_reg[0]_0 ,
    and_ln1918_reg_885);
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \vDir_reg[0] ;
  output \hDir_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [15:0]\boxHCoord_reg[15] ;
  output [15:0]\boxVCoord_reg[15] ;
  output [0:0]DI;
  output [0:0]\vDir_reg[0]_0 ;
  output [3:0]S;
  output [14:0]\x_fu_126_reg[15] ;
  output [1:0]\int_width_reg[15] ;
  output [0:0]ap_sig_allocacmp_x_1;
  output [0:0]\int_crossHairX_reg[0] ;
  output [0:0]ap_loop_init_int_reg_0;
  output [3:0]\x_fu_126_reg[4] ;
  output [3:0]\x_fu_126_reg[8] ;
  output [3:0]\x_fu_126_reg[12] ;
  output [2:0]\x_fu_126_reg[15]_0 ;
  output [2:0]\vDir_reg[0]_1 ;
  output [3:0]\vDir_reg[0]_2 ;
  output [2:0]\hDir_reg[0]_0 ;
  output [3:0]\hDir_reg[0]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \icmp_ln1918_reg_526_reg[0] ;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg;
  output [0:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg_0;
  output [0:0]\boxHCoord_loc_0_fu_104_reg[8] ;
  output [0:0]\boxVCoord_loc_0_fu_100_reg[8] ;
  output [0:0]\int_crossHairX_reg[15] ;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_NS_fsm12_out;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\vDir_reg[0]_3 ;
  input vDir;
  input [0:0]\vDir_reg[0]_4 ;
  input [0:0]\hDir_reg[0]_2 ;
  input hDir;
  input [0:0]\hDir_reg[0]_3 ;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter3;
  input bckgndYUV_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  input [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  input [15:0]\boxHCoord_loc_0_fu_104_reg[15]_1 ;
  input [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  input [15:0]Q;
  input [15:0]D;
  input \boxVCoord_loc_0_fu_100_reg[15]_0 ;
  input \hDir_reg[0]_4 ;
  input \hDir_reg[0]_5 ;
  input [15:0]\x_1_reg_841_reg[15] ;
  input [15:0]\icmp_ln729_reg_853_reg[0] ;
  input \boxVCoord_loc_0_fu_100[15]_i_3_0 ;
  input \boxVCoord[15]_i_2_0 ;
  input [6:0]\boxVCoord[15]_i_2_1 ;
  input [3:0]icmp_ln1918_1_fu_549_p2_carry__0;
  input [6:0]\boxHCoord_reg[7] ;
  input icmp_ln1918_reg_526;
  input [0:0]\and_ln1918_reg_885_reg[0] ;
  input \and_ln1918_reg_885_reg[0]_0 ;
  input and_ln1918_reg_885;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire and_ln1918_reg_885;
  wire [0:0]\and_ln1918_reg_885_reg[0] ;
  wire \and_ln1918_reg_885_reg[0]_0 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_x_1;
  wire bckgndYUV_empty_n;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15]_1 ;
  wire [0:0]\boxHCoord_loc_0_fu_104_reg[8] ;
  wire [15:0]\boxHCoord_reg[15] ;
  wire [6:0]\boxHCoord_reg[7] ;
  wire \boxVCoord[15]_i_10_n_3 ;
  wire \boxVCoord[15]_i_2_0 ;
  wire [6:0]\boxVCoord[15]_i_2_1 ;
  wire \boxVCoord[15]_i_2_n_3 ;
  wire \boxVCoord[15]_i_3_n_3 ;
  wire \boxVCoord[15]_i_4_n_3 ;
  wire \boxVCoord[15]_i_5_n_3 ;
  wire \boxVCoord[15]_i_7_n_3 ;
  wire \boxVCoord[15]_i_8_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_10_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_11_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_3_0 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_3_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_4_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_5_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_7_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_8_n_3 ;
  wire [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  wire \boxVCoord_loc_0_fu_100_reg[15]_0 ;
  wire [0:0]\boxVCoord_loc_0_fu_100_reg[8] ;
  wire [15:0]\boxVCoord_reg[15] ;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg;
  wire [0:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg_0;
  wire hDir;
  wire \hDir_reg[0] ;
  wire [2:0]\hDir_reg[0]_0 ;
  wire [3:0]\hDir_reg[0]_1 ;
  wire [0:0]\hDir_reg[0]_2 ;
  wire [0:0]\hDir_reg[0]_3 ;
  wire \hDir_reg[0]_4 ;
  wire \hDir_reg[0]_5 ;
  wire [3:0]icmp_ln1918_1_fu_549_p2_carry__0;
  wire icmp_ln1918_reg_526;
  wire \icmp_ln1918_reg_526_reg[0] ;
  wire [15:0]\icmp_ln729_reg_853_reg[0] ;
  wire [0:0]\int_crossHairX_reg[0] ;
  wire [0:0]\int_crossHairX_reg[15] ;
  wire [1:0]\int_width_reg[15] ;
  wire ovrlayYUV_full_n;
  wire vDir;
  wire \vDir_reg[0] ;
  wire [0:0]\vDir_reg[0]_0 ;
  wire [2:0]\vDir_reg[0]_1 ;
  wire [3:0]\vDir_reg[0]_2 ;
  wire [0:0]\vDir_reg[0]_3 ;
  wire [0:0]\vDir_reg[0]_4 ;
  wire [15:0]\x_1_reg_841_reg[15] ;
  wire [3:0]\x_fu_126_reg[12] ;
  wire [14:0]\x_fu_126_reg[15] ;
  wire [2:0]\x_fu_126_reg[15]_0 ;
  wire [3:0]\x_fu_126_reg[4] ;
  wire [3:0]\x_fu_126_reg[8] ;

  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \and_ln1918_reg_885[0]_i_1 
       (.I0(icmp_ln1918_reg_526),
        .I1(\and_ln1918_reg_885_reg[0] ),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(CO),
        .I4(\and_ln1918_reg_885_reg[0]_0 ),
        .I5(and_ln1918_reg_885),
        .O(\icmp_ln1918_reg_526_reg[0] ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm12_out),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(CO),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[0]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [0]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [0]),
        .O(\boxHCoord_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[10]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [10]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [10]),
        .O(\boxHCoord_reg[15] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[11]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [11]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [11]),
        .O(\boxHCoord_reg[15] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[12]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [12]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [12]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [12]),
        .O(\boxHCoord_reg[15] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[13]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [13]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [13]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [13]),
        .O(\boxHCoord_reg[15] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[14]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [14]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [14]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [14]),
        .O(\boxHCoord_reg[15] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[15]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [15]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [15]),
        .O(\boxHCoord_reg[15] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[1]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [1]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [1]),
        .O(\boxHCoord_reg[15] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[2]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [2]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [2]),
        .O(\boxHCoord_reg[15] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[3]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [3]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [3]),
        .O(\boxHCoord_reg[15] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[4]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [4]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [4]),
        .O(\boxHCoord_reg[15] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[5]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [5]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [5]),
        .O(\boxHCoord_reg[15] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[6]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [6]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [6]),
        .O(\boxHCoord_reg[15] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[7]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [7]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [7]),
        .O(\boxHCoord_reg[15] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[8]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [8]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [8]),
        .O(\boxHCoord_reg[15] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxHCoord_loc_0_fu_104[9]_i_1 
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(ap_NS_fsm12_out),
        .I2(\boxHCoord_loc_0_fu_104_reg[15]_0 [9]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(\boxHCoord_loc_0_fu_104_reg[15]_1 [9]),
        .O(\boxHCoord_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \boxVCoord[15]_i_1 
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    \boxVCoord[15]_i_10 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\x_1_reg_841_reg[15] [2]),
        .I3(\boxVCoord[15]_i_2_1 [5]),
        .I4(\boxVCoord[15]_i_2_1 [3]),
        .I5(\boxVCoord[15]_i_2_1 [1]),
        .O(\boxVCoord[15]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_2 
       (.I0(\boxVCoord[15]_i_3_n_3 ),
        .I1(\hDir_reg[0]_4 ),
        .I2(\boxVCoord[15]_i_4_n_3 ),
        .I3(\boxVCoord[15]_i_5_n_3 ),
        .I4(\hDir_reg[0]_5 ),
        .I5(\boxVCoord[15]_i_7_n_3 ),
        .O(\boxVCoord[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F3F3F2A)) 
    \boxVCoord[15]_i_3 
       (.I0(\x_1_reg_841_reg[15] [12]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_841_reg[15] [5]),
        .I4(\x_1_reg_841_reg[15] [3]),
        .I5(\boxVCoord[15]_i_8_n_3 ),
        .O(\boxVCoord[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \boxVCoord[15]_i_4 
       (.I0(\x_1_reg_841_reg[15] [13]),
        .I1(\x_1_reg_841_reg[15] [10]),
        .I2(\x_1_reg_841_reg[15] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\x_1_reg_841_reg[15] [11]),
        .O(\boxVCoord[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \boxVCoord[15]_i_5 
       (.I0(\x_1_reg_841_reg[15] [1]),
        .I1(\x_1_reg_841_reg[15] [6]),
        .I2(\x_1_reg_841_reg[15] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\x_1_reg_841_reg[15] [9]),
        .O(\boxVCoord[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_7 
       (.I0(\boxVCoord[15]_i_2_0 ),
        .I1(\boxVCoord[15]_i_2_1 [6]),
        .I2(\boxVCoord[15]_i_2_1 [0]),
        .I3(\boxVCoord[15]_i_2_1 [4]),
        .I4(\boxVCoord[15]_i_2_1 [2]),
        .I5(\boxVCoord[15]_i_10_n_3 ),
        .O(\boxVCoord[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \boxVCoord[15]_i_8 
       (.I0(\x_1_reg_841_reg[15] [8]),
        .I1(\x_1_reg_841_reg[15] [7]),
        .I2(\x_1_reg_841_reg[15] [14]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\x_1_reg_841_reg[15] [15]),
        .O(\boxVCoord[15]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[0]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [0]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[0]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[0]),
        .O(\boxVCoord_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[10]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [10]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[10]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[10]),
        .O(\boxVCoord_reg[15] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[11]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [11]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[11]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[11]),
        .O(\boxVCoord_reg[15] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[12]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [12]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[12]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[12]),
        .O(\boxVCoord_reg[15] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[13]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [13]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[13]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[13]),
        .O(\boxVCoord_reg[15] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[14]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [14]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[14]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[14]),
        .O(\boxVCoord_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \boxVCoord_loc_0_fu_100[15]_i_1 
       (.I0(ap_NS_fsm12_out),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I4(\boxVCoord[15]_i_2_n_3 ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \boxVCoord_loc_0_fu_100[15]_i_10 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\boxVCoord_loc_0_fu_100[15]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    \boxVCoord_loc_0_fu_100[15]_i_11 
       (.I0(\x_1_reg_841_reg[15] [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_841_reg[15] [1]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[15]_i_2 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [15]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[15]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[15]),
        .O(\boxVCoord_reg[15] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_3 
       (.I0(\boxVCoord_loc_0_fu_100[15]_i_4_n_3 ),
        .I1(\boxVCoord_loc_0_fu_100[15]_i_5_n_3 ),
        .I2(\boxVCoord_loc_0_fu_100_reg[15]_0 ),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_7_n_3 ),
        .I4(\hDir_reg[0]_4 ),
        .I5(\boxVCoord_loc_0_fu_100[15]_i_8_n_3 ),
        .O(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0FFFFF0F0FFFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_4 
       (.I0(\x_1_reg_841_reg[15] [14]),
        .I1(\x_1_reg_841_reg[15] [7]),
        .I2(\boxVCoord_loc_0_fu_100[15]_i_3_0 ),
        .I3(\x_1_reg_841_reg[15] [9]),
        .I4(\boxVCoord_loc_0_fu_100[15]_i_10_n_3 ),
        .I5(\x_1_reg_841_reg[15] [0]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF00FE)) 
    \boxVCoord_loc_0_fu_100[15]_i_5 
       (.I0(\x_1_reg_841_reg[15] [11]),
        .I1(\x_1_reg_841_reg[15] [12]),
        .I2(\x_1_reg_841_reg[15] [2]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_10_n_3 ),
        .I4(\x_1_reg_841_reg[15] [4]),
        .I5(\boxVCoord_loc_0_fu_100[15]_i_11_n_3 ),
        .O(\boxVCoord_loc_0_fu_100[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_7 
       (.I0(\x_1_reg_841_reg[15] [15]),
        .I1(\x_1_reg_841_reg[15] [8]),
        .I2(\x_1_reg_841_reg[15] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\x_1_reg_841_reg[15] [3]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    \boxVCoord_loc_0_fu_100[15]_i_8 
       (.I0(\x_1_reg_841_reg[15] [10]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_841_reg[15] [13]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[1]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [1]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[1]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[1]),
        .O(\boxVCoord_reg[15] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[2]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [2]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[2]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[2]),
        .O(\boxVCoord_reg[15] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[3]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [3]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[3]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[3]),
        .O(\boxVCoord_reg[15] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[4]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [4]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[4]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[4]),
        .O(\boxVCoord_reg[15] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[5]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [5]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[5]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[5]),
        .O(\boxVCoord_reg[15] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[6]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [6]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[6]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[6]),
        .O(\boxVCoord_reg[15] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[7]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [7]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[7]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[7]),
        .O(\boxVCoord_reg[15] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[8]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [8]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[8]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[8]),
        .O(\boxVCoord_reg[15] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \boxVCoord_loc_0_fu_100[9]_i_1 
       (.I0(\boxVCoord_loc_0_fu_100_reg[15] [9]),
        .I1(ap_NS_fsm12_out),
        .I2(Q[9]),
        .I3(\boxVCoord_loc_0_fu_100[15]_i_3_n_3 ),
        .I4(D[9]),
        .O(\boxVCoord_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFABA)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(CO),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCC2ECCCC)) 
    \hDir[0]_i_1 
       (.I0(\hDir_reg[0]_2 ),
        .I1(hDir),
        .I2(\hDir_reg[0]_3 ),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\boxVCoord[15]_i_2_n_3 ),
        .O(\hDir_reg[0] ));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry__0_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [6]),
        .I5(Q[7]),
        .O(\vDir_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry__0_i_1__0
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [6]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [7]),
        .O(\hDir_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h6A55)) 
    i__carry__0_i_1__1
       (.I0(\icmp_ln729_reg_853_reg[0] [15]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_841_reg[15] [15]),
        .O(\int_width_reg[15] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\x_fu_126_reg[15] [11]),
        .I1(\icmp_ln729_reg_853_reg[0] [12]),
        .I2(\icmp_ln729_reg_853_reg[0] [14]),
        .I3(\x_fu_126_reg[15] [13]),
        .I4(\icmp_ln729_reg_853_reg[0] [13]),
        .I5(\x_fu_126_reg[15] [12]),
        .O(\int_width_reg[15] [0]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry__0_i_2__0
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [5]),
        .I5(Q[6]),
        .O(\vDir_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry__0_i_2__1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [5]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [6]),
        .O(\hDir_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry__0_i_3
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [4]),
        .I5(Q[5]),
        .O(\vDir_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry__0_i_3__0
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [4]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [5]),
        .O(\hDir_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry__0_i_4
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [3]),
        .I5(Q[4]),
        .O(\vDir_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry__0_i_4__0
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [3]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [4]),
        .O(\hDir_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hAAAA959A)) 
    i__carry__1_i_5
       (.I0(\boxHCoord_loc_0_fu_104_reg[15]_0 [8]),
        .I1(\hDir_reg[0]_3 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_2 ),
        .I4(\boxVCoord[15]_i_2_n_3 ),
        .O(\boxHCoord_loc_0_fu_104_reg[8] ));
  LUT5 #(
    .INIT(32'hAAAAA566)) 
    i__carry__1_i_5__0
       (.I0(Q[8]),
        .I1(\vDir_reg[0]_3 ),
        .I2(\vDir_reg[0]_4 ),
        .I3(vDir),
        .I4(\boxVCoord[15]_i_2_n_3 ),
        .O(\boxVCoord_loc_0_fu_100_reg[8] ));
  LUT4 #(
    .INIT(16'h0454)) 
    i__carry_i_1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__0
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .O(\vDir_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\x_fu_126_reg[15] [10]),
        .I1(\icmp_ln729_reg_853_reg[0] [11]),
        .I2(\icmp_ln729_reg_853_reg[0] [9]),
        .I3(\x_fu_126_reg[15] [8]),
        .I4(\icmp_ln729_reg_853_reg[0] [10]),
        .I5(\x_fu_126_reg[15] [9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\x_fu_126_reg[15] [7]),
        .I1(\icmp_ln729_reg_853_reg[0] [8]),
        .I2(\icmp_ln729_reg_853_reg[0] [6]),
        .I3(\x_fu_126_reg[15] [5]),
        .I4(\icmp_ln729_reg_853_reg[0] [7]),
        .I5(\x_fu_126_reg[15] [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_2__1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [2]),
        .I5(Q[3]),
        .O(\vDir_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry_i_2__2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [2]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [3]),
        .O(\hDir_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\x_fu_126_reg[15] [4]),
        .I1(\icmp_ln729_reg_853_reg[0] [5]),
        .I2(\icmp_ln729_reg_853_reg[0] [4]),
        .I3(\x_fu_126_reg[15] [3]),
        .I4(\icmp_ln729_reg_853_reg[0] [3]),
        .I5(\x_fu_126_reg[15] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_3__1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [1]),
        .I5(Q[2]),
        .O(\vDir_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry_i_3__2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [1]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [2]),
        .O(\hDir_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\x_fu_126_reg[15] [0]),
        .I1(\icmp_ln729_reg_853_reg[0] [1]),
        .I2(\icmp_ln729_reg_853_reg[0] [2]),
        .I3(\x_fu_126_reg[15] [1]),
        .I4(\icmp_ln729_reg_853_reg[0] [0]),
        .I5(ap_sig_allocacmp_x_1),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_4__1
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\vDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [0]),
        .I5(Q[1]),
        .O(\vDir_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h0454FBABFBAB0454)) 
    i__carry_i_4__2
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\hDir_reg[0]_2 ),
        .I2(hDir),
        .I3(\hDir_reg[0]_3 ),
        .I4(\boxHCoord_reg[7] [0]),
        .I5(\boxHCoord_loc_0_fu_104_reg[15]_0 [1]),
        .O(\hDir_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln1918_1_fu_549_p2_carry__0_i_1
       (.I0(icmp_ln1918_1_fu_549_p2_carry__0[3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\x_1_reg_841_reg[15] [15]),
        .O(\int_crossHairX_reg[15] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_1_fu_549_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_1),
        .I1(icmp_ln1918_1_fu_549_p2_carry__0[0]),
        .I2(icmp_ln1918_1_fu_549_p2_carry__0[2]),
        .I3(\x_fu_126_reg[15] [1]),
        .I4(icmp_ln1918_1_fu_549_p2_carry__0[1]),
        .I5(\x_fu_126_reg[15] [0]),
        .O(\int_crossHairX_reg[0] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCC2ECCCC)) 
    \vDir[0]_i_1 
       (.I0(\vDir_reg[0]_3 ),
        .I1(vDir),
        .I2(\vDir_reg[0]_4 ),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I5(\boxVCoord[15]_i_2_n_3 ),
        .O(\vDir_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[0]_i_1 
       (.I0(\x_1_reg_841_reg[15] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(ap_sig_allocacmp_x_1));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[10]_i_1 
       (.I0(\x_1_reg_841_reg[15] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[11]_i_1 
       (.I0(\x_1_reg_841_reg[15] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[12]_i_1 
       (.I0(\x_1_reg_841_reg[15] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[13]_i_1 
       (.I0(\x_1_reg_841_reg[15] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[14]_i_1 
       (.I0(\x_1_reg_841_reg[15] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[15]_i_1 
       (.I0(\x_1_reg_841_reg[15] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[1]_i_1 
       (.I0(\x_1_reg_841_reg[15] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[2]_i_1 
       (.I0(\x_1_reg_841_reg[15] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[3]_i_1 
       (.I0(\x_1_reg_841_reg[15] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[4]_i_1 
       (.I0(\x_1_reg_841_reg[15] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[5]_i_1 
       (.I0(\x_1_reg_841_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[6]_i_1 
       (.I0(\x_1_reg_841_reg[15] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[7]_i_1 
       (.I0(\x_1_reg_841_reg[15] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[8]_i_1 
       (.I0(\x_1_reg_841_reg[15] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_1_reg_841[9]_i_1 
       (.I0(\x_1_reg_841_reg[15] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15] [8]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__0_i_1
       (.I0(\x_1_reg_841_reg[15] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[8] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__0_i_2
       (.I0(\x_1_reg_841_reg[15] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[8] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__0_i_3
       (.I0(\x_1_reg_841_reg[15] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[8] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__0_i_4
       (.I0(\x_1_reg_841_reg[15] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[8] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__1_i_1
       (.I0(\x_1_reg_841_reg[15] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[12] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__1_i_2
       (.I0(\x_1_reg_841_reg[15] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[12] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__1_i_3
       (.I0(\x_1_reg_841_reg[15] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[12] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__1_i_4
       (.I0(\x_1_reg_841_reg[15] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[12] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__2_i_1
       (.I0(\x_1_reg_841_reg[15] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__2_i_2
       (.I0(\x_1_reg_841_reg[15] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry__2_i_3
       (.I0(\x_1_reg_841_reg[15] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry_i_1
       (.I0(\x_1_reg_841_reg[15] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[4] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry_i_2
       (.I0(\x_1_reg_841_reg[15] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[4] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry_i_3
       (.I0(\x_1_reg_841_reg[15] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[4] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    x_2_fu_395_p2_carry_i_4
       (.I0(\x_1_reg_841_reg[15] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .O(\x_fu_126_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_126[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\x_1_reg_841_reg[15] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \x_fu_126[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_126[15]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(CO),
        .O(E));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_2
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    ap_rst_n_0,
    CO,
    \icmp_ln1584_reg_3144_reg[0] ,
    ap_loop_init_int_reg_1,
    SR,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready,
    E,
    \x_fu_450_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    icmp_ln1027_fu_1129_p2,
    B,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    ADDRARDADDR,
    \x_fu_450_reg[10]_0 ,
    \x_fu_450_reg[15] ,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \zonePlateVDelta_reg[15] ,
    \xBar_V_reg[10] ,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    ap_rst_n,
    \xBar_V_loc_0_fu_290_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \icmp_ln1584_reg_3144_reg[0]_0 ,
    \icmp_ln1584_reg_3144_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    D,
    \xBar_V_loc_0_fu_290_reg[0]_0 ,
    \xBar_V_loc_0_fu_290_reg[0]_1 ,
    \xBar_V_loc_0_fu_290_reg[10] ,
    \xBar_V_loc_0_fu_290_reg[1] ,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \xBar_V_loc_0_fu_290_reg[6] ,
    \x_fu_450_reg[15]_i_4_0 ,
    \icmp_ln1285_reg_3164_reg[0] ,
    \icmp_ln1285_reg_3164_reg[0]_0 ,
    Q,
    \x_fu_450_reg[0] ,
    ap_NS_fsm15_out,
    \xBar_V_loc_0_fu_290_reg[0]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ,
    ap_enable_reg_pp0_iter5,
    \zonePlateVDelta_reg[0] ,
    and_ln1292_reg_3168_pp0_iter4_reg,
    \ap_CS_fsm_reg[3]_4 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_1 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_1 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_2 ,
    \zonePlateVDelta_loc_0_fu_282_reg[1] ,
    \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[2] ,
    \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[3] ,
    \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[4] ,
    \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[5] ,
    \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[6] ,
    \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[9] ,
    \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[10] ,
    \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[11] ,
    \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[12] ,
    \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[13] ,
    \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[14] ,
    \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ,
    xBar_V,
    \xBar_V_loc_0_fu_290_reg[0]_3 ,
    \xBar_V_loc_0_fu_290_reg[10]_1 );
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output ap_rst_n_0;
  output [0:0]CO;
  output \icmp_ln1584_reg_3144_reg[0] ;
  output ap_loop_init_int_reg_1;
  output [0:0]SR;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready;
  output [0:0]E;
  output \x_fu_450_reg[10] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output icmp_ln1027_fu_1129_p2;
  output [15:0]B;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output [9:0]ADDRARDADDR;
  output [8:0]\x_fu_450_reg[10]_0 ;
  output [15:0]\x_fu_450_reg[15] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_1 ;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [10:0]\xBar_V_reg[10] ;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \xBar_V_loc_0_fu_290_reg[0] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  input \ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input \icmp_ln1584_reg_3144_reg[0]_0 ;
  input \icmp_ln1584_reg_3144_reg[0]_1 ;
  input \ap_CS_fsm_reg[3]_2 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15] ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  input [10:0]D;
  input \xBar_V_loc_0_fu_290_reg[0]_0 ;
  input [0:0]\xBar_V_loc_0_fu_290_reg[0]_1 ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10] ;
  input \xBar_V_loc_0_fu_290_reg[1] ;
  input [7:0]\xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \xBar_V_loc_0_fu_290_reg[6] ;
  input [12:0]\x_fu_450_reg[15]_i_4_0 ;
  input \icmp_ln1285_reg_3164_reg[0] ;
  input \icmp_ln1285_reg_3164_reg[0]_0 ;
  input [15:0]Q;
  input [0:0]\x_fu_450_reg[0] ;
  input ap_NS_fsm15_out;
  input \xBar_V_loc_0_fu_290_reg[0]_2 ;
  input [1:0]\ap_CS_fsm_reg[3]_3 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  input ap_enable_reg_pp0_iter5;
  input \zonePlateVDelta_reg[0] ;
  input and_ln1292_reg_3168_pp0_iter4_reg;
  input \ap_CS_fsm_reg[3]_4 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_1 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_2 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ;
  input [10:0]xBar_V;
  input \xBar_V_loc_0_fu_290_reg[0]_3 ;
  input \xBar_V_loc_0_fu_290_reg[10]_1 ;

  wire [9:0]ADDRARDADDR;
  wire [15:0]B;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire and_ln1292_reg_3168_pp0_iter4_reg;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire [1:0]\ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire icmp_ln1027_fu_1129_p2;
  wire \icmp_ln1027_reg_3138[0]_i_2_n_3 ;
  wire \icmp_ln1027_reg_3138[0]_i_3_n_3 ;
  wire \icmp_ln1027_reg_3138[0]_i_4_n_3 ;
  wire \icmp_ln1027_reg_3138[0]_i_5_n_3 ;
  wire \icmp_ln1050_reg_3176[0]_i_4_n_3 ;
  wire \icmp_ln1285_reg_3164_reg[0] ;
  wire \icmp_ln1285_reg_3164_reg[0]_0 ;
  wire \icmp_ln1584_reg_3144[0]_i_2_n_3 ;
  wire \icmp_ln1584_reg_3144_reg[0] ;
  wire \icmp_ln1584_reg_3144_reg[0]_0 ;
  wire \icmp_ln1584_reg_3144_reg[0]_1 ;
  wire q0_reg_i_23_n_3;
  wire q0_reg_i_25_n_3;
  wire q1_reg_i_11_n_3;
  wire q1_reg_i_12_n_3;
  wire q1_reg_i_13_n_3;
  wire [10:0]xBar_V;
  wire \xBar_V_loc_0_fu_290[0]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[10]_i_4_n_3 ;
  wire \xBar_V_loc_0_fu_290[1]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[2]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[3]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[4]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[5]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[6]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[7]_i_3_n_3 ;
  wire \xBar_V_loc_0_fu_290[8]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290[9]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290_reg[0] ;
  wire \xBar_V_loc_0_fu_290_reg[0]_0 ;
  wire [0:0]\xBar_V_loc_0_fu_290_reg[0]_1 ;
  wire \xBar_V_loc_0_fu_290_reg[0]_2 ;
  wire \xBar_V_loc_0_fu_290_reg[0]_3 ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10] ;
  wire [7:0]\xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire \xBar_V_loc_0_fu_290_reg[10]_1 ;
  wire \xBar_V_loc_0_fu_290_reg[1] ;
  wire \xBar_V_loc_0_fu_290_reg[6] ;
  wire [10:0]\xBar_V_reg[10] ;
  wire \x_fu_450[12]_i_2_n_3 ;
  wire \x_fu_450[12]_i_3_n_3 ;
  wire \x_fu_450[12]_i_4_n_3 ;
  wire \x_fu_450[12]_i_5_n_3 ;
  wire \x_fu_450[15]_i_11_n_3 ;
  wire \x_fu_450[15]_i_12_n_3 ;
  wire \x_fu_450[15]_i_13_n_3 ;
  wire \x_fu_450[15]_i_14_n_3 ;
  wire \x_fu_450[15]_i_5_n_3 ;
  wire \x_fu_450[15]_i_6_n_3 ;
  wire \x_fu_450[15]_i_7_n_3 ;
  wire \x_fu_450[15]_i_9_n_3 ;
  wire \x_fu_450[4]_i_2_n_3 ;
  wire \x_fu_450[4]_i_3_n_3 ;
  wire \x_fu_450[4]_i_4_n_3 ;
  wire \x_fu_450[4]_i_5_n_3 ;
  wire \x_fu_450[8]_i_2_n_3 ;
  wire \x_fu_450[8]_i_3_n_3 ;
  wire \x_fu_450[8]_i_4_n_3 ;
  wire \x_fu_450[8]_i_5_n_3 ;
  wire [0:0]\x_fu_450_reg[0] ;
  wire \x_fu_450_reg[10] ;
  wire [8:0]\x_fu_450_reg[10]_0 ;
  wire \x_fu_450_reg[12]_i_1_n_3 ;
  wire \x_fu_450_reg[12]_i_1_n_4 ;
  wire \x_fu_450_reg[12]_i_1_n_5 ;
  wire \x_fu_450_reg[12]_i_1_n_6 ;
  wire [15:0]\x_fu_450_reg[15] ;
  wire \x_fu_450_reg[15]_i_3_n_5 ;
  wire \x_fu_450_reg[15]_i_3_n_6 ;
  wire [12:0]\x_fu_450_reg[15]_i_4_0 ;
  wire \x_fu_450_reg[15]_i_4_n_6 ;
  wire \x_fu_450_reg[15]_i_8_n_3 ;
  wire \x_fu_450_reg[15]_i_8_n_4 ;
  wire \x_fu_450_reg[15]_i_8_n_5 ;
  wire \x_fu_450_reg[15]_i_8_n_6 ;
  wire \x_fu_450_reg[4]_i_1_n_3 ;
  wire \x_fu_450_reg[4]_i_1_n_4 ;
  wire \x_fu_450_reg[4]_i_1_n_5 ;
  wire \x_fu_450_reg[4]_i_1_n_6 ;
  wire \x_fu_450_reg[8]_i_1_n_3 ;
  wire \x_fu_450_reg[8]_i_1_n_4 ;
  wire \x_fu_450_reg[8]_i_1_n_5 ;
  wire \x_fu_450_reg[8]_i_1_n_6 ;
  wire \zonePlateVDelta_loc_0_fu_282[0]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[10]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[11]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[12]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[13]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[14]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[1]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[2]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[3]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[4]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[5]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[6]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[7]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[8]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[9]_i_2_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_1 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_2 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ;
  wire \zonePlateVDelta_reg[0] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [3:2]\NLW_x_fu_450_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_450_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_450_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_450_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_x_fu_450_reg[15]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_3 [0]),
        .I1(\ap_CS_fsm_reg[3]_4 ),
        .I2(\ap_CS_fsm_reg[3]_2 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3]_3 [1]),
        .O(\ap_CS_fsm_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hAA080808AA08AA08)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_3 [1]),
        .I1(ap_done_cache),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(\ap_CS_fsm_reg[3]_2 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[3]_1 [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'h00880000A088A0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .I5(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_1
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[3]_2 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_0),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln1027_reg_3138[0]_i_1 
       (.I0(\icmp_ln1027_reg_3138[0]_i_2_n_3 ),
        .I1(\icmp_ln1027_reg_3138[0]_i_3_n_3 ),
        .I2(B[0]),
        .I3(B[1]),
        .I4(\icmp_ln1027_reg_3138[0]_i_4_n_3 ),
        .I5(\icmp_ln1027_reg_3138[0]_i_5_n_3 ),
        .O(icmp_ln1027_fu_1129_p2));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_3138[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(Q[6]),
        .O(\icmp_ln1027_reg_3138[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \icmp_ln1027_reg_3138[0]_i_3 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(Q[10]),
        .O(\icmp_ln1027_reg_3138[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h0CCC0EEE)) 
    \icmp_ln1027_reg_3138[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(Q[4]),
        .O(\icmp_ln1027_reg_3138[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_3138[0]_i_5 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(Q[14]),
        .O(\icmp_ln1027_reg_3138[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_ln1050_reg_3176[0]_i_2 
       (.I0(\icmp_ln1050_reg_3176[0]_i_4_n_3 ),
        .I1(\icmp_ln1285_reg_3164_reg[0] ),
        .I2(\icmp_ln1285_reg_3164_reg[0]_0 ),
        .I3(\icmp_ln1584_reg_3144[0]_i_2_n_3 ),
        .I4(\icmp_ln1027_reg_3138[0]_i_5_n_3 ),
        .O(\x_fu_450_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln1050_reg_3176[0]_i_4 
       (.I0(Q[10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(\icmp_ln1027_reg_3138[0]_i_2_n_3 ),
        .O(\icmp_ln1050_reg_3176[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA03AA)) 
    \icmp_ln1584_reg_3144[0]_i_1 
       (.I0(\icmp_ln1584_reg_3144_reg[0]_0 ),
        .I1(\icmp_ln1027_reg_3138[0]_i_2_n_3 ),
        .I2(\icmp_ln1584_reg_3144[0]_i_2_n_3 ),
        .I3(\icmp_ln1584_reg_3144_reg[0]_1 ),
        .I4(CO),
        .O(\icmp_ln1584_reg_3144_reg[0] ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1584_reg_3144[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I5(Q[2]),
        .O(\icmp_ln1584_reg_3144[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \phi_mul_fu_446[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .O(ap_loop_init_int_reg_1));
  LUT4 #(
    .INIT(16'h152A)) 
    q0_reg_i_10
       (.I0(Q[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[3]),
        .O(\x_fu_450_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h8F)) 
    q0_reg_i_11
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[2]),
        .O(\x_fu_450_reg[10]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_12
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_13
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_14
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_15
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_16
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_17
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_18
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_19
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_20
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_21
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_22
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q0_reg_i_23
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(q0_reg_i_23_n_3));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_24
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q0_reg_i_25
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(q0_reg_i_25_n_3));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q0_reg_i_3
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(q0_reg_i_23_n_3),
        .I3(Q[7]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I5(Q[9]),
        .O(\x_fu_450_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q0_reg_i_4
       (.I0(Q[9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[7]),
        .I4(q0_reg_i_23_n_3),
        .I5(Q[8]),
        .O(\x_fu_450_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q0_reg_i_5
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(q0_reg_i_25_n_3),
        .I5(Q[7]),
        .O(\x_fu_450_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q0_reg_i_6
       (.I0(B[7]),
        .I1(B[5]),
        .I2(Q[2]),
        .I3(B[3]),
        .I4(B[4]),
        .I5(B[6]),
        .O(\x_fu_450_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q0_reg_i_7
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\x_fu_450_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q0_reg_i_8
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\x_fu_450_reg[10]_0 [3]));
  LUT5 #(
    .INIT(32'hF999F555)) 
    q0_reg_i_9
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(Q[2]),
        .O(\x_fu_450_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q1_reg_i_1
       (.I0(Q[10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[8]),
        .I4(q1_reg_i_11_n_3),
        .I5(Q[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    q1_reg_i_10
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[1]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hC0C0C0D5D5D5D5D5)) 
    q1_reg_i_11
       (.I0(Q[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[5]),
        .I4(q1_reg_i_13_n_3),
        .I5(Q[6]),
        .O(q1_reg_i_11_n_3));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    q1_reg_i_12
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(q1_reg_i_12_n_3));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q1_reg_i_13
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(q1_reg_i_13_n_3));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    q1_reg_i_2
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(q1_reg_i_12_n_3),
        .I3(Q[6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I5(Q[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    q1_reg_i_3
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(q1_reg_i_12_n_3),
        .I5(Q[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q1_reg_i_4
       (.I0(Q[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[5]),
        .I4(q1_reg_i_13_n_3),
        .I5(Q[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    q1_reg_i_5
       (.I0(B[6]),
        .I1(B[4]),
        .I2(Q[1]),
        .I3(B[2]),
        .I4(B[3]),
        .I5(B[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q1_reg_i_6
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    q1_reg_i_7
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hF999F555)) 
    q1_reg_i_8
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I4(Q[1]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h152A)) 
    q1_reg_i_9
       (.I0(Q[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[2]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[0]_i_1 
       (.I0(xBar_V[0]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I4(\xBar_V_loc_0_fu_290[0]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [0]));
  LUT6 #(
    .INIT(64'h00000000FBF3FBFF)) 
    \xBar_V_loc_0_fu_290[0]_i_2 
       (.I0(D[0]),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEAAEAAAAAAAAA)) 
    \xBar_V_loc_0_fu_290[10]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(\xBar_V_loc_0_fu_290_reg[0]_2 ),
        .I2(\xBar_V_loc_0_fu_290_reg[0] ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .I5(\ap_CS_fsm_reg[3]_3 [1]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xBar_V_loc_0_fu_290[10]_i_2 
       (.I0(xBar_V[10]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [10]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_290[10]_i_4_n_3 ),
        .O(\xBar_V_reg[10] [10]));
  LUT3 #(
    .INIT(8'h08)) 
    \xBar_V_loc_0_fu_290[10]_i_3 
       (.I0(icmp_ln1027_fu_1129_p2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .O(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \xBar_V_loc_0_fu_290[10]_i_4 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I1(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I2(D[10]),
        .I3(\xBar_V_loc_0_fu_290_reg[1] ),
        .I4(\xBar_V_loc_0_fu_290_reg[10] [10]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[1]_i_1 
       (.I0(xBar_V[1]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I4(\xBar_V_loc_0_fu_290[1]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00000000FF6F0F6F)) 
    \xBar_V_loc_0_fu_290[1]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] [1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] [0]),
        .I2(\xBar_V_loc_0_fu_290_reg[1] ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(D[1]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[2]_i_1 
       (.I0(xBar_V[2]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [2]),
        .I4(\xBar_V_loc_0_fu_290[2]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [2]));
  LUT6 #(
    .INIT(64'h00000000FFFBF3FB)) 
    \xBar_V_loc_0_fu_290[2]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(D[2]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[3]_i_1 
       (.I0(xBar_V[3]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [3]),
        .I4(\xBar_V_loc_0_fu_290[3]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [3]));
  LUT6 #(
    .INIT(64'h00000000FFFBF3FB)) 
    \xBar_V_loc_0_fu_290[3]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(D[3]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[4]_i_1 
       (.I0(xBar_V[4]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [4]),
        .I4(\xBar_V_loc_0_fu_290[4]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [4]));
  LUT6 #(
    .INIT(64'h00000000FBFFFBF3)) 
    \xBar_V_loc_0_fu_290[4]_i_2 
       (.I0(D[4]),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[5]_i_1 
       (.I0(xBar_V[5]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [5]),
        .I4(\xBar_V_loc_0_fu_290[5]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [5]));
  LUT6 #(
    .INIT(64'h00000000FBFFFBF3)) 
    \xBar_V_loc_0_fu_290[5]_i_2 
       (.I0(D[5]),
        .I1(\xBar_V_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[6]_i_1 
       (.I0(xBar_V[6]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I4(\xBar_V_loc_0_fu_290[6]_i_2_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [6]));
  LUT6 #(
    .INIT(64'h00000000F0FF99FF)) 
    \xBar_V_loc_0_fu_290[6]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] [6]),
        .I1(\xBar_V_loc_0_fu_290_reg[6] ),
        .I2(D[6]),
        .I3(\xBar_V_loc_0_fu_290_reg[1] ),
        .I4(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB88888)) 
    \xBar_V_loc_0_fu_290[7]_i_1 
       (.I0(xBar_V[7]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[0]_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10] [7]),
        .I4(\xBar_V_loc_0_fu_290[7]_i_3_n_3 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .O(\xBar_V_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00000000FFCFFFAF)) 
    \xBar_V_loc_0_fu_290[7]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I1(D[7]),
        .I2(\xBar_V_loc_0_fu_290_reg[0] ),
        .I3(\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .I4(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xBar_V_loc_0_fu_290[8]_i_1 
       (.I0(xBar_V[8]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [8]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_290[8]_i_2_n_3 ),
        .O(\xBar_V_reg[10] [8]));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \xBar_V_loc_0_fu_290[8]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I1(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I2(D[8]),
        .I3(\xBar_V_loc_0_fu_290_reg[1] ),
        .I4(\xBar_V_loc_0_fu_290_reg[10] [8]),
        .I5(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .O(\xBar_V_loc_0_fu_290[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xBar_V_loc_0_fu_290[9]_i_1 
       (.I0(xBar_V[9]),
        .I1(ap_NS_fsm15_out),
        .I2(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_290[9]_i_2_n_3 ),
        .O(\xBar_V_reg[10] [9]));
  LUT6 #(
    .INIT(64'h5055445550004400)) 
    \xBar_V_loc_0_fu_290[9]_i_2 
       (.I0(\xBar_V_loc_0_fu_290[10]_i_3_n_3 ),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I2(D[9]),
        .I3(\xBar_V_loc_0_fu_290_reg[1] ),
        .I4(\xBar_V_loc_0_fu_290_reg[0]_1 ),
        .I5(\xBar_V_loc_0_fu_290_reg[10] [9]),
        .O(\xBar_V_loc_0_fu_290[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_450[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[0]),
        .O(\x_fu_450_reg[15] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \x_fu_450[15]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_11 
       (.I0(B[9]),
        .I1(\x_fu_450_reg[15]_i_4_0 [9]),
        .I2(\x_fu_450_reg[15]_i_4_0 [10]),
        .I3(B[10]),
        .I4(\x_fu_450_reg[15]_i_4_0 [11]),
        .I5(B[11]),
        .O(\x_fu_450[15]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_12 
       (.I0(B[6]),
        .I1(\x_fu_450_reg[15]_i_4_0 [6]),
        .I2(\x_fu_450_reg[15]_i_4_0 [7]),
        .I3(B[7]),
        .I4(\x_fu_450_reg[15]_i_4_0 [8]),
        .I5(B[8]),
        .O(\x_fu_450[15]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_13 
       (.I0(B[3]),
        .I1(\x_fu_450_reg[15]_i_4_0 [3]),
        .I2(\x_fu_450_reg[15]_i_4_0 [4]),
        .I3(B[4]),
        .I4(\x_fu_450_reg[15]_i_4_0 [5]),
        .I5(B[5]),
        .O(\x_fu_450[15]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \x_fu_450[15]_i_14 
       (.I0(B[2]),
        .I1(\x_fu_450_reg[15]_i_4_0 [2]),
        .I2(\x_fu_450_reg[15]_i_4_0 [1]),
        .I3(B[1]),
        .I4(\x_fu_450_reg[15]_i_4_0 [0]),
        .I5(B[0]),
        .O(\x_fu_450[15]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \x_fu_450[15]_i_2 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_5 
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_6 
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[15]_i_7 
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[15]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6A55)) 
    \x_fu_450[15]_i_9 
       (.I0(\x_fu_450_reg[15]_i_4_0 [12]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[15]),
        .O(\x_fu_450[15]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_2 
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[4]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_450[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .O(\x_fu_450[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[12]_i_1 
       (.CI(\x_fu_450_reg[8]_i_1_n_3 ),
        .CO({\x_fu_450_reg[12]_i_1_n_3 ,\x_fu_450_reg[12]_i_1_n_4 ,\x_fu_450_reg[12]_i_1_n_5 ,\x_fu_450_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_450_reg[15] [12:9]),
        .S({\x_fu_450[12]_i_2_n_3 ,\x_fu_450[12]_i_3_n_3 ,\x_fu_450[12]_i_4_n_3 ,\x_fu_450[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[15]_i_3 
       (.CI(\x_fu_450_reg[12]_i_1_n_3 ),
        .CO({\NLW_x_fu_450_reg[15]_i_3_CO_UNCONNECTED [3:2],\x_fu_450_reg[15]_i_3_n_5 ,\x_fu_450_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_450_reg[15]_i_3_O_UNCONNECTED [3],\x_fu_450_reg[15] [15:13]}),
        .S({1'b0,\x_fu_450[15]_i_5_n_3 ,\x_fu_450[15]_i_6_n_3 ,\x_fu_450[15]_i_7_n_3 }));
  CARRY4 \x_fu_450_reg[15]_i_4 
       (.CI(\x_fu_450_reg[15]_i_8_n_3 ),
        .CO({\NLW_x_fu_450_reg[15]_i_4_CO_UNCONNECTED [3:2],CO,\x_fu_450_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_fu_450_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\x_fu_450[15]_i_9_n_3 ,\x_fu_450_reg[0] }));
  CARRY4 \x_fu_450_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\x_fu_450_reg[15]_i_8_n_3 ,\x_fu_450_reg[15]_i_8_n_4 ,\x_fu_450_reg[15]_i_8_n_5 ,\x_fu_450_reg[15]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_fu_450_reg[15]_i_8_O_UNCONNECTED [3:0]),
        .S({\x_fu_450[15]_i_11_n_3 ,\x_fu_450[15]_i_12_n_3 ,\x_fu_450[15]_i_13_n_3 ,\x_fu_450[15]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_450_reg[4]_i_1_n_3 ,\x_fu_450_reg[4]_i_1_n_4 ,\x_fu_450_reg[4]_i_1_n_5 ,\x_fu_450_reg[4]_i_1_n_6 }),
        .CYINIT(B[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_450_reg[15] [4:1]),
        .S({\x_fu_450[4]_i_2_n_3 ,\x_fu_450[4]_i_3_n_3 ,\x_fu_450[4]_i_4_n_3 ,\x_fu_450[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_450_reg[8]_i_1 
       (.CI(\x_fu_450_reg[4]_i_1_n_3 ),
        .CO({\x_fu_450_reg[8]_i_1_n_3 ,\x_fu_450_reg[8]_i_1_n_4 ,\x_fu_450_reg[8]_i_1_n_5 ,\x_fu_450_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_450_reg[15] [8:5]),
        .S({\x_fu_450[8]_i_2_n_3 ,\x_fu_450[8]_i_3_n_3 ,\x_fu_450[8]_i_4_n_3 ,\x_fu_450[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h0800AAAA00000000)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_3 [1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVDelta_reg[0] ),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(CO),
        .I2(\x_fu_450_reg[10] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[0]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[0]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[0]_2 ),
        .O(\zonePlateVDelta_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[0]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .O(\zonePlateVDelta_loc_0_fu_282[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[10]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [10]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[10]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[10] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[10]_0 ),
        .O(\zonePlateVDelta_reg[15] [10]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[10]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .O(\zonePlateVDelta_loc_0_fu_282[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[11]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [11]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[11]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[11] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[11]_0 ),
        .O(\zonePlateVDelta_reg[15] [11]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[11]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .O(\zonePlateVDelta_loc_0_fu_282[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[12]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [12]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[12]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[12] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[12]_0 ),
        .O(\zonePlateVDelta_reg[15] [12]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[12]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .O(\zonePlateVDelta_loc_0_fu_282[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[13]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [13]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[13]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[13] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[13]_0 ),
        .O(\zonePlateVDelta_reg[15] [13]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[13]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .O(\zonePlateVDelta_loc_0_fu_282[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[14]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [14]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[14]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[14] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[14]_0 ),
        .O(\zonePlateVDelta_reg[15] [14]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[14]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .O(\zonePlateVDelta_loc_0_fu_282[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAEEEAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I3(\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_3 [1]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [15]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[15]_3 ),
        .O(\zonePlateVDelta_reg[15] [15]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .O(\zonePlateVDelta_loc_0_fu_282[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[1]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[1]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[1] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[1]_0 ),
        .O(\zonePlateVDelta_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[1]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .O(\zonePlateVDelta_loc_0_fu_282[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[2]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[2]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[2] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[2]_0 ),
        .O(\zonePlateVDelta_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[2]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .O(\zonePlateVDelta_loc_0_fu_282[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[3]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[3]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[3] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[3]_0 ),
        .O(\zonePlateVDelta_reg[15] [3]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[3]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .O(\zonePlateVDelta_loc_0_fu_282[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[4]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[4]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[4] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[4]_0 ),
        .O(\zonePlateVDelta_reg[15] [4]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[4]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .O(\zonePlateVDelta_loc_0_fu_282[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[5]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[5]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[5] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[5]_0 ),
        .O(\zonePlateVDelta_reg[15] [5]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[5]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .O(\zonePlateVDelta_loc_0_fu_282[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[6]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[6]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[6] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[6]_0 ),
        .O(\zonePlateVDelta_reg[15] [6]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[6]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .O(\zonePlateVDelta_loc_0_fu_282[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[7]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[7]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[7] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[7]_0 ),
        .O(\zonePlateVDelta_reg[15] [7]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[7]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .O(\zonePlateVDelta_loc_0_fu_282[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[8]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [8]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[8]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[8] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[8]_0 ),
        .O(\zonePlateVDelta_reg[15] [8]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[8]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .O(\zonePlateVDelta_loc_0_fu_282[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \zonePlateVDelta_loc_0_fu_282[9]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 [9]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVDelta_loc_0_fu_282[9]_i_2_n_3 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[9] ),
        .I5(\zonePlateVDelta_loc_0_fu_282_reg[9]_0 ),
        .O(\zonePlateVDelta_reg[15] [9]));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \zonePlateVDelta_loc_0_fu_282[9]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(CO),
        .I3(\x_fu_450_reg[10] ),
        .I4(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .O(\zonePlateVDelta_loc_0_fu_282[9]_i_2_n_3 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (sel,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    p_reg_reg,
    p_reg_reg_0,
    phi_mul_fu_446_reg,
    p_reg_reg_1);
  output [10:0]sel;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [0:0]phi_mul_fu_446_reg;
  input [14:0]p_reg_reg_1;

  wire [15:0]B;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [14:0]p_reg_reg_1;
  wire [0:0]phi_mul_fu_446_reg;
  wire [10:0]sel;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U
       (.B(B),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .phi_mul_fu_446_reg(phi_mul_fu_446_reg),
        .sel(sel));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6
   (sel,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    p_reg_reg_0,
    p_reg_reg_1,
    phi_mul_fu_446_reg,
    p_reg_reg_2);
  output [10:0]sel;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [0:0]phi_mul_fu_446_reg;
  input [14:0]p_reg_reg_2;

  wire [15:0]B;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [14:0]p_reg_reg_2;
  wire p_reg_reg_i_17_n_10;
  wire p_reg_reg_i_17_n_4;
  wire p_reg_reg_i_17_n_5;
  wire p_reg_reg_i_17_n_6;
  wire p_reg_reg_i_17_n_7;
  wire p_reg_reg_i_17_n_8;
  wire p_reg_reg_i_17_n_9;
  wire p_reg_reg_i_18_n_10;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_18_n_4;
  wire p_reg_reg_i_18_n_5;
  wire p_reg_reg_i_18_n_6;
  wire p_reg_reg_i_18_n_7;
  wire p_reg_reg_i_18_n_8;
  wire p_reg_reg_i_18_n_9;
  wire p_reg_reg_i_19_n_10;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_19_n_6;
  wire p_reg_reg_i_19_n_7;
  wire p_reg_reg_i_19_n_8;
  wire p_reg_reg_i_19_n_9;
  wire p_reg_reg_i_20_n_10;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_20_n_6;
  wire p_reg_reg_i_20_n_7;
  wire p_reg_reg_i_20_n_8;
  wire p_reg_reg_i_20_n_9;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_25_n_3;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_29_n_3;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33_n_3;
  wire p_reg_reg_i_34_n_3;
  wire p_reg_reg_i_35_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [0:0]phi_mul_fu_446_reg;
  wire [10:0]sel;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_17_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10,p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10,p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10,p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],sel,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_17
       (.CI(p_reg_reg_i_18_n_3),
        .CO({NLW_p_reg_reg_i_17_CO_UNCONNECTED[3],p_reg_reg_i_17_n_4,p_reg_reg_i_17_n_5,p_reg_reg_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_2[14:12]}),
        .O({p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10}),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_18
       (.CI(p_reg_reg_i_19_n_3),
        .CO({p_reg_reg_i_18_n_3,p_reg_reg_i_18_n_4,p_reg_reg_i_18_n_5,p_reg_reg_i_18_n_6}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_2[11:8]),
        .O({p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10}),
        .S({p_reg_reg_i_25_n_3,p_reg_reg_i_26_n_3,p_reg_reg_i_27_n_3,p_reg_reg_i_28_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_19
       (.CI(p_reg_reg_i_20_n_3),
        .CO({p_reg_reg_i_19_n_3,p_reg_reg_i_19_n_4,p_reg_reg_i_19_n_5,p_reg_reg_i_19_n_6}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_2[7:4]),
        .O({p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10}),
        .S({p_reg_reg_i_29_n_3,p_reg_reg_i_30_n_3,p_reg_reg_i_31_n_3,p_reg_reg_i_32_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_20
       (.CI(1'b0),
        .CO({p_reg_reg_i_20_n_3,p_reg_reg_i_20_n_4,p_reg_reg_i_20_n_5,p_reg_reg_i_20_n_6}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_2[3:0]),
        .O({p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .S({p_reg_reg_i_33_n_3,p_reg_reg_i_34_n_3,p_reg_reg_i_35_n_3,p_reg_reg_i_36_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_1[15]),
        .I1(phi_mul_fu_446_reg),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(p_reg_reg_2[14]),
        .I1(p_reg_reg_1[14]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(p_reg_reg_2[13]),
        .I1(p_reg_reg_1[13]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(p_reg_reg_2[12]),
        .I1(p_reg_reg_1[12]),
        .O(p_reg_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25
       (.I0(p_reg_reg_2[11]),
        .I1(p_reg_reg_1[11]),
        .O(p_reg_reg_i_25_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_2[10]),
        .I1(p_reg_reg_1[10]),
        .O(p_reg_reg_i_26_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_2[9]),
        .I1(p_reg_reg_1[9]),
        .O(p_reg_reg_i_27_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_2[8]),
        .I1(p_reg_reg_1[8]),
        .O(p_reg_reg_i_28_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_2[7]),
        .I1(p_reg_reg_1[7]),
        .O(p_reg_reg_i_29_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_2[6]),
        .I1(p_reg_reg_1[6]),
        .O(p_reg_reg_i_30_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_2[5]),
        .I1(p_reg_reg_1[5]),
        .O(p_reg_reg_i_31_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_2[4]),
        .I1(p_reg_reg_1[4]),
        .O(p_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_2[3]),
        .I1(p_reg_reg_1[3]),
        .O(p_reg_reg_i_33_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(p_reg_reg_2[2]),
        .I1(p_reg_reg_1[2]),
        .O(p_reg_reg_i_34_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_2[1]),
        .I1(p_reg_reg_1[1]),
        .O(p_reg_reg_i_35_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_2[0]),
        .I1(p_reg_reg_1[0]),
        .O(p_reg_reg_i_36_n_3));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
   (D,
    O258,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    add_ln1259_reg_3264_pp0_iter13_reg);
  output [7:0]D;
  output [0:0]O258;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [15:0]add_ln1259_reg_3264_pp0_iter13_reg;

  wire [7:0]A;
  wire [7:0]D;
  wire [0:0]O258;
  wire [15:0]add_ln1259_reg_3264_pp0_iter13_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U
       (.A(A),
        .D(D),
        .O258(O258),
        .add_ln1259_reg_3264_pp0_iter13_reg(add_ln1259_reg_3264_pp0_iter13_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7
   (D,
    O258,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    add_ln1259_reg_3264_pp0_iter13_reg);
  output [7:0]D;
  output [0:0]O258;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [15:0]add_ln1259_reg_3264_pp0_iter13_reg;

  wire [7:0]A;
  wire [7:0]D;
  wire [0:0]O258;
  wire \add_ln1259_2_reg_3414[16]_i_10_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_11_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_12_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_14_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_15_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_16_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_17_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_18_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_19_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_20_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_21_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_4_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_5_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_6_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_7_n_3 ;
  wire \add_ln1259_2_reg_3414[16]_i_9_n_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_13_n_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_13_n_4 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_13_n_5 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_13_n_6 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_2_n_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_2_n_4 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_2_n_5 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_2_n_6 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_3_n_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_3_n_4 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_3_n_5 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_3_n_6 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_8_n_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_8_n_4 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_8_n_5 ;
  wire \add_ln1259_2_reg_3414_reg[16]_i_8_n_6 ;
  wire \add_ln1259_3_reg_3409[11]_i_10_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_11_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_12_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_13_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_14_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_15_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_3_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_4_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_5_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_6_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_8_n_3 ;
  wire \add_ln1259_3_reg_3409[11]_i_9_n_3 ;
  wire \add_ln1259_3_reg_3409[15]_i_3_n_3 ;
  wire \add_ln1259_3_reg_3409[15]_i_4_n_3 ;
  wire \add_ln1259_3_reg_3409[15]_i_5_n_3 ;
  wire \add_ln1259_3_reg_3409[15]_i_6_n_3 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_1_n_3 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_1_n_4 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_1_n_5 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_1_n_6 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_2_n_3 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_2_n_4 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_2_n_5 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_2_n_6 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_7_n_3 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_7_n_4 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_7_n_5 ;
  wire \add_ln1259_3_reg_3409_reg[11]_i_7_n_6 ;
  wire \add_ln1259_3_reg_3409_reg[15]_i_2_n_4 ;
  wire \add_ln1259_3_reg_3409_reg[15]_i_2_n_5 ;
  wire \add_ln1259_3_reg_3409_reg[15]_i_2_n_6 ;
  wire [15:0]add_ln1259_reg_3264_pp0_iter13_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [3:0]\NLW_add_ln1259_2_reg_3414_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln1259_2_reg_3414_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_2_reg_3414_reg[16]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_2_reg_3414_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_2_reg_3414_reg[16]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_2_reg_3414_reg[16]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_3_reg_3409_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln1259_3_reg_3409_reg[11]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1259_3_reg_3409_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_10 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[10]),
        .O(\add_ln1259_2_reg_3414[16]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_11 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[9]),
        .O(\add_ln1259_2_reg_3414[16]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_12 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[8]),
        .O(\add_ln1259_2_reg_3414[16]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_14 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[7]),
        .O(\add_ln1259_2_reg_3414[16]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_15 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[6]),
        .O(\add_ln1259_2_reg_3414[16]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_16 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[5]),
        .O(\add_ln1259_2_reg_3414[16]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_17 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[4]),
        .O(\add_ln1259_2_reg_3414[16]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_18 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[3]),
        .O(\add_ln1259_2_reg_3414[16]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_19 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[2]),
        .O(\add_ln1259_2_reg_3414[16]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_20 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[1]),
        .O(\add_ln1259_2_reg_3414[16]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_21 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[0]),
        .O(\add_ln1259_2_reg_3414[16]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_4 
       (.I0(add_ln1259_reg_3264_pp0_iter13_reg[15]),
        .I1(p_reg_reg_n_93),
        .O(\add_ln1259_2_reg_3414[16]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[14]),
        .O(\add_ln1259_2_reg_3414[16]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_6 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[13]),
        .O(\add_ln1259_2_reg_3414[16]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_7 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[12]),
        .O(\add_ln1259_2_reg_3414[16]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_2_reg_3414[16]_i_9 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[11]),
        .O(\add_ln1259_2_reg_3414[16]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_2_reg_3414_reg[16]_i_1 
       (.CI(\add_ln1259_2_reg_3414_reg[16]_i_2_n_3 ),
        .CO(\NLW_add_ln1259_2_reg_3414_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1259_2_reg_3414_reg[16]_i_1_O_UNCONNECTED [3:1],O258}),
        .S({1'b0,1'b0,1'b0,add_ln1259_reg_3264_pp0_iter13_reg[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_2_reg_3414_reg[16]_i_13 
       (.CI(1'b0),
        .CO({\add_ln1259_2_reg_3414_reg[16]_i_13_n_3 ,\add_ln1259_2_reg_3414_reg[16]_i_13_n_4 ,\add_ln1259_2_reg_3414_reg[16]_i_13_n_5 ,\add_ln1259_2_reg_3414_reg[16]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_add_ln1259_2_reg_3414_reg[16]_i_13_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_2_reg_3414[16]_i_18_n_3 ,\add_ln1259_2_reg_3414[16]_i_19_n_3 ,\add_ln1259_2_reg_3414[16]_i_20_n_3 ,\add_ln1259_2_reg_3414[16]_i_21_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_2_reg_3414_reg[16]_i_2 
       (.CI(\add_ln1259_2_reg_3414_reg[16]_i_3_n_3 ),
        .CO({\add_ln1259_2_reg_3414_reg[16]_i_2_n_3 ,\add_ln1259_2_reg_3414_reg[16]_i_2_n_4 ,\add_ln1259_2_reg_3414_reg[16]_i_2_n_5 ,\add_ln1259_2_reg_3414_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln1259_reg_3264_pp0_iter13_reg[15],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(\NLW_add_ln1259_2_reg_3414_reg[16]_i_2_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_2_reg_3414[16]_i_4_n_3 ,\add_ln1259_2_reg_3414[16]_i_5_n_3 ,\add_ln1259_2_reg_3414[16]_i_6_n_3 ,\add_ln1259_2_reg_3414[16]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_2_reg_3414_reg[16]_i_3 
       (.CI(\add_ln1259_2_reg_3414_reg[16]_i_8_n_3 ),
        .CO({\add_ln1259_2_reg_3414_reg[16]_i_3_n_3 ,\add_ln1259_2_reg_3414_reg[16]_i_3_n_4 ,\add_ln1259_2_reg_3414_reg[16]_i_3_n_5 ,\add_ln1259_2_reg_3414_reg[16]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_add_ln1259_2_reg_3414_reg[16]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_2_reg_3414[16]_i_9_n_3 ,\add_ln1259_2_reg_3414[16]_i_10_n_3 ,\add_ln1259_2_reg_3414[16]_i_11_n_3 ,\add_ln1259_2_reg_3414[16]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_2_reg_3414_reg[16]_i_8 
       (.CI(\add_ln1259_2_reg_3414_reg[16]_i_13_n_3 ),
        .CO({\add_ln1259_2_reg_3414_reg[16]_i_8_n_3 ,\add_ln1259_2_reg_3414_reg[16]_i_8_n_4 ,\add_ln1259_2_reg_3414_reg[16]_i_8_n_5 ,\add_ln1259_2_reg_3414_reg[16]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_add_ln1259_2_reg_3414_reg[16]_i_8_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_2_reg_3414[16]_i_14_n_3 ,\add_ln1259_2_reg_3414[16]_i_15_n_3 ,\add_ln1259_2_reg_3414[16]_i_16_n_3 ,\add_ln1259_2_reg_3414[16]_i_17_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[5]),
        .O(\add_ln1259_3_reg_3409[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_11 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[4]),
        .O(\add_ln1259_3_reg_3409[11]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_12 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[3]),
        .O(\add_ln1259_3_reg_3409[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_13 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[2]),
        .O(\add_ln1259_3_reg_3409[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_14 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[1]),
        .O(\add_ln1259_3_reg_3409[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_15 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[0]),
        .O(\add_ln1259_3_reg_3409[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_3 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[11]),
        .O(\add_ln1259_3_reg_3409[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_4 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[10]),
        .O(\add_ln1259_3_reg_3409[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_5 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[9]),
        .O(\add_ln1259_3_reg_3409[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_6 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[8]),
        .O(\add_ln1259_3_reg_3409[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[7]),
        .O(\add_ln1259_3_reg_3409[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[11]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[6]),
        .O(\add_ln1259_3_reg_3409[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[15]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[15]),
        .O(\add_ln1259_3_reg_3409[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[15]_i_4 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[14]),
        .O(\add_ln1259_3_reg_3409[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[15]_i_5 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[13]),
        .O(\add_ln1259_3_reg_3409[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1259_3_reg_3409[15]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_3264_pp0_iter13_reg[12]),
        .O(\add_ln1259_3_reg_3409[15]_i_6_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_3_reg_3409_reg[11]_i_1 
       (.CI(\add_ln1259_3_reg_3409_reg[11]_i_2_n_3 ),
        .CO({\add_ln1259_3_reg_3409_reg[11]_i_1_n_3 ,\add_ln1259_3_reg_3409_reg[11]_i_1_n_4 ,\add_ln1259_3_reg_3409_reg[11]_i_1_n_5 ,\add_ln1259_3_reg_3409_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(D[3:0]),
        .S({\add_ln1259_3_reg_3409[11]_i_3_n_3 ,\add_ln1259_3_reg_3409[11]_i_4_n_3 ,\add_ln1259_3_reg_3409[11]_i_5_n_3 ,\add_ln1259_3_reg_3409[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_3_reg_3409_reg[11]_i_2 
       (.CI(\add_ln1259_3_reg_3409_reg[11]_i_7_n_3 ),
        .CO({\add_ln1259_3_reg_3409_reg[11]_i_2_n_3 ,\add_ln1259_3_reg_3409_reg[11]_i_2_n_4 ,\add_ln1259_3_reg_3409_reg[11]_i_2_n_5 ,\add_ln1259_3_reg_3409_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_add_ln1259_3_reg_3409_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_3_reg_3409[11]_i_8_n_3 ,\add_ln1259_3_reg_3409[11]_i_9_n_3 ,\add_ln1259_3_reg_3409[11]_i_10_n_3 ,\add_ln1259_3_reg_3409[11]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_3_reg_3409_reg[11]_i_7 
       (.CI(1'b0),
        .CO({\add_ln1259_3_reg_3409_reg[11]_i_7_n_3 ,\add_ln1259_3_reg_3409_reg[11]_i_7_n_4 ,\add_ln1259_3_reg_3409_reg[11]_i_7_n_5 ,\add_ln1259_3_reg_3409_reg[11]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_add_ln1259_3_reg_3409_reg[11]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln1259_3_reg_3409[11]_i_12_n_3 ,\add_ln1259_3_reg_3409[11]_i_13_n_3 ,\add_ln1259_3_reg_3409[11]_i_14_n_3 ,\add_ln1259_3_reg_3409[11]_i_15_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1259_3_reg_3409_reg[15]_i_2 
       (.CI(\add_ln1259_3_reg_3409_reg[11]_i_1_n_3 ),
        .CO({\NLW_add_ln1259_3_reg_3409_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln1259_3_reg_3409_reg[15]_i_2_n_4 ,\add_ln1259_3_reg_3409_reg[15]_i_2_n_5 ,\add_ln1259_3_reg_3409_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(D[7:4]),
        .S({\add_ln1259_3_reg_3409[15]_i_3_n_3 ,\add_ln1259_3_reg_3409[15]_i_4_n_3 ,\add_ln1259_3_reg_3409[15]_i_5_n_3 ,\add_ln1259_3_reg_3409[15]_i_6_n_3 }));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [14:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U
       (.A(A),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [14:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
   (D,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT);
  output [9:0]D;
  input p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [9:0]D;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U
       (.A(A),
        .D(D),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5
   (D,
    p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT);
  output [9:0]D;
  input p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [9:0]D;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
   (D,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    P);
  output [15:0]D;
  input p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [14:0]P;

  wire [7:0]A;
  wire [15:0]D;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4
   (D,
    p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    P);
  output [15:0]D;
  input p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [14:0]P;

  wire [7:0]A;
  wire [15:0]D;
  wire [14:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U
       (.A(A),
        .C(C),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [7:0]C;

  wire [7:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U
       (.A(A),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
   (dout,
    b_reg_3223_pp0_iter5_reg);
  output [11:0]dout;
  input [7:0]b_reg_3223_pp0_iter5_reg;

  wire [7:0]b_reg_3223_pp0_iter5_reg;
  wire [11:0]dout;
  wire \mul_ln1257_2_reg_3270[10]_i_2_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_3_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_4_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_5_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_6_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_7_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_8_n_3 ;
  wire \mul_ln1257_2_reg_3270[10]_i_9_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_10_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_11_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_12_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_13_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_14_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_15_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_16_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_17_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_18_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_19_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_2_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_3_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_4_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_8_n_3 ;
  wire \mul_ln1257_2_reg_3270[12]_i_9_n_3 ;
  wire \mul_ln1257_2_reg_3270[2]_i_2_n_3 ;
  wire \mul_ln1257_2_reg_3270[2]_i_3_n_3 ;
  wire \mul_ln1257_2_reg_3270[2]_i_4_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_10_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_11_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_12_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_13_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_14_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_15_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_4_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_5_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_6_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_7_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_8_n_3 ;
  wire \mul_ln1257_2_reg_3270[6]_i_9_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[10]_i_1_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[10]_i_1_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[10]_i_1_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[10]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_10 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_7 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_8 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_6_n_10 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_7_n_10 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_7_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[12]_i_7_n_9 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_7 ;
  wire \mul_ln1257_2_reg_3270_reg[2]_i_1_n_8 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_1_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_1_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_1_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_10 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_7 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_8 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_2_n_9 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_10 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_3 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_4 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_5 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_6 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_8 ;
  wire \mul_ln1257_2_reg_3270_reg[6]_i_3_n_9 ;
  wire [3:1]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1257_2_reg_3270_reg[12]_i_7_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1257_2_reg_3270[10]_i_2 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_8 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_10 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mul_ln1257_2_reg_3270[10]_i_3 
       (.I0(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln1257_2_reg_3270[10]_i_4 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1257_2_reg_3270[10]_i_5 
       (.I0(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_7 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_9 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \mul_ln1257_2_reg_3270[10]_i_6 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_10 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_8 ),
        .I2(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_7 ),
        .I3(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \mul_ln1257_2_reg_3270[10]_i_7 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ),
        .I2(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_8 ),
        .I3(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_10 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \mul_ln1257_2_reg_3270[10]_i_8 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ),
        .I2(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_8 ),
        .I3(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_10 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln1257_2_reg_3270[10]_i_9 
       (.I0(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_9 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_7 ),
        .I2(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_10 ),
        .I3(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_8 ),
        .O(\mul_ln1257_2_reg_3270[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_3270[12]_i_10 
       (.I0(b_reg_3223_pp0_iter5_reg[2]),
        .I1(b_reg_3223_pp0_iter5_reg[4]),
        .O(\mul_ln1257_2_reg_3270[12]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_3270[12]_i_11 
       (.I0(b_reg_3223_pp0_iter5_reg[1]),
        .I1(b_reg_3223_pp0_iter5_reg[3]),
        .O(\mul_ln1257_2_reg_3270[12]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_3270[12]_i_12 
       (.I0(b_reg_3223_pp0_iter5_reg[6]),
        .I1(b_reg_3223_pp0_iter5_reg[4]),
        .I2(b_reg_3223_pp0_iter5_reg[7]),
        .I3(b_reg_3223_pp0_iter5_reg[5]),
        .O(\mul_ln1257_2_reg_3270[12]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_3270[12]_i_13 
       (.I0(b_reg_3223_pp0_iter5_reg[5]),
        .I1(b_reg_3223_pp0_iter5_reg[3]),
        .I2(b_reg_3223_pp0_iter5_reg[6]),
        .I3(b_reg_3223_pp0_iter5_reg[4]),
        .O(\mul_ln1257_2_reg_3270[12]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_3270[12]_i_14 
       (.I0(b_reg_3223_pp0_iter5_reg[4]),
        .I1(b_reg_3223_pp0_iter5_reg[2]),
        .I2(b_reg_3223_pp0_iter5_reg[5]),
        .I3(b_reg_3223_pp0_iter5_reg[3]),
        .O(\mul_ln1257_2_reg_3270[12]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_3270[12]_i_15 
       (.I0(b_reg_3223_pp0_iter5_reg[3]),
        .I1(b_reg_3223_pp0_iter5_reg[1]),
        .I2(b_reg_3223_pp0_iter5_reg[4]),
        .I3(b_reg_3223_pp0_iter5_reg[2]),
        .O(\mul_ln1257_2_reg_3270[12]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_2_reg_3270[12]_i_16 
       (.I0(b_reg_3223_pp0_iter5_reg[7]),
        .O(\mul_ln1257_2_reg_3270[12]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_3270[12]_i_17 
       (.I0(b_reg_3223_pp0_iter5_reg[5]),
        .I1(b_reg_3223_pp0_iter5_reg[7]),
        .O(\mul_ln1257_2_reg_3270[12]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[12]_i_18 
       (.I0(b_reg_3223_pp0_iter5_reg[6]),
        .I1(b_reg_3223_pp0_iter5_reg[7]),
        .O(\mul_ln1257_2_reg_3270[12]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln1257_2_reg_3270[12]_i_19 
       (.I0(b_reg_3223_pp0_iter5_reg[7]),
        .I1(b_reg_3223_pp0_iter5_reg[5]),
        .I2(b_reg_3223_pp0_iter5_reg[6]),
        .O(\mul_ln1257_2_reg_3270[12]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln1257_2_reg_3270[12]_i_2 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_7 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ),
        .O(\mul_ln1257_2_reg_3270[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1257_2_reg_3270[12]_i_3 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_7_n_10 ),
        .I2(\mul_ln1257_2_reg_3270_reg[12]_i_7_n_9 ),
        .O(\mul_ln1257_2_reg_3270[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln1257_2_reg_3270[12]_i_4 
       (.I0(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_7 ),
        .I1(\mul_ln1257_2_reg_3270_reg[12]_i_7_n_10 ),
        .I2(\mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ),
        .O(\mul_ln1257_2_reg_3270[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_3270[12]_i_8 
       (.I0(b_reg_3223_pp0_iter5_reg[4]),
        .I1(b_reg_3223_pp0_iter5_reg[6]),
        .O(\mul_ln1257_2_reg_3270[12]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_3270[12]_i_9 
       (.I0(b_reg_3223_pp0_iter5_reg[3]),
        .I1(b_reg_3223_pp0_iter5_reg[5]),
        .O(\mul_ln1257_2_reg_3270[12]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[2]_i_2 
       (.I0(b_reg_3223_pp0_iter5_reg[4]),
        .I1(b_reg_3223_pp0_iter5_reg[2]),
        .O(\mul_ln1257_2_reg_3270[2]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[2]_i_3 
       (.I0(b_reg_3223_pp0_iter5_reg[3]),
        .I1(b_reg_3223_pp0_iter5_reg[1]),
        .O(\mul_ln1257_2_reg_3270[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[2]_i_4 
       (.I0(b_reg_3223_pp0_iter5_reg[2]),
        .I1(b_reg_3223_pp0_iter5_reg[0]),
        .O(\mul_ln1257_2_reg_3270[2]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_10 
       (.I0(b_reg_3223_pp0_iter5_reg[2]),
        .I1(b_reg_3223_pp0_iter5_reg[0]),
        .O(\mul_ln1257_2_reg_3270[6]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_2_reg_3270[6]_i_11 
       (.I0(b_reg_3223_pp0_iter5_reg[1]),
        .O(\mul_ln1257_2_reg_3270[6]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_2_reg_3270[6]_i_12 
       (.I0(b_reg_3223_pp0_iter5_reg[6]),
        .O(\mul_ln1257_2_reg_3270[6]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_13 
       (.I0(b_reg_3223_pp0_iter5_reg[7]),
        .I1(b_reg_3223_pp0_iter5_reg[5]),
        .O(\mul_ln1257_2_reg_3270[6]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_14 
       (.I0(b_reg_3223_pp0_iter5_reg[6]),
        .I1(b_reg_3223_pp0_iter5_reg[4]),
        .O(\mul_ln1257_2_reg_3270[6]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_15 
       (.I0(b_reg_3223_pp0_iter5_reg[5]),
        .I1(b_reg_3223_pp0_iter5_reg[3]),
        .O(\mul_ln1257_2_reg_3270[6]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mul_ln1257_2_reg_3270[6]_i_4 
       (.I0(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_8 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_7 ),
        .I2(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_9 ),
        .O(\mul_ln1257_2_reg_3270[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mul_ln1257_2_reg_3270[6]_i_5 
       (.I0(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_8 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_10 ),
        .O(\mul_ln1257_2_reg_3270[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_6 
       (.I0(\mul_ln1257_2_reg_3270_reg[2]_i_1_n_7 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_9 ),
        .O(\mul_ln1257_2_reg_3270[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_7 
       (.I0(\mul_ln1257_2_reg_3270_reg[2]_i_1_n_8 ),
        .I1(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_10 ),
        .O(\mul_ln1257_2_reg_3270[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_3270[6]_i_8 
       (.I0(b_reg_3223_pp0_iter5_reg[1]),
        .I1(b_reg_3223_pp0_iter5_reg[3]),
        .O(\mul_ln1257_2_reg_3270[6]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln1257_2_reg_3270[6]_i_9 
       (.I0(b_reg_3223_pp0_iter5_reg[3]),
        .I1(b_reg_3223_pp0_iter5_reg[1]),
        .I2(b_reg_3223_pp0_iter5_reg[2]),
        .O(\mul_ln1257_2_reg_3270[6]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[10]_i_1 
       (.CI(\mul_ln1257_2_reg_3270_reg[6]_i_1_n_3 ),
        .CO({\mul_ln1257_2_reg_3270_reg[10]_i_1_n_3 ,\mul_ln1257_2_reg_3270_reg[10]_i_1_n_4 ,\mul_ln1257_2_reg_3270_reg[10]_i_1_n_5 ,\mul_ln1257_2_reg_3270_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1257_2_reg_3270[10]_i_2_n_3 ,\mul_ln1257_2_reg_3270[10]_i_3_n_3 ,\mul_ln1257_2_reg_3270[10]_i_4_n_3 ,\mul_ln1257_2_reg_3270[10]_i_5_n_3 }),
        .O(dout[9:6]),
        .S({\mul_ln1257_2_reg_3270[10]_i_6_n_3 ,\mul_ln1257_2_reg_3270[10]_i_7_n_3 ,\mul_ln1257_2_reg_3270[10]_i_8_n_3 ,\mul_ln1257_2_reg_3270[10]_i_9_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[12]_i_1 
       (.CI(\mul_ln1257_2_reg_3270_reg[10]_i_1_n_3 ),
        .CO({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_1_CO_UNCONNECTED [3:1],\mul_ln1257_2_reg_3270_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln1257_2_reg_3270[12]_i_2_n_3 }),
        .O({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_1_O_UNCONNECTED [3:2],dout[11:10]}),
        .S({1'b0,1'b0,\mul_ln1257_2_reg_3270[12]_i_3_n_3 ,\mul_ln1257_2_reg_3270[12]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[12]_i_5 
       (.CI(\mul_ln1257_2_reg_3270_reg[6]_i_2_n_3 ),
        .CO({\mul_ln1257_2_reg_3270_reg[12]_i_5_n_3 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_4 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_5 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1257_2_reg_3270[12]_i_8_n_3 ,\mul_ln1257_2_reg_3270[12]_i_9_n_3 ,\mul_ln1257_2_reg_3270[12]_i_10_n_3 ,\mul_ln1257_2_reg_3270[12]_i_11_n_3 }),
        .O({\mul_ln1257_2_reg_3270_reg[12]_i_5_n_7 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_8 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_9 ,\mul_ln1257_2_reg_3270_reg[12]_i_5_n_10 }),
        .S({\mul_ln1257_2_reg_3270[12]_i_12_n_3 ,\mul_ln1257_2_reg_3270[12]_i_13_n_3 ,\mul_ln1257_2_reg_3270[12]_i_14_n_3 ,\mul_ln1257_2_reg_3270[12]_i_15_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[12]_i_6 
       (.CI(\mul_ln1257_2_reg_3270_reg[6]_i_3_n_3 ),
        .CO({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_6_CO_UNCONNECTED [3:2],\mul_ln1257_2_reg_3270_reg[12]_i_6_n_5 ,\NLW_mul_ln1257_2_reg_3270_reg[12]_i_6_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,b_reg_3223_pp0_iter5_reg[7]}),
        .O({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_6_O_UNCONNECTED [3:1],\mul_ln1257_2_reg_3270_reg[12]_i_6_n_10 }),
        .S({1'b0,1'b0,1'b1,\mul_ln1257_2_reg_3270[12]_i_16_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[12]_i_7 
       (.CI(\mul_ln1257_2_reg_3270_reg[12]_i_5_n_3 ),
        .CO({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_7_CO_UNCONNECTED [3:1],\mul_ln1257_2_reg_3270_reg[12]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln1257_2_reg_3270[12]_i_17_n_3 }),
        .O({\NLW_mul_ln1257_2_reg_3270_reg[12]_i_7_O_UNCONNECTED [3:2],\mul_ln1257_2_reg_3270_reg[12]_i_7_n_9 ,\mul_ln1257_2_reg_3270_reg[12]_i_7_n_10 }),
        .S({1'b0,1'b0,\mul_ln1257_2_reg_3270[12]_i_18_n_3 ,\mul_ln1257_2_reg_3270[12]_i_19_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1257_2_reg_3270_reg[2]_i_1_n_3 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_4 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_5 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({b_reg_3223_pp0_iter5_reg[4:2],1'b0}),
        .O({\mul_ln1257_2_reg_3270_reg[2]_i_1_n_7 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_8 ,dout[1:0]}),
        .S({\mul_ln1257_2_reg_3270[2]_i_2_n_3 ,\mul_ln1257_2_reg_3270[2]_i_3_n_3 ,\mul_ln1257_2_reg_3270[2]_i_4_n_3 ,b_reg_3223_pp0_iter5_reg[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1257_2_reg_3270_reg[6]_i_1_n_3 ,\mul_ln1257_2_reg_3270_reg[6]_i_1_n_4 ,\mul_ln1257_2_reg_3270_reg[6]_i_1_n_5 ,\mul_ln1257_2_reg_3270_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1257_2_reg_3270_reg[6]_i_2_n_8 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_10 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_7 ,\mul_ln1257_2_reg_3270_reg[2]_i_1_n_8 }),
        .O(dout[5:2]),
        .S({\mul_ln1257_2_reg_3270[6]_i_4_n_3 ,\mul_ln1257_2_reg_3270[6]_i_5_n_3 ,\mul_ln1257_2_reg_3270[6]_i_6_n_3 ,\mul_ln1257_2_reg_3270[6]_i_7_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln1257_2_reg_3270_reg[6]_i_2_n_3 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_4 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_5 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1257_2_reg_3270[6]_i_8_n_3 ,b_reg_3223_pp0_iter5_reg[2],1'b0,1'b1}),
        .O({\mul_ln1257_2_reg_3270_reg[6]_i_2_n_7 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_8 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_9 ,\mul_ln1257_2_reg_3270_reg[6]_i_2_n_10 }),
        .S({\mul_ln1257_2_reg_3270[6]_i_9_n_3 ,\mul_ln1257_2_reg_3270[6]_i_10_n_3 ,\mul_ln1257_2_reg_3270[6]_i_11_n_3 ,b_reg_3223_pp0_iter5_reg[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY4 \mul_ln1257_2_reg_3270_reg[6]_i_3 
       (.CI(\mul_ln1257_2_reg_3270_reg[2]_i_1_n_3 ),
        .CO({\mul_ln1257_2_reg_3270_reg[6]_i_3_n_3 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_4 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_5 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({b_reg_3223_pp0_iter5_reg[6],b_reg_3223_pp0_iter5_reg[7:5]}),
        .O({\mul_ln1257_2_reg_3270_reg[6]_i_3_n_7 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_8 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_9 ,\mul_ln1257_2_reg_3270_reg[6]_i_3_n_10 }),
        .S({\mul_ln1257_2_reg_3270[6]_i_12_n_3 ,\mul_ln1257_2_reg_3270[6]_i_13_n_3 ,\mul_ln1257_2_reg_3270[6]_i_14_n_3 ,\mul_ln1257_2_reg_3270[6]_i_15_n_3 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (P,
    p_reg_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out);
  output [27:0]P;
  input p_reg_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;

  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [19:0]out;
  wire p_reg_reg;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U
       (.P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8
   (P,
    p_reg_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out);
  output [27:0]P;
  input p_reg_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;

  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [19:0]out;
  wire p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (ap_ce_reg_reg_0,
    \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] ,
    CO,
    \xCount_V_2_reg[4] ,
    DI,
    D,
    \ap_return_int_reg_reg[8]_0 ,
    SR,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_phi_reg_pp0_iter3_hHatch_reg_122,
    \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_0 ,
    \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_1 ,
    \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ,
    \xCount_V_2_reg[9] ,
    Q,
    ap_enable_reg_pp0_iter2,
    icmp_ln1404_1_reg_541_pp0_iter1_reg,
    \xCount_V_2_reg[9]_i_6_0 ,
    \xCount_V_2_reg[3] ,
    \xCount_V_2[7]_i_4_0 ,
    \xCount_V_2[7]_i_5_0 ,
    S,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[9]_1 ,
    \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_3 ,
    icmp_ln1428_reg_567,
    icmp_ln1404_1_reg_541,
    ap_enable_reg_pp0_iter1,
    \xCount_V_2_reg[9]_2 ,
    \xCount_V_2_reg[9]_3 ,
    \xCount_V_2_reg[9]_4 ,
    \ap_return_int_reg_reg[9]_0 );
  output ap_ce_reg_reg_0;
  output \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] ;
  output [0:0]CO;
  output [1:0]\xCount_V_2_reg[4] ;
  output [1:0]DI;
  output [9:0]D;
  output [5:0]\ap_return_int_reg_reg[8]_0 ;
  output [0:0]SR;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_phi_reg_pp0_iter3_hHatch_reg_122;
  input \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ;
  input \xCount_V_2_reg[9] ;
  input [9:0]Q;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln1404_1_reg_541_pp0_iter1_reg;
  input [3:0]\xCount_V_2_reg[9]_i_6_0 ;
  input [1:0]\xCount_V_2_reg[3] ;
  input \xCount_V_2[7]_i_4_0 ;
  input \xCount_V_2[7]_i_5_0 ;
  input [1:0]S;
  input [1:0]\xCount_V_2_reg[7] ;
  input [0:0]\xCount_V_2_reg[9]_0 ;
  input [0:0]\xCount_V_2_reg[9]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_3 ;
  input icmp_ln1428_reg_567;
  input icmp_ln1404_1_reg_541;
  input ap_enable_reg_pp0_iter1;
  input \xCount_V_2_reg[9]_2 ;
  input \xCount_V_2_reg[9]_3 ;
  input \xCount_V_2_reg[9]_4 ;
  input [9:0]\ap_return_int_reg_reg[9]_0 ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [9:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_condition_508;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_122;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_3 ;
  wire [9:0]ap_return_int_reg;
  wire [5:0]\ap_return_int_reg_reg[8]_0 ;
  wire [9:0]\ap_return_int_reg_reg[9]_0 ;
  wire [5:0]grp_reg_ap_uint_10_s_fu_241_ap_return;
  wire icmp_ln1065_1_fu_358_p2;
  wire icmp_ln1404_1_reg_541;
  wire icmp_ln1404_1_reg_541_pp0_iter1_reg;
  wire icmp_ln1428_reg_567;
  wire p_1_in;
  wire \xCount_V_2[3]_i_5_n_3 ;
  wire \xCount_V_2[3]_i_6_n_3 ;
  wire \xCount_V_2[7]_i_4_0 ;
  wire \xCount_V_2[7]_i_4_n_3 ;
  wire \xCount_V_2[7]_i_5_0 ;
  wire \xCount_V_2[7]_i_5_n_3 ;
  wire \xCount_V_2[9]_i_11_n_3 ;
  wire \xCount_V_2[9]_i_12_n_3 ;
  wire \xCount_V_2[9]_i_14_n_3 ;
  wire \xCount_V_2[9]_i_15_n_3 ;
  wire \xCount_V_2[9]_i_4_n_3 ;
  wire \xCount_V_2[9]_i_7_n_3 ;
  wire \xCount_V_2[9]_i_9_n_3 ;
  wire [1:0]\xCount_V_2_reg[3] ;
  wire \xCount_V_2_reg[3]_i_1_n_3 ;
  wire \xCount_V_2_reg[3]_i_1_n_4 ;
  wire \xCount_V_2_reg[3]_i_1_n_5 ;
  wire \xCount_V_2_reg[3]_i_1_n_6 ;
  wire [1:0]\xCount_V_2_reg[4] ;
  wire [1:0]\xCount_V_2_reg[7] ;
  wire \xCount_V_2_reg[7]_i_1_n_3 ;
  wire \xCount_V_2_reg[7]_i_1_n_4 ;
  wire \xCount_V_2_reg[7]_i_1_n_5 ;
  wire \xCount_V_2_reg[7]_i_1_n_6 ;
  wire \xCount_V_2_reg[9] ;
  wire [0:0]\xCount_V_2_reg[9]_0 ;
  wire [0:0]\xCount_V_2_reg[9]_1 ;
  wire \xCount_V_2_reg[9]_2 ;
  wire \xCount_V_2_reg[9]_3 ;
  wire \xCount_V_2_reg[9]_4 ;
  wire \xCount_V_2_reg[9]_i_3_n_6 ;
  wire \xCount_V_2_reg[9]_i_5_n_4 ;
  wire \xCount_V_2_reg[9]_i_5_n_5 ;
  wire \xCount_V_2_reg[9]_i_5_n_6 ;
  wire [3:0]\xCount_V_2_reg[9]_i_6_0 ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_2_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_V_2_reg[9]_i_6_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEEE0E0EFE0E)) 
    \ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .I1(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_1 ),
        .I3(icmp_ln1065_1_fu_358_p2),
        .I4(CO),
        .I5(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [1]),
        .Q(\ap_return_int_reg_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [2]),
        .Q(\ap_return_int_reg_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [3]),
        .Q(\ap_return_int_reg_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [6]),
        .Q(\ap_return_int_reg_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [7]),
        .Q(\ap_return_int_reg_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [8]),
        .Q(\ap_return_int_reg_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xCount_V_2[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I2(CO),
        .I3(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hEBEBFFAA14140055)) 
    \xCount_V_2[3]_i_5 
       (.I0(ap_condition_508),
        .I1(\xCount_V_2_reg[3] [0]),
        .I2(\xCount_V_2_reg[3] [1]),
        .I3(\ap_return_int_reg_reg[8]_0 [0]),
        .I4(ap_ce_reg_reg_0),
        .I5(Q[1]),
        .O(\xCount_V_2[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFF5C)) 
    \xCount_V_2[3]_i_6 
       (.I0(\xCount_V_2_reg[3] [0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg_reg_0),
        .I3(ap_condition_508),
        .O(\xCount_V_2[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .I1(CO),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(grp_reg_ap_uint_10_s_fu_241_ap_return[5]),
        .I5(Q[5]),
        .O(\xCount_V_2[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .I1(CO),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .I5(Q[4]),
        .O(\xCount_V_2[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \xCount_V_2[7]_i_8 
       (.I0(\xCount_V_2[7]_i_4_0 ),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg_reg_0),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \xCount_V_2[7]_i_9 
       (.I0(\xCount_V_2[7]_i_5_0 ),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg_reg_0),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[4]));
  LUT6 #(
    .INIT(64'hFFE00000FFE0FFE0)) 
    \xCount_V_2[9]_i_1 
       (.I0(icmp_ln1428_reg_567),
        .I1(icmp_ln1404_1_reg_541),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_V_2[9]_i_4_n_3 ),
        .I4(\xCount_V_2_reg[9]_2 ),
        .I5(\xCount_V_2_reg[9]_3 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_11 
       (.I0(Q[3]),
        .I1(\xCount_V_2_reg[9]_i_6_0 [2]),
        .I2(grp_reg_ap_uint_10_s_fu_241_ap_return[5]),
        .I3(Q[5]),
        .I4(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .I5(Q[4]),
        .O(\xCount_V_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_12 
       (.I0(Q[0]),
        .I1(grp_reg_ap_uint_10_s_fu_241_ap_return[0]),
        .I2(\xCount_V_2_reg[9]_i_6_0 [1]),
        .I3(Q[2]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [0]),
        .I5(Q[1]),
        .O(\xCount_V_2[9]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h022F022F2F2F0202)) 
    \xCount_V_2[9]_i_14 
       (.I0(\xCount_V_2_reg[9]_i_6_0 [3]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\xCount_V_2_reg[9] ),
        .I4(ap_return_int_reg[9]),
        .I5(ap_ce_reg_reg_0),
        .O(\xCount_V_2[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0909990090900099)) 
    \xCount_V_2[9]_i_15 
       (.I0(\xCount_V_2_reg[9]_i_6_0 [3]),
        .I1(Q[8]),
        .I2(\xCount_V_2_reg[9] ),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg_reg_0),
        .I5(Q[9]),
        .O(\xCount_V_2[9]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \xCount_V_2[9]_i_16 
       (.I0(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .I1(CO),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_condition_508));
  LUT3 #(
    .INIT(8'h5C)) 
    \xCount_V_2[9]_i_19 
       (.I0(\xCount_V_2_reg[3] [0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg_reg_0),
        .O(grp_reg_ap_uint_10_s_fu_241_ap_return[0]));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \xCount_V_2[9]_i_2 
       (.I0(icmp_ln1065_1_fu_358_p2),
        .I1(CO),
        .I2(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .I3(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\xCount_V_2_reg[9]_4 ),
        .O(E));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xCount_V_2[9]_i_22 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_reg_ap_uint_10_s_fu_241_ap_return[5]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h004EFFFF0000004E)) 
    \xCount_V_2[9]_i_24 
       (.I0(ap_ce_reg_reg_0),
        .I1(ap_return_int_reg[0]),
        .I2(\xCount_V_2_reg[3] [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\xCount_V_2_reg[9]_i_6_0 [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_2[9]_i_26 
       (.I0(grp_reg_ap_uint_10_s_fu_241_ap_return[4]),
        .I1(Q[4]),
        .I2(grp_reg_ap_uint_10_s_fu_241_ap_return[5]),
        .I3(Q[5]),
        .O(\xCount_V_2_reg[4] [1]));
  LUT6 #(
    .INIT(64'h5CA3000000005CA3)) 
    \xCount_V_2[9]_i_28 
       (.I0(\xCount_V_2_reg[3] [0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg_reg_0),
        .I3(Q[0]),
        .I4(\xCount_V_2_reg[9]_i_6_0 [0]),
        .I5(Q[1]),
        .O(\xCount_V_2_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \xCount_V_2[9]_i_4 
       (.I0(CO),
        .I1(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 ),
        .I2(icmp_ln1065_1_fu_358_p2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .O(\xCount_V_2[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hBBFA4405)) 
    \xCount_V_2[9]_i_7 
       (.I0(ap_condition_508),
        .I1(\xCount_V_2_reg[9] ),
        .I2(ap_return_int_reg[9]),
        .I3(ap_ce_reg_reg_0),
        .I4(Q[9]),
        .O(\xCount_V_2[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h4EB1)) 
    \xCount_V_2[9]_i_9 
       (.I0(ap_ce_reg_reg_0),
        .I1(ap_return_int_reg[9]),
        .I2(\xCount_V_2_reg[9] ),
        .I3(Q[9]),
        .O(\xCount_V_2[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_2_reg[3]_i_1_n_3 ,\xCount_V_2_reg[3]_i_1_n_4 ,\xCount_V_2_reg[3]_i_1_n_5 ,\xCount_V_2_reg[3]_i_1_n_6 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],p_1_in}),
        .O(D[3:0]),
        .S({S,\xCount_V_2[3]_i_5_n_3 ,\xCount_V_2[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[7]_i_1 
       (.CI(\xCount_V_2_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_2_reg[7]_i_1_n_3 ,\xCount_V_2_reg[7]_i_1_n_4 ,\xCount_V_2_reg[7]_i_1_n_5 ,\xCount_V_2_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\xCount_V_2_reg[7] ,\xCount_V_2[7]_i_4_n_3 ,\xCount_V_2[7]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_2_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\xCount_V_2[9]_i_7_n_3 ,\xCount_V_2_reg[9]_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_5 
       (.CI(1'b0),
        .CO({icmp_ln1065_1_fu_358_p2,\xCount_V_2_reg[9]_i_5_n_4 ,\xCount_V_2_reg[9]_i_5_n_5 ,\xCount_V_2_reg[9]_i_5_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({\xCount_V_2[9]_i_9_n_3 ,\xCount_V_2_reg[9]_1 ,\xCount_V_2[9]_i_11_n_3 ,\xCount_V_2[9]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_2_reg[9]_i_6 
       (.CI(\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_3 ),
        .CO({\NLW_xCount_V_2_reg[9]_i_6_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_14_n_3 }),
        .O(\NLW_xCount_V_2_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_2[9]_i_15_n_3 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s
   (B,
    D,
    ap_clk,
    E);
  output [15:0]B;
  input [15:0]D;
  input ap_clk;
  input [0:0]E;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire [15:0]d_read_reg_22;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(d_read_reg_22[15]),
        .I1(ap_return_int_reg[15]),
        .I2(E),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(E),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(E),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(E),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(E),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(E),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(E),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(E),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(d_read_reg_22[14]),
        .I1(ap_return_int_reg[14]),
        .I2(E),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(d_read_reg_22[13]),
        .I1(ap_return_int_reg[13]),
        .I2(E),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(d_read_reg_22[12]),
        .I1(ap_return_int_reg[12]),
        .I2(E),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(E),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(E),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(E),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(E),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(E),
        .O(B[7]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s
   (D,
    \ap_CS_fsm_reg[1] ,
    Q,
    icmp_ln455_reg_614,
    \d_read_reg_22_reg[15]_0 ,
    ap_clk);
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input [1:0]Q;
  input icmp_ln455_reg_614;
  input [15:0]\d_read_reg_22_reg[15]_0 ;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [15:0]d_read_reg_22;
  wire [15:0]\d_read_reg_22_reg[15]_0 ;
  wire icmp_ln455_fu_547_p2;
  wire icmp_ln455_reg_614;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[0]),
        .I1(icmp_ln455_fu_547_p2),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[1]),
        .I1(icmp_ln455_fu_547_p2),
        .I2(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_3__0_n_3 ),
        .I1(d_read_reg_22[8]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[3]),
        .I4(d_read_reg_22[1]),
        .I5(\ap_CS_fsm[3]_i_4__0_n_3 ),
        .O(icmp_ln455_fu_547_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(d_read_reg_22[13]),
        .I1(d_read_reg_22[12]),
        .I2(d_read_reg_22[9]),
        .I3(d_read_reg_22[14]),
        .O(\ap_CS_fsm[3]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(d_read_reg_22[5]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[11]),
        .I3(d_read_reg_22[15]),
        .I4(\ap_CS_fsm[3]_i_5_n_3 ),
        .O(\ap_CS_fsm[3]_i_4__0_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(d_read_reg_22[4]),
        .I1(d_read_reg_22[2]),
        .I2(d_read_reg_22[6]),
        .I3(d_read_reg_22[7]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln455_reg_614[0]_i_1 
       (.I0(icmp_ln455_fu_547_p2),
        .I1(Q[0]),
        .I2(icmp_ln455_reg_614),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    ap_done,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    \ap_CS_fsm_reg[5] ,
    m_axis_video_TREADY,
    Q,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    ap_start,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]D;
  output ap_done;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input \ap_CS_fsm_reg[5] ;
  input m_axis_video_TREADY;
  input [1:0]Q;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input ap_start;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAAA20A0)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(B_V_data_1_sel_wr01_out),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF4FF44FF44444444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(m_axis_video_TREADY),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hBAFAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8A0A)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(B_V_data_1_sel_wr01_out),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_ready,
    ap_rst_n,
    internal_full_n_reg_0,
    tpgForeground_U0_ap_start,
    start_once_reg,
    Q,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input tpgForeground_U0_ap_start;
  input start_once_reg;
  input [0:0]Q;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(\mOutPtr[1]_i_2__0_n_3 ),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr[1]_i_2__0_n_3 ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2DDDDDDDD2222222)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Q),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(\mOutPtr[1]_i_2__0_n_3 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2__0 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(tpgForeground_U0_ap_start),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0
   (start_for_tpgForeground_U0_full_n,
    tpgForeground_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    internal_empty_n_reg_1,
    ap_rst_n,
    internal_full_n_reg_0,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg,
    start_once_reg_0,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    Q,
    CO,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_tpgForeground_U0_full_n;
  output tpgForeground_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  input start_once_reg_0;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr[1]_i_2_n_3 ),
        .I4(tpgForeground_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(tpgForeground_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr[1]_i_2_n_3 ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(start_for_tpgForeground_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1EEEEEEEE1111111)) 
    \mOutPtr[0]_i_1 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(tpgForeground_U0_ap_start),
        .I3(CO),
        .I4(Q),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[0]_i_2__0 
       (.I0(tpgForeground_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hD555BFFF2AAA4000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(Q),
        .I2(CO),
        .I3(tpgForeground_U0_ap_start),
        .I4(\mOutPtr[1]_i_2_n_3 ),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_2 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .O(\mOutPtr[1]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground
   (\q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[3] ,
    \q0_reg[7]_0 ,
    \or_ln1756_2_reg_867_reg[0] ,
    \q0_reg[1]_2 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter14_reg,
    ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter16_reg,
    \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] ,
    trunc_ln520_reg_3117_pp0_iter12_reg,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ,
    \x_fu_450_reg[14] ,
    and_ln1219_reg_3172_pp0_iter13_reg,
    redYuv_load_reg_3506,
    grnYuv_load_reg_3501,
    bluYuv_load_reg_3496,
    blkYuv_load_reg_3491,
    whiYuv_load_reg_3486,
    ref_tmp29_0_reg_3419,
    ref_tmp35_0_reg_3388,
    \phi_mul_fu_446_reg[14] ,
    ap_ce_reg_reg,
    ap_enable_reg_pp0_iter16_reg_0,
    tpgBarSelRgb_r_load_reg_3471,
    tpgBarSelRgb_b_load_reg_3481,
    \int_colorFormat_reg[2] ,
    \int_colorFormat_reg[4] ,
    \int_colorFormat_reg[7] ,
    Q,
    in,
    \rampStart_load_reg_1211_reg[7]_0 ,
    \rampStart_reg[6]_0 ,
    \y_fu_250_reg[15]_0 ,
    start_once_reg,
    \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ,
    \g_2_reg_3524_pp0_iter14_reg_reg[7] ,
    \r_2_reg_3517_pp0_iter14_reg_reg[7] ,
    \rSerie_V_reg[27] ,
    \x_4_reg_3109_pp0_iter10_reg_reg[15] ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[4] ,
    DI,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    \ap_return_int_reg_reg[8] ,
    \select_ln1756_3_reg_862_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ,
    \ref_tmp35_1_reg_3393_reg[6] ,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ,
    \select_ln232_reg_3383_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    \select_ln1487_reg_3403_reg[3] ,
    \select_ln1487_reg_3403_reg[7] ,
    \select_ln1487_reg_3403_reg[4] ,
    \g_2_reg_3524_pp0_iter14_reg_reg[4] ,
    \b_reg_3223_pp0_iter14_reg_reg[0] ,
    \b_reg_3223_pp0_iter14_reg_reg[1] ,
    \b_reg_3223_pp0_iter14_reg_reg[2] ,
    \b_reg_3223_pp0_iter14_reg_reg[5] ,
    \b_reg_3223_pp0_iter14_reg_reg[7] ,
    \select_ln1487_reg_3403_reg[0] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6] ,
    \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[0] ,
    \tpgBarSelYuv_u_load_reg_3466_reg[6] ,
    \tpgBarSelRgb_g_load_reg_3476_reg[1] ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[7] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[4] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[0] ,
    \rSerie_V_reg[26] ,
    \ref_tmp35_1_reg_3393_reg[6]_0 ,
    \rampVal_loc_0_fu_298_reg[7]_0 ,
    ap_enable_reg_pp0_iter15_reg_0,
    \select_ln1487_reg_3403_reg[6] ,
    \add_ln1314_reg_3449_reg[6] ,
    \add_ln1314_reg_3449_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_1 ,
    \phi_mul_fu_446_reg[15] ,
    \select_ln259_reg_3511_reg[7] ,
    \select_ln259_reg_3511_reg[7]_0 ,
    \add_ln1259_2_reg_3414_reg[16] ,
    \add_ln1259_2_reg_3414_reg[16]_0 ,
    \add_ln1259_2_reg_3414_reg[16]_1 ,
    \add_ln1259_2_reg_3414_reg[16]_2 ,
    \add_ln1259_2_reg_3414_reg[16]_3 ,
    \add_ln1259_3_reg_3409_reg[8] ,
    \add_ln1258_1_reg_3282_reg[14] ,
    \ap_CS_fsm_reg[3]_0 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ,
    \rampVal_loc_0_fu_298_reg[5]_0 ,
    ap_enable_reg_pp0_iter15_reg_1,
    ap_enable_reg_pp0_iter15_reg_2,
    ap_enable_reg_pp0_iter15_reg_3,
    ap_enable_reg_pp0_iter15_reg_4,
    \ap_CS_fsm_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[0] ,
    \newSel47_reg_872_reg[7] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ,
    \select_ln1756_3_reg_862_reg[0] ,
    \pix_val_V_7_reg_877_reg[7] ,
    ref_tmp27_2_reg_3444,
    \ref_tmp29_2_reg_3429_reg[7] ,
    \ref_tmp35_2_reg_3398_reg[7] ,
    \tmp_5_reg_3378_reg[7] ,
    tmp_val_1_reg_3368,
    \ref_tmp27_1_reg_3439_reg[7] ,
    \ref_tmp29_1_reg_3424_reg[7] ,
    \select_ln232_reg_3383_reg[5] ,
    \tmp_3_reg_3373_reg[5] ,
    \tpgBarSelYuv_y_load_reg_3455_reg[7] ,
    ref_tmp27_0_reg_3434,
    \tmp_val_3_reg_3363_reg[7] ,
    \select_ln260_reg_1217_reg[7]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q1_reg,
    p_reg_reg,
    p_reg_reg_0,
    add_ln1259_2_reg_34140,
    p_reg_reg_1,
    \redYuv_load_reg_3506_reg[4] ,
    \grnYuv_load_reg_3501_reg[7] ,
    \bluYuv_load_reg_3496_reg[6] ,
    \blkYuv_load_reg_3491_reg[7] ,
    \whiYuv_load_reg_3486_reg[6] ,
    E,
    \ref_tmp35_2_reg_3398_reg[7]_0 ,
    \q0_reg[7]_1 ,
    O,
    \phi_mul_fu_446_reg[7] ,
    \phi_mul_fu_446_reg[11] ,
    \phi_mul_fu_446_reg[15]_0 ,
    \q0_reg[7]_2 ,
    q0_reg,
    \rampVal_3_flag_1_fu_462_reg[0] ,
    \icmp_ln1050_reg_3176_reg[0] ,
    \hdata_flag_1_fu_458_reg[0] ,
    \rampVal_2_flag_1_fu_454_reg[0] ,
    cmp6_i_fu_650_p2,
    \tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ,
    ref_tmp27_0_reg_34340,
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg,
    \grnYuv_load_reg_3501_reg[4] ,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \redYuv_load_reg_3506_reg[3] ,
    \ref_tmp27_1_reg_3439_reg[7]_0 ,
    p_0_2_0_0_0493_lcssa502_fu_2620,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ,
    icmp_ln518_fu_858_p2_carry__0_0,
    \y_fu_250_reg[0]_0 ,
    \rampStart_reg[7]_0 ,
    \rampStart_reg[3]_0 ,
    \rampStart_reg[7]_1 ,
    and_ln1756_fu_479_p2,
    \gSerie_V_reg[21] ,
    rSerie_V0,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ,
    \newSel47_reg_872_reg[5] ,
    \newSel47_reg_872_reg[5]_0 ,
    \pix_val_V_7_reg_877_reg[0] ,
    \select_ln1756_3_reg_862_reg[1] ,
    \select_ln1756_3_reg_862_reg[3] ,
    \xCount_V_2_reg[9] ,
    \yCount_V_2_reg[0]_0 ,
    \x_fu_450_reg[15]_i_4 ,
    \icmp_ln1428_reg_567_reg[0]_i_2 ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[3] ,
    icmp_ln518_fu_858_p2_carry__0_1,
    \icmp_ln1404_2_reg_547_reg[0]_i_2_0 ,
    \yCount_V_2_reg[9]_i_5 ,
    \xCount_V_2[7]_i_4 ,
    \xCount_V_2[7]_i_5 ,
    S,
    CO,
    \icmp_ln1404_2_reg_547_reg[0] ,
    \ref_tmp29_1_reg_3424_reg[7]_0 ,
    \ref_tmp29_1_reg_3424_reg[6] ,
    \q0_reg[6] ,
    trunc_ln5_fu_233_p4,
    add_ln1511_fu_249_p2,
    trunc_ln1_fu_231_p4,
    add_ln1329_fu_247_p2,
    \grnYuv_load_reg_3501_reg[4]_0 ,
    \redYuv_load_reg_3506_reg[3]_0 ,
    \grnYuv_load_reg_3501_reg[4]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ,
    ap_rst_n,
    \tmp_3_reg_3373_reg[0] ,
    \zonePlateVAddr_loc_0_fu_286_reg[8]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ,
    \hBarSel_2_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ,
    \rampVal_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \zonePlateVDelta_reg[15]_i_4 ,
    \phi_mul_fu_446_reg[15]_1 ,
    add_ln1298_fu_1483_p2,
    \hBarSel_4_loc_0_fu_294_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ,
    \x_fu_450_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ,
    \xBar_V_loc_0_fu_290_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg,
    start_for_tpgForeground_U0_full_n,
    \hdata_new_0_fu_278_reg[0]_0 ,
    \select_ln259_reg_3511_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ,
    \rampVal_2_loc_0_fu_266_reg[7]_0 ,
    \rampVal_3_loc_0_fu_302_reg[7]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1,
    \or_ln1756_2_reg_867_reg[0]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i,
    \newSel47_reg_872_reg[7]_0 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ,
    \select_ln1756_3_reg_862_reg[6] ,
    \pix_val_V_7_reg_877_reg[7]_0 ,
    \ap_return_int_reg_reg[9] ,
    \select_ln1487_reg_3403_reg[0]_0 ,
    \ref_tmp35_2_reg_3398_reg[7]_1 ,
    \tmp_5_reg_3378_reg[7]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ,
    \g_2_reg_3524_reg[7] ,
    \hBarSel_4_loc_0_fu_294_reg[1]_0 ,
    \zonePlateVDelta_reg[15]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 );
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output [1:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[7]_0 ;
  output \or_ln1756_2_reg_867_reg[0] ;
  output \q0_reg[1]_2 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter12_reg;
  output ap_enable_reg_pp0_iter14_reg;
  output ap_enable_reg_pp0_iter15_reg;
  output ap_enable_reg_pp0_iter16_reg;
  output \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] ;
  output trunc_ln520_reg_3117_pp0_iter12_reg;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  output [2:0]\x_fu_450_reg[14] ;
  output and_ln1219_reg_3172_pp0_iter13_reg;
  output [2:0]redYuv_load_reg_3506;
  output [2:0]grnYuv_load_reg_3501;
  output [2:0]bluYuv_load_reg_3496;
  output [0:0]blkYuv_load_reg_3491;
  output [0:0]whiYuv_load_reg_3486;
  output [0:0]ref_tmp29_0_reg_3419;
  output [0:0]ref_tmp35_0_reg_3388;
  output [14:0]\phi_mul_fu_446_reg[14] ;
  output [0:0]ap_ce_reg_reg;
  output ap_enable_reg_pp0_iter16_reg_0;
  output [0:0]tpgBarSelRgb_r_load_reg_3471;
  output [0:0]tpgBarSelRgb_b_load_reg_3481;
  output \int_colorFormat_reg[2] ;
  output \int_colorFormat_reg[4] ;
  output \int_colorFormat_reg[7] ;
  output [0:0]Q;
  output [23:0]in;
  output [6:0]\rampStart_load_reg_1211_reg[7]_0 ;
  output [6:0]\rampStart_reg[6]_0 ;
  output [3:0]\y_fu_250_reg[15]_0 ;
  output start_once_reg;
  output \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  output [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7] ;
  output [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7] ;
  output [7:0]\rSerie_V_reg[27] ;
  output [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15] ;
  output [3:0]\xCount_V_2_reg[7] ;
  output [1:0]\xCount_V_2_reg[4] ;
  output [1:0]DI;
  output [6:0]\yCount_V_2_reg[9] ;
  output [0:0]\yCount_V_2_reg[0] ;
  output [5:0]\ap_return_int_reg_reg[8] ;
  output \select_ln1756_3_reg_862_reg[2] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  output \ref_tmp35_1_reg_3393_reg[6] ;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  output \select_ln232_reg_3383_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output \select_ln1487_reg_3403_reg[3] ;
  output [7:0]\select_ln1487_reg_3403_reg[7] ;
  output \select_ln1487_reg_3403_reg[4] ;
  output \g_2_reg_3524_pp0_iter14_reg_reg[4] ;
  output \b_reg_3223_pp0_iter14_reg_reg[0] ;
  output \b_reg_3223_pp0_iter14_reg_reg[1] ;
  output \b_reg_3223_pp0_iter14_reg_reg[2] ;
  output \b_reg_3223_pp0_iter14_reg_reg[5] ;
  output \b_reg_3223_pp0_iter14_reg_reg[7] ;
  output \select_ln1487_reg_3403_reg[0] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6] ;
  output \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[0] ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[6] ;
  output \tpgBarSelRgb_g_load_reg_3476_reg[1] ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[7] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[7] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[4] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[0] ;
  output \rSerie_V_reg[26] ;
  output [0:0]\ref_tmp35_1_reg_3393_reg[6]_0 ;
  output [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  output ap_enable_reg_pp0_iter15_reg_0;
  output \select_ln1487_reg_3403_reg[6] ;
  output \add_ln1314_reg_3449_reg[6] ;
  output [7:0]\add_ln1314_reg_3449_reg[7] ;
  output [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  output [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  output [0:0]\phi_mul_fu_446_reg[15] ;
  output \select_ln259_reg_3511_reg[7] ;
  output [7:0]\select_ln259_reg_3511_reg[7]_0 ;
  output \add_ln1259_2_reg_3414_reg[16] ;
  output \add_ln1259_2_reg_3414_reg[16]_0 ;
  output \add_ln1259_2_reg_3414_reg[16]_1 ;
  output \add_ln1259_2_reg_3414_reg[16]_2 ;
  output \add_ln1259_2_reg_3414_reg[16]_3 ;
  output \add_ln1259_3_reg_3409_reg[8] ;
  output [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  output \rampVal_loc_0_fu_298_reg[5]_0 ;
  output ap_enable_reg_pp0_iter15_reg_1;
  output ap_enable_reg_pp0_iter15_reg_2;
  output ap_enable_reg_pp0_iter15_reg_3;
  output ap_enable_reg_pp0_iter15_reg_4;
  output \ap_CS_fsm_reg[4]_0 ;
  output [1:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[0] ;
  output [7:0]\newSel47_reg_872_reg[7] ;
  output [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  output [0:0]\select_ln1756_3_reg_862_reg[0] ;
  output [7:0]\pix_val_V_7_reg_877_reg[7] ;
  output [3:0]ref_tmp27_2_reg_3444;
  output [1:0]\ref_tmp29_2_reg_3429_reg[7] ;
  output [1:0]\ref_tmp35_2_reg_3398_reg[7] ;
  output [7:0]\tmp_5_reg_3378_reg[7] ;
  output [7:0]tmp_val_1_reg_3368;
  output [4:0]\ref_tmp27_1_reg_3439_reg[7] ;
  output [1:0]\ref_tmp29_1_reg_3424_reg[7] ;
  output [5:0]\select_ln232_reg_3383_reg[5] ;
  output [5:0]\tmp_3_reg_3373_reg[5] ;
  output [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7] ;
  output [7:0]ref_tmp27_0_reg_3434;
  output [6:0]\tmp_val_3_reg_3363_reg[7] ;
  output [7:0]\select_ln260_reg_1217_reg[7]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input q1_reg;
  input [15:0]p_reg_reg;
  input p_reg_reg_0;
  input add_ln1259_2_reg_34140;
  input p_reg_reg_1;
  input \redYuv_load_reg_3506_reg[4] ;
  input \grnYuv_load_reg_3501_reg[7] ;
  input \bluYuv_load_reg_3496_reg[6] ;
  input \blkYuv_load_reg_3491_reg[7] ;
  input \whiYuv_load_reg_3486_reg[6] ;
  input [0:0]E;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7] ;
  input [3:0]\phi_mul_fu_446_reg[11] ;
  input [3:0]\phi_mul_fu_446_reg[15]_0 ;
  input \q0_reg[7]_2 ;
  input q0_reg;
  input \rampVal_3_flag_1_fu_462_reg[0] ;
  input \icmp_ln1050_reg_3176_reg[0] ;
  input \hdata_flag_1_fu_458_reg[0] ;
  input \rampVal_2_flag_1_fu_454_reg[0] ;
  input cmp6_i_fu_650_p2;
  input [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  input ref_tmp27_0_reg_34340;
  input grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg;
  input [1:0]\grnYuv_load_reg_3501_reg[4] ;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  input \xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \redYuv_load_reg_3506_reg[3] ;
  input [7:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  input p_0_2_0_0_0493_lcssa502_fu_2620;
  input [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ;
  input [0:0]icmp_ln518_fu_858_p2_carry__0_0;
  input [0:0]\y_fu_250_reg[0]_0 ;
  input [7:0]\rampStart_reg[7]_0 ;
  input [3:0]\rampStart_reg[3]_0 ;
  input [2:0]\rampStart_reg[7]_1 ;
  input and_ln1756_fu_479_p2;
  input \gSerie_V_reg[21] ;
  input rSerie_V0;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  input \newSel47_reg_872_reg[5] ;
  input \newSel47_reg_872_reg[5]_0 ;
  input \pix_val_V_7_reg_877_reg[0] ;
  input \select_ln1756_3_reg_862_reg[1] ;
  input \select_ln1756_3_reg_862_reg[3] ;
  input \xCount_V_2_reg[9] ;
  input [0:0]\yCount_V_2_reg[0]_0 ;
  input [12:0]\x_fu_450_reg[15]_i_4 ;
  input [13:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  input [5:0]\xCount_V_2_reg[9]_0 ;
  input [1:0]\xCount_V_2_reg[3] ;
  input [11:0]icmp_ln518_fu_858_p2_carry__0_1;
  input [13:0]\icmp_ln1404_2_reg_547_reg[0]_i_2_0 ;
  input [2:0]\yCount_V_2_reg[9]_i_5 ;
  input \xCount_V_2[7]_i_4 ;
  input \xCount_V_2[7]_i_5 ;
  input [0:0]S;
  input [0:0]CO;
  input [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  input \ref_tmp29_1_reg_3424_reg[7]_0 ;
  input \ref_tmp29_1_reg_3424_reg[6] ;
  input \q0_reg[6] ;
  input [9:0]trunc_ln5_fu_233_p4;
  input [9:0]add_ln1511_fu_249_p2;
  input [9:0]trunc_ln1_fu_231_p4;
  input [9:0]add_ln1329_fu_247_p2;
  input \grnYuv_load_reg_3501_reg[4]_0 ;
  input \redYuv_load_reg_3506_reg[3]_0 ;
  input \grnYuv_load_reg_3501_reg[4]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  input ap_rst_n;
  input \tmp_3_reg_3373_reg[0] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[8]_0 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  input \hBarSel_2_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  input \rampVal_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  input [0:0]\phi_mul_fu_446_reg[15]_1 ;
  input [15:0]add_ln1298_fu_1483_p2;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  input [0:0]\x_fu_450_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  input \xBar_V_loc_0_fu_290_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  input start_for_tpgForeground_U0_full_n;
  input \hdata_new_0_fu_278_reg[0]_0 ;
  input [0:0]\select_ln259_reg_3511_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ;
  input \rampVal_2_loc_0_fu_266_reg[7]_0 ;
  input \rampVal_3_loc_0_fu_302_reg[7]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  input [1:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1;
  input \or_ln1756_2_reg_867_reg[0]_0 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  input [3:0]\newSel47_reg_872_reg[7]_0 ;
  input [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  input [1:0]\select_ln1756_3_reg_862_reg[6] ;
  input [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input [0:0]\select_ln1487_reg_3403_reg[0]_0 ;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  input [0:0]\tmp_5_reg_3378_reg[7]_0 ;
  input [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  input [0:0]\g_2_reg_3524_reg[7] ;
  input \hBarSel_4_loc_0_fu_294_reg[1]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  wire [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  wire [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  wire add_ln1259_2_reg_34140;
  wire \add_ln1259_2_reg_3414_reg[16] ;
  wire \add_ln1259_2_reg_3414_reg[16]_0 ;
  wire \add_ln1259_2_reg_3414_reg[16]_1 ;
  wire \add_ln1259_2_reg_3414_reg[16]_2 ;
  wire \add_ln1259_2_reg_3414_reg[16]_3 ;
  wire \add_ln1259_3_reg_3409_reg[8] ;
  wire [15:0]add_ln1296_fu_1471_p2;
  wire [15:0]add_ln1298_fu_1483_p2;
  wire \add_ln1314_reg_3449_reg[6] ;
  wire [7:0]\add_ln1314_reg_3449_reg[7] ;
  wire [9:0]add_ln1329_fu_247_p2;
  wire [7:0]add_ln1488_fu_885_p2;
  wire add_ln1488_fu_885_p2_carry__0_i_1_n_3;
  wire add_ln1488_fu_885_p2_carry__0_i_2_n_3;
  wire add_ln1488_fu_885_p2_carry__0_i_3_n_3;
  wire add_ln1488_fu_885_p2_carry__0_i_4_n_3;
  wire add_ln1488_fu_885_p2_carry__0_n_4;
  wire add_ln1488_fu_885_p2_carry__0_n_5;
  wire add_ln1488_fu_885_p2_carry__0_n_6;
  wire add_ln1488_fu_885_p2_carry_i_1_n_3;
  wire add_ln1488_fu_885_p2_carry_i_2_n_3;
  wire add_ln1488_fu_885_p2_carry_i_3_n_3;
  wire add_ln1488_fu_885_p2_carry_i_4_n_3;
  wire add_ln1488_fu_885_p2_carry_n_3;
  wire add_ln1488_fu_885_p2_carry_n_4;
  wire add_ln1488_fu_885_p2_carry_n_5;
  wire add_ln1488_fu_885_p2_carry_n_6;
  wire [7:0]add_ln1488_reg_1245;
  wire [9:0]add_ln1511_fu_249_p2;
  wire [7:0]add_ln705_fu_931_p2;
  wire add_ln705_fu_931_p2_carry__0_i_1_n_3;
  wire add_ln705_fu_931_p2_carry__0_n_4;
  wire add_ln705_fu_931_p2_carry__0_n_5;
  wire add_ln705_fu_931_p2_carry__0_n_6;
  wire add_ln705_fu_931_p2_carry_n_3;
  wire add_ln705_fu_931_p2_carry_n_4;
  wire add_ln705_fu_931_p2_carry_n_5;
  wire add_ln705_fu_931_p2_carry_n_6;
  wire and_ln1219_reg_3172;
  wire \and_ln1219_reg_3172[0]_i_1_n_3 ;
  wire and_ln1219_reg_3172_pp0_iter13_reg;
  wire \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ;
  wire and_ln1292_reg_3168;
  wire \and_ln1292_reg_3168[0]_i_1_n_3 ;
  wire and_ln1756_fu_479_p2;
  wire \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm15_out;
  wire ap_block_pp0_stage0_subdone;
  wire [0:0]ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter14_reg;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter15_reg_3;
  wire ap_enable_reg_pp0_iter15_reg_4;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire [5:0]\ap_return_int_reg_reg[8] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire ap_rst_n;
  wire \b_reg_3223_pp0_iter14_reg_reg[0] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[1] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[2] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[5] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[7] ;
  wire [0:0]blkYuv_load_reg_3491;
  wire \blkYuv_load_reg_3491_reg[7] ;
  wire [2:0]bluYuv_load_reg_3496;
  wire \bluYuv_load_reg_3496_reg[6] ;
  wire cmp12_i_fu_869_p2;
  wire cmp12_i_reg_1240;
  wire \cmp12_i_reg_1240[0]_i_2_n_3 ;
  wire \cmp12_i_reg_1240[0]_i_3_n_3 ;
  wire \cmp12_i_reg_1240[0]_i_4_n_3 ;
  wire cmp6_i_fu_650_p2;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire \gSerie_V_reg[21] ;
  wire \g_2_reg_3524_pp0_iter14_reg_reg[4] ;
  wire [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7] ;
  wire [0:0]\g_2_reg_3524_reg[7] ;
  wire [2:0]grnYuv_load_reg_3501;
  wire [1:0]\grnYuv_load_reg_3501_reg[4] ;
  wire \grnYuv_load_reg_3501_reg[4]_0 ;
  wire \grnYuv_load_reg_3501_reg[4]_1 ;
  wire \grnYuv_load_reg_3501_reg[7] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_147;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_148;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_198;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_199;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_200;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_201;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_202;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_203;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_204;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_205;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_206;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_207;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_208;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_274;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_275;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_276;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_277;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_278;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_279;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_280;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_281;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_282;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_283;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_284;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_285;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_286;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_287;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_288;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_289;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_29;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_290;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_291;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_292;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_293;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_294;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_295;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_296;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_297;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_298;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_299;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_300;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_302;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_303;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_304;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_305;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_306;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_307;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_308;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_309;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_318;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_319;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_320;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_321;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_339;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_340;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_341;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_342;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_344;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_347;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_349;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_368;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_369;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_47;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_48;
  wire [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr;
  wire \grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_1_fu_267_p2 ;
  wire \grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_fu_255_p2 ;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg;
  wire \grp_tpgPatternCrossHatch_fu_970/icmp_ln1404_2_fu_206_p2 ;
  wire grp_tpgPatternCrossHatch_fu_970_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_970_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  wire \grp_tpgPatternTartanColorBars_fu_1020/and_ln1379_1_fu_315_p2 ;
  wire grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_i_1_n_3;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1;
  wire [2:0]hBarSel_2;
  wire \hBarSel_2_reg[0]_0 ;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \hBarSel_4_loc_0_fu_294_reg[1]_0 ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2]_0 ;
  wire [7:0]hdata;
  wire hdata0;
  wire \hdata_flag_0_reg_400_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_458[0]_i_1_n_3 ;
  wire \hdata_flag_1_fu_458_reg[0] ;
  wire [7:0]hdata_loc_0_fu_274;
  wire [7:0]hdata_new_0_fu_278;
  wire hdata_new_0_fu_2780;
  wire \hdata_new_0_fu_278_reg[0]_0 ;
  wire icmp_ln1027_fu_1129_p2;
  wire icmp_ln1050_fu_1222_p2;
  wire icmp_ln1050_reg_3176;
  wire \icmp_ln1050_reg_3176[0]_i_1_n_3 ;
  wire \icmp_ln1050_reg_3176[0]_i_7_n_3 ;
  wire \icmp_ln1050_reg_3176[0]_i_8_n_3 ;
  wire \icmp_ln1050_reg_3176_reg[0] ;
  wire icmp_ln1285_reg_3164;
  wire \icmp_ln1285_reg_3164[0]_i_1_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_5_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_6_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_7_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_8_n_3 ;
  wire \icmp_ln1404_2_reg_547[0]_i_9_n_3 ;
  wire [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  wire [13:0]\icmp_ln1404_2_reg_547_reg[0]_i_2_0 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_2_n_6 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_3_n_3 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_3_n_4 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_3_n_5 ;
  wire \icmp_ln1404_2_reg_547_reg[0]_i_3_n_6 ;
  wire [13:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  wire \icmp_ln1518_1_reg_555[0]_i_2_n_3 ;
  wire \icmp_ln1518_1_reg_555[0]_i_3_n_3 ;
  wire \icmp_ln1518_1_reg_555[0]_i_4_n_3 ;
  wire \icmp_ln1518_1_reg_555[0]_i_5_n_3 ;
  wire \icmp_ln1518_1_reg_555[0]_i_6_n_3 ;
  wire \icmp_ln1518_1_reg_555[0]_i_7_n_3 ;
  wire icmp_ln518_fu_858_p2;
  wire [0:0]icmp_ln518_fu_858_p2_carry__0_0;
  wire [11:0]icmp_ln518_fu_858_p2_carry__0_1;
  wire icmp_ln518_fu_858_p2_carry__0_i_2_n_3;
  wire icmp_ln518_fu_858_p2_carry__0_n_6;
  wire icmp_ln518_fu_858_p2_carry_i_1_n_3;
  wire icmp_ln518_fu_858_p2_carry_i_3_n_3;
  wire icmp_ln518_fu_858_p2_carry_i_4_n_3;
  wire icmp_ln518_fu_858_p2_carry_n_3;
  wire icmp_ln518_fu_858_p2_carry_n_4;
  wire icmp_ln518_fu_858_p2_carry_n_5;
  wire icmp_ln518_fu_858_p2_carry_n_6;
  wire icmp_ln520_fu_1123_p2132_in;
  wire [23:0]in;
  wire \int_colorFormat_reg[2] ;
  wire \int_colorFormat_reg[4] ;
  wire \int_colorFormat_reg[7] ;
  wire \newSel47_reg_872_reg[5] ;
  wire \newSel47_reg_872_reg[5]_0 ;
  wire [7:0]\newSel47_reg_872_reg[7] ;
  wire [3:0]\newSel47_reg_872_reg[7]_0 ;
  wire or_ln1592_1_fu_914_p2;
  wire or_ln1592_1_reg_1255;
  wire or_ln1592_2_fu_920_p2;
  wire or_ln1592_2_reg_1260;
  wire or_ln1592_fu_902_p2;
  wire or_ln1592_reg_1250;
  wire \or_ln1756_2_reg_867_reg[0] ;
  wire \or_ln1756_2_reg_867_reg[0]_0 ;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 ;
  wire p_0_1_0_0_0491_lcssa499_fu_2580;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  wire p_0_2_0_0_0493_lcssa502_fu_2620;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ;
  wire [7:0]p_1_in;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [3:0]\phi_mul_fu_446_reg[11] ;
  wire [14:0]\phi_mul_fu_446_reg[14] ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire [3:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [3:0]\phi_mul_fu_446_reg[7] ;
  wire \pix_val_V_7_reg_877_reg[0] ;
  wire [7:0]\pix_val_V_7_reg_877_reg[7] ;
  wire [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[1]_i_2_n_3 ;
  wire \q0[5]_i_1_n_3 ;
  wire \q0[6]_i_1_n_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire q0_reg;
  wire [0:0]\q0_reg[0] ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[3] ;
  wire [1:0]\q0_reg[3]_0 ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire q1_reg;
  wire rSerie_V0;
  wire \rSerie_V_reg[26] ;
  wire [7:0]\rSerie_V_reg[27] ;
  wire [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7] ;
  wire [5:5]rampStart_load_reg_1211;
  wire [6:0]\rampStart_load_reg_1211_reg[7]_0 ;
  wire [7:7]rampStart_reg;
  wire [3:0]\rampStart_reg[3]_0 ;
  wire [6:0]\rampStart_reg[6]_0 ;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire [2:0]\rampStart_reg[7]_1 ;
  wire [7:0]rampVal;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_3 ;
  wire \rampVal[5]_i_2_n_3 ;
  wire \rampVal[7]_i_4_n_3 ;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:0]rampVal_2;
  wire rampVal_20;
  wire \rampVal_2_flag_0_reg_412_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_454[0]_i_1_n_3 ;
  wire \rampVal_2_flag_1_fu_454_reg[0] ;
  wire [7:0]rampVal_2_loc_0_fu_266;
  wire \rampVal_2_loc_0_fu_266_reg[7]_0 ;
  wire [7:0]rampVal_2_new_0_fu_270;
  wire rampVal_2_new_0_fu_2700;
  wire \rampVal_3_flag_0_reg_388_reg_n_3_[0] ;
  wire \rampVal_3_flag_1_fu_462[0]_i_1_n_3 ;
  wire \rampVal_3_flag_1_fu_462_reg[0] ;
  wire [7:0]rampVal_3_loc_0_fu_302;
  wire \rampVal_3_loc_0_fu_302_reg[7]_0 ;
  wire [7:0]rampVal_3_new_0_fu_306;
  wire rampVal_3_new_0_fu_3060;
  wire \rampVal_loc_0_fu_298[3]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_298_reg[5]_0 ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  wire \rampVal_reg[0]_0 ;
  wire [2:0]redYuv_load_reg_3506;
  wire \redYuv_load_reg_3506_reg[3] ;
  wire \redYuv_load_reg_3506_reg[3]_0 ;
  wire \redYuv_load_reg_3506_reg[4] ;
  wire [7:0]ref_tmp27_0_reg_3434;
  wire ref_tmp27_0_reg_34340;
  wire [4:0]\ref_tmp27_1_reg_3439_reg[7] ;
  wire [7:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  wire [3:0]ref_tmp27_2_reg_3444;
  wire [0:0]ref_tmp29_0_reg_3419;
  wire \ref_tmp29_1_reg_3424_reg[6] ;
  wire [1:0]\ref_tmp29_1_reg_3424_reg[7] ;
  wire \ref_tmp29_1_reg_3424_reg[7]_0 ;
  wire [1:0]\ref_tmp29_2_reg_3429_reg[7] ;
  wire [0:0]ref_tmp35_0_reg_3388;
  wire \ref_tmp35_1_reg_3393_reg[6] ;
  wire [0:0]\ref_tmp35_1_reg_3393_reg[6]_0 ;
  wire [1:0]\ref_tmp35_2_reg_3398_reg[7] ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  wire \select_ln1487_reg_3403_reg[0] ;
  wire [0:0]\select_ln1487_reg_3403_reg[0]_0 ;
  wire \select_ln1487_reg_3403_reg[3] ;
  wire \select_ln1487_reg_3403_reg[4] ;
  wire \select_ln1487_reg_3403_reg[6] ;
  wire [7:0]\select_ln1487_reg_3403_reg[7] ;
  wire [0:0]\select_ln1756_3_reg_862_reg[0] ;
  wire \select_ln1756_3_reg_862_reg[1] ;
  wire \select_ln1756_3_reg_862_reg[2] ;
  wire \select_ln1756_3_reg_862_reg[3] ;
  wire [1:0]\select_ln1756_3_reg_862_reg[6] ;
  wire [5:0]\select_ln232_reg_3383_reg[5] ;
  wire \select_ln232_reg_3383_reg[7] ;
  wire [0:0]\select_ln259_reg_3511_reg[0] ;
  wire \select_ln259_reg_3511_reg[7] ;
  wire [7:0]\select_ln259_reg_3511_reg[7]_0 ;
  wire select_ln260_reg_1217;
  wire [7:0]\select_ln260_reg_1217_reg[7]_0 ;
  wire shiftReg_ce;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire \tmp_3_reg_3373_reg[0] ;
  wire [5:0]\tmp_3_reg_3373_reg[5] ;
  wire [7:0]\tmp_5_reg_3378_reg[7] ;
  wire [0:0]\tmp_5_reg_3378_reg[7]_0 ;
  wire [7:0]tmp_val_1_reg_3368;
  wire [6:0]\tmp_val_3_reg_3363_reg[7] ;
  wire [0:0]tpgBarSelRgb_b_load_reg_3481;
  wire \tpgBarSelRgb_b_load_reg_3481[1]_i_1_n_3 ;
  wire [1:1]tpgBarSelRgb_g_load_reg_3476;
  wire \tpgBarSelRgb_g_load_reg_3476[1]_i_1_n_3 ;
  wire \tpgBarSelRgb_g_load_reg_3476_reg[1] ;
  wire [0:0]tpgBarSelRgb_r_load_reg_3471;
  wire \tpgBarSelRgb_r_load_reg_3471[1]_i_1_n_3 ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[0] ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[6] ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[7] ;
  wire [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[0] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[4] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[7] ;
  wire [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  wire [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7] ;
  wire [9:0]trunc_ln1_fu_231_p4;
  wire \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] ;
  wire trunc_ln520_reg_3117_pp0_iter12_reg;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  wire trunc_ln520_reg_3117_pp0_iter9_reg;
  wire [9:0]trunc_ln5_fu_233_p4;
  wire [0:0]whiYuv_load_reg_3486;
  wire \whiYuv_load_reg_3486_reg[6] ;
  wire [10:0]xBar_V;
  wire xBar_V0;
  wire [10:0]xBar_V_loc_0_fu_290;
  wire \xBar_V_loc_0_fu_290_reg[0]_0 ;
  wire \xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire \xCount_V_2[7]_i_4 ;
  wire \xCount_V_2[7]_i_5 ;
  wire [1:0]\xCount_V_2_reg[3] ;
  wire [1:0]\xCount_V_2_reg[4] ;
  wire [3:0]\xCount_V_2_reg[7] ;
  wire \xCount_V_2_reg[9] ;
  wire [5:0]\xCount_V_2_reg[9]_0 ;
  wire [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15] ;
  wire [15:1]x_4_reg_3109_pp0_iter9_reg;
  wire [0:0]\x_fu_450_reg[0] ;
  wire [2:0]\x_fu_450_reg[14] ;
  wire [12:0]\x_fu_450_reg[15]_i_4 ;
  wire \yCount_V_1[5]_i_6_n_3 ;
  wire [0:0]\yCount_V_2_reg[0] ;
  wire [0:0]\yCount_V_2_reg[0]_0 ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire [2:0]\yCount_V_2_reg[9]_i_5 ;
  wire [14:0]y_3_reg_1232;
  wire \y_fu_250[0]_i_3_n_3 ;
  wire [0:0]\y_fu_250_reg[0]_0 ;
  wire \y_fu_250_reg[0]_i_2_n_10 ;
  wire \y_fu_250_reg[0]_i_2_n_3 ;
  wire \y_fu_250_reg[0]_i_2_n_4 ;
  wire \y_fu_250_reg[0]_i_2_n_5 ;
  wire \y_fu_250_reg[0]_i_2_n_6 ;
  wire \y_fu_250_reg[0]_i_2_n_7 ;
  wire \y_fu_250_reg[0]_i_2_n_8 ;
  wire \y_fu_250_reg[0]_i_2_n_9 ;
  wire \y_fu_250_reg[12]_i_1_n_10 ;
  wire \y_fu_250_reg[12]_i_1_n_4 ;
  wire \y_fu_250_reg[12]_i_1_n_5 ;
  wire \y_fu_250_reg[12]_i_1_n_6 ;
  wire \y_fu_250_reg[12]_i_1_n_7 ;
  wire \y_fu_250_reg[12]_i_1_n_8 ;
  wire \y_fu_250_reg[12]_i_1_n_9 ;
  wire [3:0]\y_fu_250_reg[15]_0 ;
  wire \y_fu_250_reg[4]_i_1_n_10 ;
  wire \y_fu_250_reg[4]_i_1_n_3 ;
  wire \y_fu_250_reg[4]_i_1_n_4 ;
  wire \y_fu_250_reg[4]_i_1_n_5 ;
  wire \y_fu_250_reg[4]_i_1_n_6 ;
  wire \y_fu_250_reg[4]_i_1_n_7 ;
  wire \y_fu_250_reg[4]_i_1_n_8 ;
  wire \y_fu_250_reg[4]_i_1_n_9 ;
  wire \y_fu_250_reg[8]_i_1_n_10 ;
  wire \y_fu_250_reg[8]_i_1_n_3 ;
  wire \y_fu_250_reg[8]_i_1_n_4 ;
  wire \y_fu_250_reg[8]_i_1_n_5 ;
  wire \y_fu_250_reg[8]_i_1_n_6 ;
  wire \y_fu_250_reg[8]_i_1_n_7 ;
  wire \y_fu_250_reg[8]_i_1_n_8 ;
  wire \y_fu_250_reg[8]_i_1_n_9 ;
  wire \y_fu_250_reg_n_3_[0] ;
  wire \y_fu_250_reg_n_3_[10] ;
  wire \y_fu_250_reg_n_3_[11] ;
  wire \y_fu_250_reg_n_3_[12] ;
  wire \y_fu_250_reg_n_3_[13] ;
  wire \y_fu_250_reg_n_3_[14] ;
  wire \y_fu_250_reg_n_3_[1] ;
  wire \y_fu_250_reg_n_3_[2] ;
  wire \y_fu_250_reg_n_3_[3] ;
  wire \y_fu_250_reg_n_3_[4] ;
  wire \y_fu_250_reg_n_3_[5] ;
  wire \y_fu_250_reg_n_3_[9] ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[11]_i_3_n_3 ;
  wire \zonePlateVAddr[11]_i_4_n_3 ;
  wire \zonePlateVAddr[11]_i_5_n_3 ;
  wire \zonePlateVAddr[11]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_5_n_3 ;
  wire \zonePlateVAddr[15]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_7_n_3 ;
  wire \zonePlateVAddr[15]_i_8_n_3 ;
  wire \zonePlateVAddr[3]_i_2_n_3 ;
  wire \zonePlateVAddr[3]_i_3_n_3 ;
  wire \zonePlateVAddr[3]_i_4_n_3 ;
  wire \zonePlateVAddr[3]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire [15:0]zonePlateVAddr_loc_0_fu_286;
  wire \zonePlateVAddr_loc_0_fu_286_reg[8]_0 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_4 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_5 ;
  wire \zonePlateVAddr_reg[15]_i_4_n_6 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_3 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_4 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_5 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire [15:0]zonePlateVDelta;
  wire zonePlateVDelta0;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15]_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8]_0 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  wire [3:3]NLW_add_ln1488_fu_885_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln705_fu_931_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]\NLW_icmp_ln1404_2_reg_547_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1404_2_reg_547_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1404_2_reg_547_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln518_fu_858_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln518_fu_858_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln518_fu_858_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_y_fu_250_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_885_p2_carry
       (.CI(1'b0),
        .CO({add_ln1488_fu_885_p2_carry_n_3,add_ln1488_fu_885_p2_carry_n_4,add_ln1488_fu_885_p2_carry_n_5,add_ln1488_fu_885_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[6]_0 [3:0]),
        .O(add_ln1488_fu_885_p2[3:0]),
        .S({add_ln1488_fu_885_p2_carry_i_1_n_3,add_ln1488_fu_885_p2_carry_i_2_n_3,add_ln1488_fu_885_p2_carry_i_3_n_3,add_ln1488_fu_885_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1488_fu_885_p2_carry__0
       (.CI(add_ln1488_fu_885_p2_carry_n_3),
        .CO({NLW_add_ln1488_fu_885_p2_carry__0_CO_UNCONNECTED[3],add_ln1488_fu_885_p2_carry__0_n_4,add_ln1488_fu_885_p2_carry__0_n_5,add_ln1488_fu_885_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rampStart_reg[6]_0 [6:4]}),
        .O(add_ln1488_fu_885_p2[7:4]),
        .S({add_ln1488_fu_885_p2_carry__0_i_1_n_3,add_ln1488_fu_885_p2_carry__0_i_2_n_3,add_ln1488_fu_885_p2_carry__0_i_3_n_3,add_ln1488_fu_885_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry__0_i_1
       (.I0(\y_fu_250_reg[15]_0 [1]),
        .I1(rampStart_reg),
        .O(add_ln1488_fu_885_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry__0_i_2
       (.I0(\rampStart_reg[6]_0 [6]),
        .I1(\y_fu_250_reg[15]_0 [0]),
        .O(add_ln1488_fu_885_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry__0_i_3
       (.I0(\rampStart_reg[6]_0 [5]),
        .I1(\y_fu_250_reg_n_3_[5] ),
        .O(add_ln1488_fu_885_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry__0_i_4
       (.I0(\rampStart_reg[6]_0 [4]),
        .I1(\y_fu_250_reg_n_3_[4] ),
        .O(add_ln1488_fu_885_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry_i_1
       (.I0(\rampStart_reg[6]_0 [3]),
        .I1(\y_fu_250_reg_n_3_[3] ),
        .O(add_ln1488_fu_885_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry_i_2
       (.I0(\rampStart_reg[6]_0 [2]),
        .I1(\y_fu_250_reg_n_3_[2] ),
        .O(add_ln1488_fu_885_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry_i_3
       (.I0(\rampStart_reg[6]_0 [1]),
        .I1(\y_fu_250_reg_n_3_[1] ),
        .O(add_ln1488_fu_885_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_885_p2_carry_i_4
       (.I0(\rampStart_reg[6]_0 [0]),
        .I1(\y_fu_250_reg_n_3_[0] ),
        .O(add_ln1488_fu_885_p2_carry_i_4_n_3));
  FDRE \add_ln1488_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[0]),
        .Q(add_ln1488_reg_1245[0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[1]),
        .Q(add_ln1488_reg_1245[1]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[2]),
        .Q(add_ln1488_reg_1245[2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[3]),
        .Q(add_ln1488_reg_1245[3]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[4]),
        .Q(add_ln1488_reg_1245[4]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[5]),
        .Q(add_ln1488_reg_1245[5]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[6]),
        .Q(add_ln1488_reg_1245[6]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln1488_fu_885_p2[7]),
        .Q(add_ln1488_reg_1245[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_931_p2_carry
       (.CI(1'b0),
        .CO({add_ln705_fu_931_p2_carry_n_3,add_ln705_fu_931_p2_carry_n_4,add_ln705_fu_931_p2_carry_n_5,add_ln705_fu_931_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\rampStart_reg[7]_0 [3:0]),
        .O(add_ln705_fu_931_p2[3:0]),
        .S(\rampStart_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln705_fu_931_p2_carry__0
       (.CI(add_ln705_fu_931_p2_carry_n_3),
        .CO({NLW_add_ln705_fu_931_p2_carry__0_CO_UNCONNECTED[3],add_ln705_fu_931_p2_carry__0_n_4,add_ln705_fu_931_p2_carry__0_n_5,add_ln705_fu_931_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\rampStart_reg[7]_0 [6:4]}),
        .O(add_ln705_fu_931_p2[7:4]),
        .S({add_ln705_fu_931_p2_carry__0_i_1_n_3,\rampStart_reg[7]_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_931_p2_carry__0_i_1
       (.I0(rampStart_reg),
        .I1(\rampStart_reg[7]_0 [7]),
        .O(add_ln705_fu_931_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
    \and_ln1219_reg_3172[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_147),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_148),
        .I2(cmp6_i_fu_650_p2),
        .I3(\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ),
        .I4(icmp_ln520_fu_1123_p2132_in),
        .I5(and_ln1219_reg_3172),
        .O(\and_ln1219_reg_3172[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \and_ln1292_reg_3168[0]_i_1 
       (.I0(cmp12_i_reg_1240),
        .I1(icmp_ln1027_fu_1129_p2),
        .I2(icmp_ln520_fu_1123_p2132_in),
        .I3(p_reg_reg_0),
        .I4(icmp_ln1050_fu_1222_p2),
        .I5(and_ln1292_reg_3168),
        .O(\and_ln1292_reg_3168[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\ref_tmp27_1_reg_3439_reg[7]_0 [7]),
        .I1(\ref_tmp27_1_reg_3439_reg[7]_0 [6]),
        .I2(\ref_tmp27_1_reg_3439_reg[7]_0 [1]),
        .I3(\int_colorFormat_reg[2] ),
        .I4(\int_colorFormat_reg[4] ),
        .I5(trunc_ln520_reg_3117_pp0_iter9_reg),
        .O(\grp_tpgPatternTartanColorBars_fu_1020/and_ln1379_1_fu_315_p2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_i_2 
       (.I0(\ref_tmp27_1_reg_3439_reg[7]_0 [2]),
        .I1(\ref_tmp27_1_reg_3439_reg[7]_0 [3]),
        .O(\int_colorFormat_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_i_3 
       (.I0(\ref_tmp27_1_reg_3439_reg[7]_0 [4]),
        .I1(\ref_tmp27_1_reg_3439_reg[7]_0 [5]),
        .O(\int_colorFormat_reg[4] ));
  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln518_fu_858_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I3(start_once_reg),
        .I4(start_for_tpgForeground_U0_full_n),
        .I5(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_tpgForeground_U0_full_n),
        .I4(ap_CS_fsm_state1),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln518_fu_858_p2),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter16_reg),
        .I2(q0_reg),
        .I3(ap_loop_exit_ready_pp0_iter15_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1240[0]_i_1 
       (.I0(\cmp12_i_reg_1240[0]_i_2_n_3 ),
        .I1(\y_fu_250_reg[15]_0 [0]),
        .I2(\y_fu_250_reg[15]_0 [1]),
        .I3(\y_fu_250_reg_n_3_[9] ),
        .I4(\y_fu_250_reg_n_3_[5] ),
        .I5(\cmp12_i_reg_1240[0]_i_3_n_3 ),
        .O(cmp12_i_fu_869_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1240[0]_i_2 
       (.I0(\y_fu_250_reg[15]_0 [3]),
        .I1(\y_fu_250_reg_n_3_[0] ),
        .I2(\y_fu_250_reg_n_3_[13] ),
        .I3(\y_fu_250_reg_n_3_[1] ),
        .O(\cmp12_i_reg_1240[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1240[0]_i_3 
       (.I0(\y_fu_250_reg_n_3_[2] ),
        .I1(\y_fu_250_reg_n_3_[10] ),
        .I2(\y_fu_250_reg_n_3_[3] ),
        .I3(\y_fu_250_reg_n_3_[4] ),
        .I4(\cmp12_i_reg_1240[0]_i_4_n_3 ),
        .O(\cmp12_i_reg_1240[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1240[0]_i_4 
       (.I0(\y_fu_250_reg_n_3_[12] ),
        .I1(\y_fu_250_reg_n_3_[11] ),
        .I2(\y_fu_250_reg_n_3_[14] ),
        .I3(\y_fu_250_reg[15]_0 [2]),
        .O(\cmp12_i_reg_1240[0]_i_4_n_3 ));
  FDRE \cmp12_i_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp12_i_fu_869_p2),
        .Q(cmp12_i_reg_1240),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424
       (.B(\x_fu_450_reg[14] ),
        .CO(CO),
        .D(D),
        .DI(DI),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 (\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ),
        .E(E),
        .O(O),
        .Q({Q,y_3_reg_1232}),
        .S(S),
        .SS(SS),
        .\add_ln1258_1_reg_3282_reg[14]_0 (\add_ln1258_1_reg_3282_reg[14] ),
        .add_ln1259_2_reg_34140(add_ln1259_2_reg_34140),
        .\add_ln1259_2_reg_3414_reg[16]_0 (\add_ln1259_2_reg_3414_reg[16] ),
        .\add_ln1259_2_reg_3414_reg[16]_1 (\add_ln1259_2_reg_3414_reg[16]_0 ),
        .\add_ln1259_2_reg_3414_reg[16]_2 (\add_ln1259_2_reg_3414_reg[16]_1 ),
        .\add_ln1259_2_reg_3414_reg[16]_3 (\add_ln1259_2_reg_3414_reg[16]_2 ),
        .\add_ln1259_2_reg_3414_reg[16]_4 (\add_ln1259_2_reg_3414_reg[16]_3 ),
        .\add_ln1259_3_reg_3409_reg[8]_0 (\add_ln1259_3_reg_3409_reg[8] ),
        .add_ln1296_fu_1471_p2(add_ln1296_fu_1471_p2),
        .add_ln1298_fu_1483_p2(add_ln1298_fu_1483_p2),
        .\add_ln1314_reg_3449_reg[6]_0 (\add_ln1314_reg_3449_reg[6] ),
        .\add_ln1314_reg_3449_reg[7]_0 (\add_ln1314_reg_3449_reg[7] ),
        .add_ln1329_fu_247_p2(add_ln1329_fu_247_p2),
        .add_ln1511_fu_249_p2(add_ln1511_fu_249_p2),
        .and_ln1219_reg_3172(and_ln1219_reg_3172),
        .and_ln1219_reg_3172_pp0_iter13_reg(and_ln1219_reg_3172_pp0_iter13_reg),
        .\and_ln1219_reg_3172_pp0_iter14_reg_reg[0]_0 (\and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ),
        .\and_ln1219_reg_3172_reg[0]_0 (\and_ln1219_reg_3172[0]_i_1_n_3 ),
        .and_ln1292_reg_3168(and_ln1292_reg_3168),
        .\and_ln1292_reg_3168_pp0_iter4_reg_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .\and_ln1292_reg_3168_reg[0]_0 (\and_ln1292_reg_3168[0]_i_1_n_3 ),
        .and_ln1379_1_fu_315_p2(\grp_tpgPatternTartanColorBars_fu_1020/and_ln1379_1_fu_315_p2 ),
        .and_ln1756_fu_479_p2(and_ln1756_fu_479_p2),
        .\and_ln1756_reg_768_pp0_iter2_reg_reg[0] (\and_ln1756_reg_768_pp0_iter2_reg_reg[0] ),
        .\ap_CS_fsm_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .\ap_CS_fsm_reg[3] (p_0_1_0_0_0491_lcssa499_fu_2580),
        .\ap_CS_fsm_reg[3]_0 (rampVal_2_new_0_fu_2700),
        .\ap_CS_fsm_reg[3]_1 (hdata_new_0_fu_2780),
        .\ap_CS_fsm_reg[3]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .\ap_CS_fsm_reg[3]_3 (zonePlateVDelta0),
        .\ap_CS_fsm_reg[3]_4 (rampVal0),
        .\ap_CS_fsm_reg[3]_5 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_6 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362),
        .\ap_CS_fsm_reg[3]_7 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg_reg(ap_ce_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_3),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter14_reg_0(ap_enable_reg_pp0_iter14_reg),
        .ap_enable_reg_pp0_iter14_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .ap_enable_reg_pp0_iter14_reg_2(rampVal_3_new_0_fu_3060),
        .ap_enable_reg_pp0_iter15_reg_0(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter15_reg_1(ap_enable_reg_pp0_iter15_reg_0),
        .ap_enable_reg_pp0_iter15_reg_2(ap_enable_reg_pp0_iter15_reg_1),
        .ap_enable_reg_pp0_iter15_reg_3(ap_enable_reg_pp0_iter15_reg_2),
        .ap_enable_reg_pp0_iter15_reg_4(ap_enable_reg_pp0_iter15_reg_3),
        .ap_enable_reg_pp0_iter15_reg_5(ap_enable_reg_pp0_iter15_reg_4),
        .ap_enable_reg_pp0_iter16_reg_0(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter16_reg_1(ap_enable_reg_pp0_iter16_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter15_reg(ap_loop_exit_ready_pp0_iter15_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .\ap_return_int_reg_reg[8] (\ap_return_int_reg_reg[8] ),
        .\ap_return_int_reg_reg[9] (\ap_return_int_reg_reg[9] ),
        .ap_rst_n(ap_rst_n),
        .\b_reg_3223_pp0_iter14_reg_reg[0]_0 (\b_reg_3223_pp0_iter14_reg_reg[0] ),
        .\b_reg_3223_pp0_iter14_reg_reg[1]_0 (\b_reg_3223_pp0_iter14_reg_reg[1] ),
        .\b_reg_3223_pp0_iter14_reg_reg[2]_0 (\b_reg_3223_pp0_iter14_reg_reg[2] ),
        .\b_reg_3223_pp0_iter14_reg_reg[5]_0 (\b_reg_3223_pp0_iter14_reg_reg[5] ),
        .\b_reg_3223_pp0_iter14_reg_reg[7]_0 (\b_reg_3223_pp0_iter14_reg_reg[7] ),
        .blkYuv_load_reg_3491(blkYuv_load_reg_3491),
        .\blkYuv_load_reg_3491_reg[7]_0 (\blkYuv_load_reg_3491_reg[7] ),
        .bluYuv_load_reg_3496(bluYuv_load_reg_3496),
        .\bluYuv_load_reg_3496_reg[6]_0 (\bluYuv_load_reg_3496_reg[6] ),
        .\gSerie_V_reg[21]_0 (\gSerie_V_reg[21] ),
        .\g_2_reg_3524_pp0_iter14_reg_reg[4]_0 (\g_2_reg_3524_pp0_iter14_reg_reg[4] ),
        .\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 (\g_2_reg_3524_pp0_iter14_reg_reg[7] ),
        .\g_2_reg_3524_reg[7]_0 (\g_2_reg_3524_reg[7] ),
        .grnYuv_load_reg_3501(grnYuv_load_reg_3501),
        .\grnYuv_load_reg_3501_reg[4]_0 (\grnYuv_load_reg_3501_reg[4]_0 ),
        .\grnYuv_load_reg_3501_reg[4]_1 (\grnYuv_load_reg_3501_reg[4]_1 ),
        .\grnYuv_load_reg_3501_reg[4]_2 (\grnYuv_load_reg_3501_reg[4] ),
        .\grnYuv_load_reg_3501_reg[7]_0 (\grnYuv_load_reg_3501_reg[7] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_147),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .grp_tpgPatternCheckerBoard_fu_989_ap_start_reg(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg),
        .grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg_0(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_i_1_n_3),
        .grp_tpgPatternCrossHatch_fu_970_ap_start_reg(grp_tpgPatternCrossHatch_fu_970_ap_start_reg),
        .grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg_0(grp_tpgPatternCrossHatch_fu_970_ap_start_reg_i_1_n_3),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3),
        .grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg),
        .grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg_0(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_i_1_n_3),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .hBarSel_2(hBarSel_2),
        .\hBarSel_2_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0]_0 ),
        .\hBarSel_2_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_368),
        .\hBarSel_2_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366),
        .\hBarSel_2_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_369),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\hBarSel_4_loc_0_fu_294_reg[1] (\hBarSel_4_loc_0_fu_294_reg[1]_0 ),
        .\hBarSel_4_loc_0_fu_294_reg[2] (\hBarSel_4_loc_0_fu_294_reg[2]_0 ),
        .\hdata_flag_0_reg_400_reg[0] (\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .\hdata_flag_1_fu_458_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360),
        .\hdata_flag_1_fu_458_reg[0]_1 (\hdata_flag_1_fu_458[0]_i_1_n_3 ),
        .\hdata_loc_0_fu_274_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out),
        .\hdata_loc_0_fu_274_reg[7]_0 (hdata_loc_0_fu_274),
        .\hdata_loc_0_fu_274_reg[7]_1 (hdata),
        .\hdata_new_0_fu_278_reg[0] (\hdata_new_0_fu_278_reg[0]_0 ),
        .\hdata_new_0_fu_278_reg[7] (add_ln1488_reg_1245),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333}),
        .icmp_ln1027_fu_1129_p2(icmp_ln1027_fu_1129_p2),
        .icmp_ln1050_fu_1222_p2(icmp_ln1050_fu_1222_p2),
        .icmp_ln1050_reg_3176(icmp_ln1050_reg_3176),
        .\icmp_ln1050_reg_3176[0]_i_2 (\icmp_ln1050_reg_3176[0]_i_7_n_3 ),
        .\icmp_ln1050_reg_3176[0]_i_2_0 (\icmp_ln1050_reg_3176[0]_i_8_n_3 ),
        .\icmp_ln1050_reg_3176[0]_i_2_1 (\icmp_ln1518_1_reg_555[0]_i_7_n_3 ),
        .\icmp_ln1050_reg_3176_reg[0]_0 (\icmp_ln1050_reg_3176[0]_i_1_n_3 ),
        .icmp_ln1285_reg_3164(icmp_ln1285_reg_3164),
        .\icmp_ln1285_reg_3164_reg[0]_0 (\icmp_ln1285_reg_3164[0]_i_1_n_3 ),
        .\icmp_ln1404_2_reg_547_reg[0] (\grp_tpgPatternCrossHatch_fu_970/icmp_ln1404_2_fu_206_p2 ),
        .\icmp_ln1428_reg_567_reg[0]_i_2_0 (\icmp_ln1428_reg_567_reg[0]_i_2 ),
        .icmp_ln1518_1_fu_267_p2(\grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_1_fu_267_p2 ),
        .icmp_ln1518_fu_255_p2(\grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_fu_255_p2 ),
        .in({in[15:12],in[10]}),
        .\int_width_reg[15] (icmp_ln520_fu_1123_p2132_in),
        .\newSel47_reg_872_reg[5] (\newSel47_reg_872_reg[5] ),
        .\newSel47_reg_872_reg[5]_0 (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[7] (\newSel47_reg_872_reg[7] ),
        .\newSel47_reg_872_reg[7]_0 (\newSel47_reg_872_reg[7]_0 ),
        .or_ln1592_1_reg_1255(or_ln1592_1_reg_1255),
        .or_ln1592_2_reg_1260(or_ln1592_2_reg_1260),
        .or_ln1592_reg_1250(or_ln1592_reg_1250),
        .\or_ln1756_2_reg_867_reg[0] (\or_ln1756_2_reg_867_reg[0] ),
        .\or_ln1756_2_reg_867_reg[0]_0 (\or_ln1756_2_reg_867_reg[0]_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 (grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg),
        .\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 (\hdata_flag_1_fu_458_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_2 (\rampVal_2_flag_1_fu_454_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 (\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .p_reg_reg_1(p_reg_reg_1),
        .\phi_mul_fu_446_reg[11]_0 (\phi_mul_fu_446_reg[11] ),
        .\phi_mul_fu_446_reg[14]_0 (\phi_mul_fu_446_reg[14] ),
        .\phi_mul_fu_446_reg[15]_0 (\phi_mul_fu_446_reg[15] ),
        .\phi_mul_fu_446_reg[15]_1 (\phi_mul_fu_446_reg[15]_0 ),
        .\phi_mul_fu_446_reg[15]_2 (\phi_mul_fu_446_reg[15]_1 ),
        .\phi_mul_fu_446_reg[7]_0 (\phi_mul_fu_446_reg[7] ),
        .\pix_val_V_7_reg_877_reg[0] (\pix_val_V_7_reg_877_reg[0] ),
        .\pix_val_V_7_reg_877_reg[7] (\pix_val_V_7_reg_877_reg[7] ),
        .\pix_val_V_7_reg_877_reg[7]_0 (\pix_val_V_7_reg_877_reg[7]_0 ),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[0]_0 (\q0[0]_i_1_n_3 ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_2 (\q0_reg[1]_2 ),
        .\q0_reg[1]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_29),
        .\q0_reg[1]_4 (\q0[1]_i_2_n_3 ),
        .\q0_reg[1]_5 (\q0[1]_i_1_n_3 ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[6] (\q0[6]_i_1_n_3 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_48}),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[7]_4 ({\q0[7]_i_1_n_3 ,\q0[5]_i_1_n_3 }),
        .q0_reg_0(q0_reg),
        .q1_reg_0(q1_reg),
        .rSerie_V0(rSerie_V0),
        .\rSerie_V_reg[26]_0 (\rSerie_V_reg[26] ),
        .\rSerie_V_reg[27]_0 (\rSerie_V_reg[27] ),
        .\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 (\r_2_reg_3517_pp0_iter14_reg_reg[7] ),
        .rampStart_load_reg_1211(rampStart_load_reg_1211),
        .\rampStart_load_reg_1211_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr),
        .\rampStart_load_reg_1211_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal),
        .\rampVal_1_reg[7] (p_1_in),
        .\rampVal_2_flag_0_reg_412_reg[0] ({ap_CS_fsm_state5,\ap_CS_fsm_reg[3]_0 ,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .\rampVal_2_flag_0_reg_412_reg[0]_0 (\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .\rampVal_2_flag_1_fu_454_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359),
        .\rampVal_2_flag_1_fu_454_reg[0]_1 (\rampVal_2_flag_1_fu_454[0]_i_1_n_3 ),
        .\rampVal_2_loc_0_fu_266_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_266_reg[7]_0 (rampVal_2_loc_0_fu_266),
        .\rampVal_2_loc_0_fu_266_reg[7]_1 (rampVal_2),
        .\rampVal_2_loc_0_fu_266_reg[7]_2 (\rampVal_2_loc_0_fu_266_reg[7]_0 ),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_302,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_303,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_304,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_305,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_306,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_307,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_308,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_309}),
        .\rampVal_3_flag_0_reg_388_reg[0] (\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .\rampVal_3_flag_1_fu_462_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361),
        .\rampVal_3_flag_1_fu_462_reg[0]_1 (\rampVal_3_flag_1_fu_462[0]_i_1_n_3 ),
        .\rampVal_3_loc_0_fu_302_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out),
        .\rampVal_3_loc_0_fu_302_reg[7]_0 (rampVal_3_loc_0_fu_302),
        .\rampVal_3_loc_0_fu_302_reg[7]_1 (rampVal_1),
        .\rampVal_3_loc_0_fu_302_reg[7]_2 (\rampVal_3_loc_0_fu_302_reg[7]_0 ),
        .\rampVal_loc_0_fu_298_reg[3] (\rampVal_loc_0_fu_298[3]_i_3_n_3 ),
        .\rampVal_loc_0_fu_298_reg[5] (\rampVal_loc_0_fu_298_reg[5]_0 ),
        .\rampVal_loc_0_fu_298_reg[7] (\rampVal_loc_0_fu_298_reg[7]_0 ),
        .\rampVal_loc_0_fu_298_reg[7]_0 (rampVal),
        .\rampVal_reg[0] (\rampVal_reg[0]_0 ),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_3 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_3 ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_318,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_319,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_320,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_321,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325}),
        .\rampVal_reg[7]_0 (\rampVal[7]_i_4_n_3 ),
        .redYuv_load_reg_3506(redYuv_load_reg_3506),
        .\redYuv_load_reg_3506_reg[3]_0 (\redYuv_load_reg_3506_reg[3] ),
        .\redYuv_load_reg_3506_reg[3]_1 (\redYuv_load_reg_3506_reg[3]_0 ),
        .\redYuv_load_reg_3506_reg[4]_0 (\redYuv_load_reg_3506_reg[4] ),
        .ref_tmp27_0_reg_3434(ref_tmp27_0_reg_3434),
        .ref_tmp27_0_reg_34340(ref_tmp27_0_reg_34340),
        .\ref_tmp27_1_reg_3439_reg[7]_0 (\ref_tmp27_1_reg_3439_reg[7] ),
        .\ref_tmp27_1_reg_3439_reg[7]_1 (\int_colorFormat_reg[7] ),
        .ref_tmp27_2_reg_3444(ref_tmp27_2_reg_3444),
        .ref_tmp29_0_reg_3419(ref_tmp29_0_reg_3419),
        .\ref_tmp29_1_reg_3424_reg[6]_0 (\ref_tmp27_1_reg_3439_reg[7]_0 [0]),
        .\ref_tmp29_1_reg_3424_reg[6]_1 (\ref_tmp29_1_reg_3424_reg[6] ),
        .\ref_tmp29_1_reg_3424_reg[7]_0 (\ref_tmp29_1_reg_3424_reg[7] ),
        .\ref_tmp29_1_reg_3424_reg[7]_1 (\ref_tmp29_1_reg_3424_reg[7]_0 ),
        .\ref_tmp29_2_reg_3429_reg[7]_0 (\ref_tmp29_2_reg_3429_reg[7] ),
        .ref_tmp35_0_reg_3388(ref_tmp35_0_reg_3388),
        .\ref_tmp35_1_reg_3393_reg[6]_0 (\ref_tmp35_1_reg_3393_reg[6] ),
        .\ref_tmp35_1_reg_3393_reg[6]_1 (\ref_tmp35_1_reg_3393_reg[6]_0 ),
        .\ref_tmp35_2_reg_3398_reg[7]_0 (\ref_tmp35_2_reg_3398_reg[7] ),
        .\ref_tmp35_2_reg_3398_reg[7]_1 (\ref_tmp35_2_reg_3398_reg[7]_0 ),
        .\ref_tmp35_2_reg_3398_reg[7]_2 (\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .\s_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364),
        .\s_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365),
        .\select_ln1487_reg_3403_reg[0]_0 (\select_ln1487_reg_3403_reg[0] ),
        .\select_ln1487_reg_3403_reg[0]_1 (\select_ln1487_reg_3403_reg[0]_0 ),
        .\select_ln1487_reg_3403_reg[3]_0 (\select_ln1487_reg_3403_reg[3] ),
        .\select_ln1487_reg_3403_reg[4]_0 (\select_ln1487_reg_3403_reg[4] ),
        .\select_ln1487_reg_3403_reg[6]_0 (\select_ln1487_reg_3403_reg[6] ),
        .\select_ln1487_reg_3403_reg[7]_0 (\select_ln1487_reg_3403_reg[7] ),
        .\select_ln1756_3_reg_862_reg[0] (\select_ln1756_3_reg_862_reg[0] ),
        .\select_ln1756_3_reg_862_reg[1] (\select_ln1756_3_reg_862_reg[1] ),
        .\select_ln1756_3_reg_862_reg[2] (\select_ln1756_3_reg_862_reg[2] ),
        .\select_ln1756_3_reg_862_reg[3] (\select_ln1756_3_reg_862_reg[3] ),
        .\select_ln1756_3_reg_862_reg[6] (\select_ln1756_3_reg_862_reg[6] ),
        .\select_ln232_reg_3383_reg[5]_0 (\select_ln232_reg_3383_reg[5] ),
        .\select_ln232_reg_3383_reg[7]_0 (\select_ln232_reg_3383_reg[7] ),
        .\select_ln259_reg_3511_reg[0]_0 (\select_ln259_reg_3511_reg[0] ),
        .\select_ln259_reg_3511_reg[7]_0 (\select_ln259_reg_3511_reg[7] ),
        .\select_ln259_reg_3511_reg[7]_1 (\select_ln259_reg_3511_reg[7]_0 ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\sub_ln232_reg_3207_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_198),
        .\sub_ln232_reg_3207_reg[10]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_208),
        .\sub_ln232_reg_3207_reg[1]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_199),
        .\sub_ln232_reg_3207_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_200),
        .\sub_ln232_reg_3207_reg[3]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_201),
        .\sub_ln232_reg_3207_reg[4]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_202),
        .\sub_ln232_reg_3207_reg[5]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_203),
        .\sub_ln232_reg_3207_reg[6]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_204),
        .\sub_ln232_reg_3207_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_205),
        .\sub_ln232_reg_3207_reg[8]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_206),
        .\sub_ln232_reg_3207_reg[9]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_207),
        .\tmp_3_reg_3373_reg[0]_0 (\tmp_3_reg_3373_reg[0] ),
        .\tmp_3_reg_3373_reg[5]_0 (\tmp_3_reg_3373_reg[5] ),
        .\tmp_5_reg_3378_reg[7]_0 (\tmp_5_reg_3378_reg[7] ),
        .\tmp_5_reg_3378_reg[7]_1 (\tmp_5_reg_3378_reg[7]_0 ),
        .tmp_val_1_reg_3368(tmp_val_1_reg_3368),
        .\tmp_val_3_reg_3363_reg[7]_0 (\tmp_val_3_reg_3363_reg[7] ),
        .tpgBarSelRgb_b_load_reg_3481(tpgBarSelRgb_b_load_reg_3481),
        .\tpgBarSelRgb_b_load_reg_3481_reg[1]_0 (\tpgBarSelRgb_b_load_reg_3481[1]_i_1_n_3 ),
        .tpgBarSelRgb_g_load_reg_3476(tpgBarSelRgb_g_load_reg_3476),
        .\tpgBarSelRgb_g_load_reg_3476_reg[1]_0 (\tpgBarSelRgb_g_load_reg_3476_reg[1] ),
        .\tpgBarSelRgb_g_load_reg_3476_reg[1]_1 (\tpgBarSelRgb_g_load_reg_3476[1]_i_1_n_3 ),
        .tpgBarSelRgb_r_load_reg_3471(tpgBarSelRgb_r_load_reg_3471),
        .\tpgBarSelRgb_r_load_reg_3471_reg[1]_0 (\tpgBarSelRgb_r_load_reg_3471[1]_i_1_n_3 ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[0]_0 (\tpgBarSelYuv_u_load_reg_3466_reg[0] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[6]_0 (\tpgBarSelYuv_u_load_reg_3466_reg[6] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 (\tpgBarSelYuv_u_load_reg_3466_reg[7] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 (\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[0]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[0] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[4]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[4] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[6] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6]_1 (\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[7] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 (\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ),
        .\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 (\tpgBarSelYuv_y_load_reg_3455_reg[7] ),
        .trunc_ln1_fu_231_p4(trunc_ln1_fu_231_p4),
        .\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 (\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] ),
        .trunc_ln520_reg_3117_pp0_iter12_reg(trunc_ln520_reg_3117_pp0_iter12_reg),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 (\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 (\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ),
        .trunc_ln520_reg_3117_pp0_iter9_reg(trunc_ln520_reg_3117_pp0_iter9_reg),
        .trunc_ln5_fu_233_p4(trunc_ln5_fu_233_p4),
        .\vBarSel_1_reg[0] (\yCount_V_1[5]_i_6_n_3 ),
        .whiYuv_load_reg_3486(whiYuv_load_reg_3486),
        .\whiYuv_load_reg_3486_reg[6]_0 (\whiYuv_load_reg_3486_reg[6] ),
        .xBar_V(xBar_V),
        .xBar_V0(xBar_V0),
        .\xBar_V_loc_0_fu_290_reg[0] (\xBar_V_loc_0_fu_290_reg[0]_0 ),
        .\xBar_V_loc_0_fu_290_reg[10] (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\xBar_V_loc_0_fu_290_reg[10]_0 (xBar_V_loc_0_fu_290),
        .\xBar_V_reg[10] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_290,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_291,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_292,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_293,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_294,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_295,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_296,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_297,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_298,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_299,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_300}),
        .\xCount_V_2[7]_i_4 (\xCount_V_2[7]_i_4 ),
        .\xCount_V_2[7]_i_5 (\xCount_V_2[7]_i_5 ),
        .\xCount_V_2_reg[3] (\xCount_V_2_reg[3] ),
        .\xCount_V_2_reg[4] (\xCount_V_2_reg[4] ),
        .\xCount_V_2_reg[7] (\xCount_V_2_reg[7] ),
        .\xCount_V_2_reg[9] (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9]_0 ),
        .\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 (\x_4_reg_3109_pp0_iter10_reg_reg[15] ),
        .\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 (x_4_reg_3109_pp0_iter9_reg),
        .\x_fu_450_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_148),
        .\x_fu_450_reg[0]_1 (\x_fu_450_reg[0] ),
        .\x_fu_450_reg[15]_i_4 (\x_fu_450_reg[15]_i_4 ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[9] (\yCount_V_2_reg[9] ),
        .\yCount_V_2_reg[9]_i_5 (\yCount_V_2_reg[9]_i_5 ),
        .\zext_ln1032_cast_reg_3089_reg[0]_0 (\rampStart_load_reg_1211_reg[7]_0 [0]),
        .\zext_ln1032_cast_reg_3089_reg[1]_0 (\rampStart_load_reg_1211_reg[7]_0 [1]),
        .\zext_ln1032_cast_reg_3089_reg[2]_0 (\rampStart_load_reg_1211_reg[7]_0 [2]),
        .\zext_ln1032_cast_reg_3089_reg[3]_0 (\rampStart_load_reg_1211_reg[7]_0 [3]),
        .\zext_ln1032_cast_reg_3089_reg[4]_0 (\rampStart_load_reg_1211_reg[7]_0 [4]),
        .\zext_ln1032_cast_reg_3089_reg[6]_0 (\rampStart_load_reg_1211_reg[7]_0 [5]),
        .\zext_ln1032_cast_reg_3089_reg[7]_0 (\rampStart_load_reg_1211_reg[7]_0 [6]),
        .zonePlateVAddr(zonePlateVAddr),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_0_fu_286_reg[15] (zonePlateVAddr_loc_0_fu_286),
        .\zonePlateVAddr_loc_0_fu_286_reg[7] (start_once_reg),
        .\zonePlateVAddr_loc_0_fu_286_reg[8] (\zonePlateVAddr_loc_0_fu_286_reg[8]_0 ),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_339,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_340,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_341,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_342,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_344,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_347,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_349}),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (\zonePlateVDelta_loc_0_fu_282_reg[0]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[10] (\zonePlateVDelta_loc_0_fu_282_reg[10]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[11] (\zonePlateVDelta_loc_0_fu_282_reg[11]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[12] (\zonePlateVDelta_loc_0_fu_282_reg[12]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[13] (\zonePlateVDelta_loc_0_fu_282_reg[13]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[14] (\zonePlateVDelta_loc_0_fu_282_reg[14]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_1 (zonePlateVDelta),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_2 (\zonePlateVDelta_loc_0_fu_282_reg[15]_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[1] (\zonePlateVDelta_loc_0_fu_282_reg[1]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[2] (\zonePlateVDelta_loc_0_fu_282_reg[2]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[3] (\zonePlateVDelta_loc_0_fu_282_reg[3]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[4] (\zonePlateVDelta_loc_0_fu_282_reg[4]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[5] (\zonePlateVDelta_loc_0_fu_282_reg[5]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[6] (\zonePlateVDelta_loc_0_fu_282_reg[6]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[7] (\zonePlateVDelta_loc_0_fu_282_reg[7]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[8] (\zonePlateVDelta_loc_0_fu_282_reg[8]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[9] (\zonePlateVDelta_loc_0_fu_282_reg[9]_0 ),
        .\zonePlateVDelta_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_274,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_275,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_276,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_277,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_278,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_279,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_280,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_281,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_282,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_283,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_284,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_285,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_286,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_287,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_288,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_289}));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_353),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAAA3000AAAA0000)) 
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_i_1
       (.I0(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg),
        .I1(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg),
        .I2(\grnYuv_load_reg_3501_reg[4] [0]),
        .I3(\grnYuv_load_reg_3501_reg[4] [1]),
        .I4(ap_enable_reg_pp0_iter16_reg_0),
        .I5(ap_enable_reg_pp0_iter9),
        .O(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000000C)) 
    grp_tpgPatternCrossHatch_fu_970_ap_start_reg_i_1
       (.I0(grp_tpgPatternCrossHatch_fu_970_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg),
        .I3(\grnYuv_load_reg_3501_reg[4] [0]),
        .I4(\grnYuv_load_reg_3501_reg[4] [1]),
        .I5(ap_enable_reg_pp0_iter16_reg_0),
        .O(grp_tpgPatternCrossHatch_fu_970_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hAA00AA00AAC0AA00)) 
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1
       (.I0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .I1(\grnYuv_load_reg_3501_reg[4] [0]),
        .I2(\grnYuv_load_reg_3501_reg[4] [1]),
        .I3(ap_enable_reg_pp0_iter16_reg_0),
        .I4(ap_enable_reg_pp0_iter10),
        .I5(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg),
        .O(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_i_1_n_3));
  LUT5 #(
    .INIT(32'hFF202020)) 
    grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter16_reg),
        .I1(q0_reg),
        .I2(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg),
        .I3(ref_tmp27_0_reg_34340),
        .I4(ap_enable_reg_pp0_iter9),
        .O(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFF3F3FFFFF002A)) 
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0[1]),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln518_fu_858_p2),
        .I3(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0[0]),
        .I5(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_364),
        .Q(hBarSel_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_365),
        .Q(hBarSel_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_366),
        .Q(hBarSel_2[2]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_367),
        .Q(hBarSel_4_loc_0_fu_294[0]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_368),
        .Q(hBarSel_4_loc_0_fu_294[1]),
        .R(1'b0));
  FDRE \hBarSel_4_loc_0_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_369),
        .Q(hBarSel_4_loc_0_fu_294[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hdata[7]_i_1 
       (.I0(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .I1(icmp_ln518_fu_858_p2),
        .I2(ap_CS_fsm_state2),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_360),
        .Q(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF20002333)) 
    \hdata_flag_1_fu_458[0]_i_1 
       (.I0(\hdata_flag_0_reg_400_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter16_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(\hdata_flag_1_fu_458_reg[0] ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_458[0]_i_1_n_3 ));
  FDRE \hdata_loc_0_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_333),
        .Q(hdata_loc_0_fu_274[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_332),
        .Q(hdata_loc_0_fu_274[1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_331),
        .Q(hdata_loc_0_fu_274[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_330),
        .Q(hdata_loc_0_fu_274[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_329),
        .Q(hdata_loc_0_fu_274[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_328),
        .Q(hdata_loc_0_fu_274[5]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_327),
        .Q(hdata_loc_0_fu_274[6]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_262),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_326),
        .Q(hdata_loc_0_fu_274[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_278[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_278[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_278[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_278[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_278[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_278[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_278[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2780),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_278[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_278[7]),
        .Q(hdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEEFE00002202)) 
    \icmp_ln1050_reg_3176[0]_i_1 
       (.I0(icmp_ln1050_fu_1222_p2),
        .I1(\icmp_ln1050_reg_3176_reg[0] ),
        .I2(ap_enable_reg_pp0_iter16_reg),
        .I3(q0_reg),
        .I4(icmp_ln520_fu_1123_p2132_in),
        .I5(icmp_ln1050_reg_3176),
        .O(\icmp_ln1050_reg_3176[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1050_reg_3176[0]_i_7 
       (.I0(y_3_reg_1232[12]),
        .I1(y_3_reg_1232[13]),
        .O(\icmp_ln1050_reg_3176[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1050_reg_3176[0]_i_8 
       (.I0(y_3_reg_1232[14]),
        .I1(Q),
        .O(\icmp_ln1050_reg_3176[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1285_reg_3164[0]_i_1 
       (.I0(icmp_ln1050_fu_1222_p2),
        .I1(p_reg_reg_0),
        .I2(icmp_ln520_fu_1123_p2132_in),
        .I3(icmp_ln1285_reg_3164),
        .O(\icmp_ln1285_reg_3164[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1404_2_reg_547[0]_i_5 
       (.I0(y_3_reg_1232[12]),
        .I1(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [11]),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [13]),
        .I3(y_3_reg_1232[14]),
        .I4(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [12]),
        .I5(y_3_reg_1232[13]),
        .O(\icmp_ln1404_2_reg_547[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1404_2_reg_547[0]_i_6 
       (.I0(y_3_reg_1232[9]),
        .I1(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [8]),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [10]),
        .I3(y_3_reg_1232[11]),
        .I4(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [9]),
        .I5(y_3_reg_1232[10]),
        .O(\icmp_ln1404_2_reg_547[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1404_2_reg_547[0]_i_7 
       (.I0(y_3_reg_1232[6]),
        .I1(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [5]),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [7]),
        .I3(y_3_reg_1232[8]),
        .I4(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [6]),
        .I5(y_3_reg_1232[7]),
        .O(\icmp_ln1404_2_reg_547[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1404_2_reg_547[0]_i_8 
       (.I0(y_3_reg_1232[3]),
        .I1(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [2]),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [4]),
        .I3(y_3_reg_1232[5]),
        .I4(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [3]),
        .I5(y_3_reg_1232[4]),
        .O(\icmp_ln1404_2_reg_547[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \icmp_ln1404_2_reg_547[0]_i_9 
       (.I0(y_3_reg_1232[0]),
        .I1(icmp_ln518_fu_858_p2_carry__0_1[0]),
        .I2(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [1]),
        .I3(y_3_reg_1232[2]),
        .I4(\icmp_ln1404_2_reg_547_reg[0]_i_2_0 [0]),
        .I5(y_3_reg_1232[1]),
        .O(\icmp_ln1404_2_reg_547[0]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_2 
       (.CI(\icmp_ln1404_2_reg_547_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1404_2_reg_547_reg[0]_i_2_CO_UNCONNECTED [3:2],\grp_tpgPatternCrossHatch_fu_970/icmp_ln1404_2_fu_206_p2 ,\icmp_ln1404_2_reg_547_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1404_2_reg_547_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1404_2_reg_547_reg[0] ,\icmp_ln1404_2_reg_547[0]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1404_2_reg_547_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1404_2_reg_547_reg[0]_i_3_n_3 ,\icmp_ln1404_2_reg_547_reg[0]_i_3_n_4 ,\icmp_ln1404_2_reg_547_reg[0]_i_3_n_5 ,\icmp_ln1404_2_reg_547_reg[0]_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1404_2_reg_547_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1404_2_reg_547[0]_i_6_n_3 ,\icmp_ln1404_2_reg_547[0]_i_7_n_3 ,\icmp_ln1404_2_reg_547[0]_i_8_n_3 ,\icmp_ln1404_2_reg_547[0]_i_9_n_3 }));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \icmp_ln1518_1_reg_555[0]_i_1 
       (.I0(y_3_reg_1232[0]),
        .I1(y_3_reg_1232[1]),
        .I2(\icmp_ln1518_1_reg_555[0]_i_2_n_3 ),
        .I3(\icmp_ln1518_1_reg_555[0]_i_3_n_3 ),
        .I4(\icmp_ln1518_1_reg_555[0]_i_4_n_3 ),
        .I5(\icmp_ln1518_1_reg_555[0]_i_5_n_3 ),
        .O(\grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_1_fu_267_p2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1518_1_reg_555[0]_i_2 
       (.I0(y_3_reg_1232[5]),
        .I1(y_3_reg_1232[4]),
        .I2(y_3_reg_1232[2]),
        .I3(y_3_reg_1232[3]),
        .I4(y_3_reg_1232[7]),
        .I5(y_3_reg_1232[6]),
        .O(\icmp_ln1518_1_reg_555[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln1518_1_reg_555[0]_i_3 
       (.I0(\icmp_ln1518_1_reg_555[0]_i_6_n_3 ),
        .I1(y_3_reg_1232[12]),
        .I2(y_3_reg_1232[13]),
        .I3(y_3_reg_1232[8]),
        .I4(y_3_reg_1232[9]),
        .I5(\icmp_ln1518_1_reg_555[0]_i_7_n_3 ),
        .O(\icmp_ln1518_1_reg_555[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1518_1_reg_555[0]_i_4 
       (.I0(x_4_reg_3109_pp0_iter9_reg[6]),
        .I1(x_4_reg_3109_pp0_iter9_reg[7]),
        .I2(x_4_reg_3109_pp0_iter9_reg[4]),
        .I3(x_4_reg_3109_pp0_iter9_reg[5]),
        .I4(x_4_reg_3109_pp0_iter9_reg[9]),
        .I5(x_4_reg_3109_pp0_iter9_reg[8]),
        .O(\icmp_ln1518_1_reg_555[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1518_1_reg_555[0]_i_5 
       (.I0(x_4_reg_3109_pp0_iter9_reg[12]),
        .I1(x_4_reg_3109_pp0_iter9_reg[13]),
        .I2(x_4_reg_3109_pp0_iter9_reg[10]),
        .I3(x_4_reg_3109_pp0_iter9_reg[11]),
        .I4(x_4_reg_3109_pp0_iter9_reg[15]),
        .I5(x_4_reg_3109_pp0_iter9_reg[14]),
        .O(\icmp_ln1518_1_reg_555[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1518_1_reg_555[0]_i_6 
       (.I0(trunc_ln520_reg_3117_pp0_iter9_reg),
        .I1(x_4_reg_3109_pp0_iter9_reg[1]),
        .I2(y_3_reg_1232[14]),
        .I3(Q),
        .I4(x_4_reg_3109_pp0_iter9_reg[3]),
        .I5(x_4_reg_3109_pp0_iter9_reg[2]),
        .O(\icmp_ln1518_1_reg_555[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1518_1_reg_555[0]_i_7 
       (.I0(y_3_reg_1232[10]),
        .I1(y_3_reg_1232[11]),
        .O(\icmp_ln1518_1_reg_555[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln1518_reg_550[0]_i_1 
       (.I0(\icmp_ln1518_1_reg_555[0]_i_5_n_3 ),
        .I1(x_4_reg_3109_pp0_iter9_reg[1]),
        .I2(trunc_ln520_reg_3117_pp0_iter9_reg),
        .I3(x_4_reg_3109_pp0_iter9_reg[3]),
        .I4(x_4_reg_3109_pp0_iter9_reg[2]),
        .I5(\icmp_ln1518_1_reg_555[0]_i_4_n_3 ),
        .O(\grp_tpgPatternCheckerBoard_fu_989/icmp_ln1518_fu_255_p2 ));
  CARRY4 icmp_ln518_fu_858_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln518_fu_858_p2_carry_n_3,icmp_ln518_fu_858_p2_carry_n_4,icmp_ln518_fu_858_p2_carry_n_5,icmp_ln518_fu_858_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_858_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln518_fu_858_p2_carry_i_1_n_3,icmp_ln518_fu_858_p2_carry__0_0,icmp_ln518_fu_858_p2_carry_i_3_n_3,icmp_ln518_fu_858_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln518_fu_858_p2_carry__0
       (.CI(icmp_ln518_fu_858_p2_carry_n_3),
        .CO({NLW_icmp_ln518_fu_858_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln518_fu_858_p2,icmp_ln518_fu_858_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln518_fu_858_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\y_fu_250_reg[0]_0 ,icmp_ln518_fu_858_p2_carry__0_i_2_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_858_p2_carry__0_i_2
       (.I0(\y_fu_250_reg_n_3_[14] ),
        .I1(icmp_ln518_fu_858_p2_carry__0_1[11]),
        .I2(icmp_ln518_fu_858_p2_carry__0_1[9]),
        .I3(\y_fu_250_reg_n_3_[12] ),
        .I4(icmp_ln518_fu_858_p2_carry__0_1[10]),
        .I5(\y_fu_250_reg_n_3_[13] ),
        .O(icmp_ln518_fu_858_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_858_p2_carry_i_1
       (.I0(\y_fu_250_reg_n_3_[11] ),
        .I1(icmp_ln518_fu_858_p2_carry__0_1[8]),
        .I2(icmp_ln518_fu_858_p2_carry__0_1[6]),
        .I3(\y_fu_250_reg_n_3_[9] ),
        .I4(icmp_ln518_fu_858_p2_carry__0_1[7]),
        .I5(\y_fu_250_reg_n_3_[10] ),
        .O(icmp_ln518_fu_858_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_858_p2_carry_i_3
       (.I0(\y_fu_250_reg_n_3_[5] ),
        .I1(icmp_ln518_fu_858_p2_carry__0_1[5]),
        .I2(icmp_ln518_fu_858_p2_carry__0_1[4]),
        .I3(\y_fu_250_reg_n_3_[4] ),
        .I4(icmp_ln518_fu_858_p2_carry__0_1[3]),
        .I5(\y_fu_250_reg_n_3_[3] ),
        .O(icmp_ln518_fu_858_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln518_fu_858_p2_carry_i_4
       (.I0(\y_fu_250_reg_n_3_[2] ),
        .I1(icmp_ln518_fu_858_p2_carry__0_1[2]),
        .I2(\y_fu_250_reg_n_3_[0] ),
        .I3(icmp_ln518_fu_858_p2_carry__0_1[0]),
        .I4(icmp_ln518_fu_858_p2_carry__0_1[1]),
        .I5(\y_fu_250_reg_n_3_[1] ),
        .O(icmp_ln518_fu_858_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \mOutPtr[0]_i_2 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I1(start_once_reg),
        .I2(start_for_tpgForeground_U0_full_n),
        .O(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_1_reg_1255[0]_i_1 
       (.I0(\y_fu_250_reg[15]_0 [0]),
        .O(or_ln1592_1_fu_914_p2));
  FDRE \or_ln1592_1_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(or_ln1592_1_fu_914_p2),
        .Q(or_ln1592_1_reg_1255),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1592_2_reg_1260[0]_i_1 
       (.I0(\y_fu_250_reg[15]_0 [1]),
        .O(or_ln1592_2_fu_920_p2));
  FDRE \or_ln1592_2_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(or_ln1592_2_fu_920_p2),
        .Q(or_ln1592_2_reg_1260),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1592_reg_1250[0]_i_1 
       (.I0(\y_fu_250_reg[15]_0 [1]),
        .I1(\y_fu_250_reg[15]_0 [0]),
        .O(or_ln1592_fu_902_p2));
  FDRE \or_ln1592_reg_1250_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(or_ln1592_fu_902_p2),
        .Q(or_ln1592_reg_1250),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 ),
        .D(\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [1]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [2]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [3]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [4]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [5]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [6]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0491_lcssa499_fu_2580),
        .D(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 [7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[0]),
        .Q(in[16]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 ),
        .Q(in[17]),
        .S(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[1]),
        .Q(in[18]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 ),
        .Q(in[19]),
        .S(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[2]),
        .Q(in[20]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 ),
        .Q(in[21]),
        .S(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ));
  FDSE \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 ),
        .Q(in[22]),
        .S(\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ));
  FDRE \p_0_2_0_0_0493_lcssa502_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0493_lcssa502_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o[3]),
        .Q(in[23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[1]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_2 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[1]),
        .O(\q0[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampStart[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln518_fu_858_p2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \rampStart_load_reg_1211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(rampStart_load_reg_1211),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(rampStart_reg),
        .Q(\rampStart_load_reg_1211_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[0]),
        .Q(\rampStart_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[1]),
        .Q(\rampStart_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[2]),
        .Q(\rampStart_reg[6]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[3]),
        .Q(\rampStart_reg[6]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[4]),
        .Q(\rampStart_reg[6]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[5]),
        .Q(\rampStart_reg[6]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[6]),
        .Q(\rampStart_reg[6]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(add_ln705_fu_931_p2[7]),
        .Q(rampStart_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .O(\rampVal[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal[5]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .O(\rampVal[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[7]_i_4 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .O(\rampVal[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_1[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .I1(icmp_ln518_fu_858_p2),
        .I2(ap_CS_fsm_state2),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .I1(icmp_ln518_fu_858_p2),
        .I2(ap_CS_fsm_state2),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_359),
        .Q(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF23332000)) 
    \rampVal_2_flag_1_fu_454[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter16_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(\rampVal_2_flag_1_fu_454_reg[0] ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_454[0]_i_1_n_3 ));
  FDRE \rampVal_2_loc_0_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_309),
        .Q(rampVal_2_loc_0_fu_266[0]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_308),
        .Q(rampVal_2_loc_0_fu_266[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_307),
        .Q(rampVal_2_loc_0_fu_266[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_306),
        .Q(rampVal_2_loc_0_fu_266[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_305),
        .Q(rampVal_2_loc_0_fu_266[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_304),
        .Q(rampVal_2_loc_0_fu_266[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_303),
        .Q(rampVal_2_loc_0_fu_266[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_260),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_302),
        .Q(rampVal_2_loc_0_fu_266[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_270[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_270[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_270[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_270[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_270[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_270[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_270[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_270[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_270[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_361),
        .Q(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFEFFF20002333)) 
    \rampVal_3_flag_1_fu_462[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_388_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter16_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I4(\rampVal_3_flag_1_fu_462_reg[0] ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_462[0]_i_1_n_3 ));
  FDRE \rampVal_3_loc_0_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[0]),
        .Q(rampVal_3_loc_0_fu_302[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[1]),
        .Q(rampVal_3_loc_0_fu_302[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[2]),
        .Q(rampVal_3_loc_0_fu_302[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[3]),
        .Q(rampVal_3_loc_0_fu_302[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[4]),
        .Q(rampVal_3_loc_0_fu_302[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[5]),
        .Q(rampVal_3_loc_0_fu_302[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[6]),
        .Q(rampVal_3_loc_0_fu_302[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_268),
        .D(p_1_in[7]),
        .Q(rampVal_3_loc_0_fu_302[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_306[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_306[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_306[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_306[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_306[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_306[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_306[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_306[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_298[3]_i_3 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .O(\rampVal_loc_0_fu_298[3]_i_3_n_3 ));
  FDRE \rampVal_loc_0_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_325),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_324),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_323),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_322),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_321),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_320),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_319),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_270),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_318),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ref_tmp27_2_reg_3444[7]_i_4 
       (.I0(\ref_tmp27_1_reg_3439_reg[7]_0 [7]),
        .I1(\ref_tmp27_1_reg_3439_reg[7]_0 [6]),
        .I2(\ref_tmp27_1_reg_3439_reg[7]_0 [1]),
        .I3(\int_colorFormat_reg[2] ),
        .I4(\int_colorFormat_reg[4] ),
        .I5(\ref_tmp27_1_reg_3439_reg[7]_0 [0]),
        .O(\int_colorFormat_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln260_reg_1217[7]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(\redYuv_load_reg_3506_reg[3] ),
        .O(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [0]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [0]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [1]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [1]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [2]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [2]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [3]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [3]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [4]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [4]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [5]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [5]),
        .R(select_ln260_reg_1217));
  FDRE \select_ln260_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rampStart_reg[6]_0 [6]),
        .Q(\select_ln260_reg_1217_reg[7]_0 [6]),
        .R(select_ln260_reg_1217));
  FDSE \select_ln260_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(rampStart_reg),
        .Q(\select_ln260_reg_1217_reg[7]_0 [7]),
        .S(select_ln260_reg_1217));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1
       (.I0(icmp_ln518_fu_858_p2),
        .I1(ap_CS_fsm_state2),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(start_once_reg),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'hEEFEFFFF22020000)) 
    \tpgBarSelRgb_b_load_reg_3481[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_29),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I2(ap_enable_reg_pp0_iter16_reg),
        .I3(q0_reg),
        .I4(\redYuv_load_reg_3506_reg[3] ),
        .I5(tpgBarSelRgb_b_load_reg_3481),
        .O(\tpgBarSelRgb_b_load_reg_3481[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEEFEFFFF22020000)) 
    \tpgBarSelRgb_g_load_reg_3476[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_47),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I2(ap_enable_reg_pp0_iter16_reg),
        .I3(q0_reg),
        .I4(\redYuv_load_reg_3506_reg[3] ),
        .I5(tpgBarSelRgb_g_load_reg_3476),
        .O(\tpgBarSelRgb_g_load_reg_3476[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEEFEFFFF22020000)) 
    \tpgBarSelRgb_r_load_reg_3471[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_48),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .I2(ap_enable_reg_pp0_iter16_reg),
        .I3(q0_reg),
        .I4(\redYuv_load_reg_3506_reg[3] ),
        .I5(tpgBarSelRgb_r_load_reg_3471),
        .O(\tpgBarSelRgb_r_load_reg_3471[1]_i_1_n_3 ));
  FDRE \xBar_V_loc_0_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_300),
        .Q(xBar_V_loc_0_fu_290[0]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_290),
        .Q(xBar_V_loc_0_fu_290[10]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_299),
        .Q(xBar_V_loc_0_fu_290[1]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_298),
        .Q(xBar_V_loc_0_fu_290[2]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_297),
        .Q(xBar_V_loc_0_fu_290[3]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_296),
        .Q(xBar_V_loc_0_fu_290[4]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_295),
        .Q(xBar_V_loc_0_fu_290[5]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_294),
        .Q(xBar_V_loc_0_fu_290[6]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_293),
        .Q(xBar_V_loc_0_fu_290[7]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_292),
        .Q(xBar_V_loc_0_fu_290[8]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_258),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_291),
        .Q(xBar_V_loc_0_fu_290[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_198),
        .Q(xBar_V[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_208),
        .Q(xBar_V[10]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_199),
        .Q(xBar_V[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_200),
        .Q(xBar_V[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_201),
        .Q(xBar_V[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_202),
        .Q(xBar_V[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_203),
        .Q(xBar_V[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_204),
        .Q(xBar_V[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_205),
        .Q(xBar_V[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_206),
        .Q(xBar_V[8]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_207),
        .Q(xBar_V[9]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_362));
  LUT2 #(
    .INIT(4'hE)) 
    \yCount_V_1[5]_i_6 
       (.I0(y_3_reg_1232[8]),
        .I1(y_3_reg_1232[9]),
        .O(\yCount_V_1[5]_i_6_n_3 ));
  FDRE \y_3_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[0] ),
        .Q(y_3_reg_1232[0]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[10] ),
        .Q(y_3_reg_1232[10]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[11] ),
        .Q(y_3_reg_1232[11]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[12] ),
        .Q(y_3_reg_1232[12]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[13] ),
        .Q(y_3_reg_1232[13]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[14] ),
        .Q(y_3_reg_1232[14]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg[15]_0 [3]),
        .Q(Q),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[1] ),
        .Q(y_3_reg_1232[1]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[2] ),
        .Q(y_3_reg_1232[2]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[3] ),
        .Q(y_3_reg_1232[3]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[4] ),
        .Q(y_3_reg_1232[4]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[5] ),
        .Q(y_3_reg_1232[5]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg[15]_0 [0]),
        .Q(y_3_reg_1232[6]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg[15]_0 [1]),
        .Q(y_3_reg_1232[7]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg[15]_0 [2]),
        .Q(y_3_reg_1232[8]),
        .R(1'b0));
  FDRE \y_3_reg_1232_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\y_fu_250_reg_n_3_[9] ),
        .Q(y_3_reg_1232[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \y_fu_250[0]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .O(ap_NS_fsm15_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_250[0]_i_3 
       (.I0(\y_fu_250_reg_n_3_[0] ),
        .O(\y_fu_250[0]_i_3_n_3 ));
  FDRE \y_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[0]_i_2_n_10 ),
        .Q(\y_fu_250_reg_n_3_[0] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_250_reg[0]_i_2_n_3 ,\y_fu_250_reg[0]_i_2_n_4 ,\y_fu_250_reg[0]_i_2_n_5 ,\y_fu_250_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_250_reg[0]_i_2_n_7 ,\y_fu_250_reg[0]_i_2_n_8 ,\y_fu_250_reg[0]_i_2_n_9 ,\y_fu_250_reg[0]_i_2_n_10 }),
        .S({\y_fu_250_reg_n_3_[3] ,\y_fu_250_reg_n_3_[2] ,\y_fu_250_reg_n_3_[1] ,\y_fu_250[0]_i_3_n_3 }));
  FDRE \y_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[8]_i_1_n_8 ),
        .Q(\y_fu_250_reg_n_3_[10] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[8]_i_1_n_7 ),
        .Q(\y_fu_250_reg_n_3_[11] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[12]_i_1_n_10 ),
        .Q(\y_fu_250_reg_n_3_[12] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[12]_i_1 
       (.CI(\y_fu_250_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_250_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_250_reg[12]_i_1_n_4 ,\y_fu_250_reg[12]_i_1_n_5 ,\y_fu_250_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[12]_i_1_n_7 ,\y_fu_250_reg[12]_i_1_n_8 ,\y_fu_250_reg[12]_i_1_n_9 ,\y_fu_250_reg[12]_i_1_n_10 }),
        .S({\y_fu_250_reg[15]_0 [3],\y_fu_250_reg_n_3_[14] ,\y_fu_250_reg_n_3_[13] ,\y_fu_250_reg_n_3_[12] }));
  FDRE \y_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[12]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[13] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[12]_i_1_n_8 ),
        .Q(\y_fu_250_reg_n_3_[14] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[12]_i_1_n_7 ),
        .Q(\y_fu_250_reg[15]_0 [3]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[0]_i_2_n_9 ),
        .Q(\y_fu_250_reg_n_3_[1] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[0]_i_2_n_8 ),
        .Q(\y_fu_250_reg_n_3_[2] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[0]_i_2_n_7 ),
        .Q(\y_fu_250_reg_n_3_[3] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[4]_i_1_n_10 ),
        .Q(\y_fu_250_reg_n_3_[4] ),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[4]_i_1 
       (.CI(\y_fu_250_reg[0]_i_2_n_3 ),
        .CO({\y_fu_250_reg[4]_i_1_n_3 ,\y_fu_250_reg[4]_i_1_n_4 ,\y_fu_250_reg[4]_i_1_n_5 ,\y_fu_250_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[4]_i_1_n_7 ,\y_fu_250_reg[4]_i_1_n_8 ,\y_fu_250_reg[4]_i_1_n_9 ,\y_fu_250_reg[4]_i_1_n_10 }),
        .S({\y_fu_250_reg[15]_0 [1:0],\y_fu_250_reg_n_3_[5] ,\y_fu_250_reg_n_3_[4] }));
  FDRE \y_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[4]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[5] ),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[4]_i_1_n_8 ),
        .Q(\y_fu_250_reg[15]_0 [0]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[4]_i_1_n_7 ),
        .Q(\y_fu_250_reg[15]_0 [1]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[8]_i_1_n_10 ),
        .Q(\y_fu_250_reg[15]_0 [2]),
        .R(ap_NS_fsm15_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_250_reg[8]_i_1 
       (.CI(\y_fu_250_reg[4]_i_1_n_3 ),
        .CO({\y_fu_250_reg[8]_i_1_n_3 ,\y_fu_250_reg[8]_i_1_n_4 ,\y_fu_250_reg[8]_i_1_n_5 ,\y_fu_250_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_250_reg[8]_i_1_n_7 ,\y_fu_250_reg[8]_i_1_n_8 ,\y_fu_250_reg[8]_i_1_n_9 ,\y_fu_250_reg[8]_i_1_n_10 }),
        .S({\y_fu_250_reg_n_3_[11] ,\y_fu_250_reg_n_3_[10] ,\y_fu_250_reg_n_3_[9] ,\y_fu_250_reg[15]_0 [2]}));
  FDRE \y_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_250_reg[8]_i_1_n_9 ),
        .Q(\y_fu_250_reg_n_3_[9] ),
        .R(ap_NS_fsm15_out));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[11]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .O(\zonePlateVAddr[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[10]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .O(\zonePlateVAddr[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[9]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .O(\zonePlateVAddr[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_6 
       (.I0(zonePlateVAddr_loc_0_fu_286[8]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .O(\zonePlateVAddr[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_5 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .I1(zonePlateVAddr_loc_0_fu_286[15]),
        .O(\zonePlateVAddr[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVAddr_loc_0_fu_286[14]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .O(\zonePlateVAddr[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVAddr_loc_0_fu_286[13]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .O(\zonePlateVAddr[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_8 
       (.I0(zonePlateVAddr_loc_0_fu_286[12]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .O(\zonePlateVAddr[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_2 
       (.I0(zonePlateVAddr_loc_0_fu_286[3]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .O(\zonePlateVAddr[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[2]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .O(\zonePlateVAddr[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[1]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .O(\zonePlateVAddr[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[0]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .O(\zonePlateVAddr[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVAddr_loc_0_fu_286[7]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVAddr_loc_0_fu_286[6]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVAddr_loc_0_fu_286[5]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVAddr_loc_0_fu_286[4]),
        .I1(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_349),
        .Q(zonePlateVAddr_loc_0_fu_286[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_339),
        .Q(zonePlateVAddr_loc_0_fu_286[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_338),
        .Q(zonePlateVAddr_loc_0_fu_286[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_337),
        .Q(zonePlateVAddr_loc_0_fu_286[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_336),
        .Q(zonePlateVAddr_loc_0_fu_286[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_335),
        .Q(zonePlateVAddr_loc_0_fu_286[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_334),
        .Q(zonePlateVAddr_loc_0_fu_286[15]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_348),
        .Q(zonePlateVAddr_loc_0_fu_286[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_347),
        .Q(zonePlateVAddr_loc_0_fu_286[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_346),
        .Q(zonePlateVAddr_loc_0_fu_286[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_345),
        .Q(zonePlateVAddr_loc_0_fu_286[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_344),
        .Q(zonePlateVAddr_loc_0_fu_286[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_343),
        .Q(zonePlateVAddr_loc_0_fu_286[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_342),
        .Q(zonePlateVAddr_loc_0_fu_286[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_341),
        .Q(zonePlateVAddr_loc_0_fu_286[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_267),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_340),
        .Q(zonePlateVAddr_loc_0_fu_286[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[0]),
        .Q(zonePlateVAddr[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[11]_i_2 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[11]_i_2_n_3 ,\zonePlateVAddr_reg[11]_i_2_n_4 ,\zonePlateVAddr_reg[11]_i_2_n_5 ,\zonePlateVAddr_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[11:8]),
        .O(add_ln1296_fu_1471_p2[11:8]),
        .S({\zonePlateVAddr[11]_i_3_n_3 ,\zonePlateVAddr[11]_i_4_n_3 ,\zonePlateVAddr[11]_i_5_n_3 ,\zonePlateVAddr[11]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[15]_i_4 
       (.CI(\zonePlateVAddr_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_4_CO_UNCONNECTED [3],\zonePlateVAddr_reg[15]_i_4_n_4 ,\zonePlateVAddr_reg[15]_i_4_n_5 ,\zonePlateVAddr_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,zonePlateVAddr_loc_0_fu_286[14:12]}),
        .O(add_ln1296_fu_1471_p2[15:12]),
        .S({\zonePlateVAddr[15]_i_5_n_3 ,\zonePlateVAddr[15]_i_6_n_3 ,\zonePlateVAddr[15]_i_7_n_3 ,\zonePlateVAddr[15]_i_8_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[1]),
        .Q(zonePlateVAddr[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[2]),
        .Q(zonePlateVAddr[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[3]),
        .Q(zonePlateVAddr[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zonePlateVAddr_reg[3]_i_1_n_3 ,\zonePlateVAddr_reg[3]_i_1_n_4 ,\zonePlateVAddr_reg[3]_i_1_n_5 ,\zonePlateVAddr_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[3:0]),
        .O(add_ln1296_fu_1471_p2[3:0]),
        .S({\zonePlateVAddr[3]_i_2_n_3 ,\zonePlateVAddr[3]_i_3_n_3 ,\zonePlateVAddr[3]_i_4_n_3 ,\zonePlateVAddr[3]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[4]),
        .Q(zonePlateVAddr[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[5]),
        .Q(zonePlateVAddr[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[6]),
        .Q(zonePlateVAddr[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1471_p2[7]),
        .Q(zonePlateVAddr[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_363));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[7]_i_2 
       (.CI(\zonePlateVAddr_reg[3]_i_1_n_3 ),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVAddr_loc_0_fu_286[7:4]),
        .O(add_ln1296_fu_1471_p2[7:4]),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .I1(\zonePlateVDelta_reg[15]_i_4 ),
        .O(\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_289),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_279),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_278),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_277),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_276),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_275),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_274),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_288),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_287),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_286),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_285),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_284),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_283),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_282),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_281),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_282_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_265),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_n_280),
        .Q(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [0]),
        .Q(zonePlateVDelta[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [10]),
        .Q(zonePlateVDelta[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [11]),
        .Q(zonePlateVDelta[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [12]),
        .Q(zonePlateVDelta[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [13]),
        .Q(zonePlateVDelta[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [14]),
        .Q(zonePlateVDelta[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [15]),
        .Q(zonePlateVDelta[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [1]),
        .Q(zonePlateVDelta[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [2]),
        .Q(zonePlateVDelta[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [3]),
        .Q(zonePlateVDelta[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [4]),
        .Q(zonePlateVDelta[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [5]),
        .Q(zonePlateVDelta[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [6]),
        .Q(zonePlateVDelta[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [7]),
        .Q(zonePlateVDelta[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [8]),
        .Q(zonePlateVDelta[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVDelta0),
        .D(\zonePlateVDelta_reg[15]_0 [9]),
        .Q(zonePlateVDelta[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
   (grp_tpgPatternDPColorSquare_fu_927_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[3] ,
    \q0_reg[7]_0 ,
    \or_ln1756_2_reg_867_reg[0] ,
    grp_tpgPatternCrossHatch_fu_970_ap_start_reg,
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg,
    \q0_reg[1]_2 ,
    grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter12_reg_0,
    ap_enable_reg_pp0_iter14_reg_0,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter16_reg_0,
    icmp_ln1027_fu_1129_p2,
    \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ,
    trunc_ln520_reg_3117_pp0_iter9_reg,
    trunc_ln520_reg_3117_pp0_iter12_reg,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ,
    \q0_reg[1]_3 ,
    B,
    and_ln1219_reg_3172_pp0_iter13_reg,
    redYuv_load_reg_3506,
    grnYuv_load_reg_3501,
    bluYuv_load_reg_3496,
    blkYuv_load_reg_3491,
    whiYuv_load_reg_3486,
    ref_tmp29_0_reg_3419,
    ref_tmp35_0_reg_3388,
    \q0_reg[7]_1 ,
    \phi_mul_fu_446_reg[14]_0 ,
    ap_ce_reg_reg,
    ap_done_cache,
    ap_loop_init_int,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out,
    icmp_ln1050_reg_3176,
    and_ln1292_reg_3168,
    icmp_ln1285_reg_3164,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out,
    tpgBarSelRgb_b_load_reg_3481,
    and_ln1219_reg_3172,
    tpgBarSelRgb_g_load_reg_3476,
    tpgBarSelRgb_r_load_reg_3471,
    \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ,
    \g_2_reg_3524_pp0_iter14_reg_reg[7]_0 ,
    \r_2_reg_3517_pp0_iter14_reg_reg[7]_0 ,
    \rSerie_V_reg[27]_0 ,
    ap_loop_exit_ready_pp0_iter15_reg,
    \x_4_reg_3109_pp0_iter9_reg_reg[15]_0 ,
    ap_enable_reg_pp0_iter16_reg_1,
    \x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[4] ,
    DI,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    \ap_return_int_reg_reg[8] ,
    \select_ln1756_3_reg_862_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \ref_tmp35_1_reg_3393_reg[6]_0 ,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 ,
    \select_ln232_reg_3383_reg[7]_0 ,
    \int_width_reg[15] ,
    icmp_ln1050_fu_1222_p2,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0,
    \x_fu_450_reg[0]_0 ,
    \select_ln1487_reg_3403_reg[3]_0 ,
    \select_ln1487_reg_3403_reg[7]_0 ,
    \select_ln1487_reg_3403_reg[4]_0 ,
    \g_2_reg_3524_pp0_iter14_reg_reg[4]_0 ,
    \b_reg_3223_pp0_iter14_reg_reg[0]_0 ,
    \b_reg_3223_pp0_iter14_reg_reg[1]_0 ,
    \b_reg_3223_pp0_iter14_reg_reg[2]_0 ,
    \b_reg_3223_pp0_iter14_reg_reg[5]_0 ,
    \b_reg_3223_pp0_iter14_reg_reg[7]_0 ,
    \select_ln1487_reg_3403_reg[0]_0 ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ,
    \and_ln1219_reg_3172_pp0_iter14_reg_reg[0]_0 ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6]_1 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[0]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[6]_0 ,
    \tpgBarSelRgb_g_load_reg_3476_reg[1]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ,
    \tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ,
    \tpgBarSelYuv_v_load_reg_3460_reg[4]_0 ,
    \tpgBarSelYuv_v_load_reg_3460_reg[0]_0 ,
    \rSerie_V_reg[26]_0 ,
    \ref_tmp35_1_reg_3393_reg[6]_1 ,
    ap_enable_reg_pp0_iter15_reg_1,
    \select_ln1487_reg_3403_reg[6]_0 ,
    \add_ln1314_reg_3449_reg[6]_0 ,
    \add_ln1314_reg_3449_reg[7]_0 ,
    \rampVal_2_loc_0_fu_266_reg[7] ,
    \phi_mul_fu_446_reg[15]_0 ,
    \sub_ln232_reg_3207_reg[0]_0 ,
    \sub_ln232_reg_3207_reg[1]_0 ,
    \sub_ln232_reg_3207_reg[2]_0 ,
    \sub_ln232_reg_3207_reg[3]_0 ,
    \sub_ln232_reg_3207_reg[4]_0 ,
    \sub_ln232_reg_3207_reg[5]_0 ,
    \sub_ln232_reg_3207_reg[6]_0 ,
    \sub_ln232_reg_3207_reg[7]_0 ,
    \sub_ln232_reg_3207_reg[8]_0 ,
    \sub_ln232_reg_3207_reg[9]_0 ,
    \sub_ln232_reg_3207_reg[10]_0 ,
    \rampStart_load_reg_1211_reg[7] ,
    \rampVal_3_loc_0_fu_302_reg[7] ,
    \rampStart_load_reg_1211_reg[7]_0 ,
    \hdata_loc_0_fu_274_reg[7] ,
    \select_ln259_reg_3511_reg[7]_0 ,
    \select_ln259_reg_3511_reg[7]_1 ,
    \add_ln1259_2_reg_3414_reg[16]_0 ,
    \add_ln1259_2_reg_3414_reg[16]_1 ,
    \add_ln1259_2_reg_3414_reg[16]_2 ,
    \add_ln1259_2_reg_3414_reg[16]_3 ,
    \add_ln1259_2_reg_3414_reg[16]_4 ,
    \add_ln1259_3_reg_3409_reg[8]_0 ,
    \add_ln1258_1_reg_3282_reg[14]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter1_reg_1,
    xBar_V0,
    ap_enable_reg_pp0_iter14_reg_1,
    \ap_CS_fsm_reg[3]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_1 ,
    zonePlateVAddr0,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \and_ln1292_reg_3168_pp0_iter4_reg_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter14_reg_2,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \zonePlateVDelta_reg[15] ,
    \xBar_V_reg[10] ,
    shiftReg_ce,
    \rampVal_2_reg[7] ,
    \rampVal_1_reg[7] ,
    \rampVal_reg[7] ,
    \hdata_reg[7] ,
    \zonePlateVAddr_reg[15] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ,
    \ap_CS_fsm_reg[2] ,
    \rampVal_loc_0_fu_298_reg[5] ,
    ap_enable_reg_pp0_iter15_reg_2,
    ap_enable_reg_pp0_iter15_reg_3,
    ap_enable_reg_pp0_iter15_reg_4,
    ap_enable_reg_pp0_iter15_reg_5,
    \rampVal_2_flag_1_fu_454_reg[0]_0 ,
    \hdata_flag_1_fu_458_reg[0]_0 ,
    \rampVal_3_flag_1_fu_462_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \s_reg[0] ,
    \s_reg[1] ,
    \hBarSel_2_reg[2] ,
    \hBarSel_2_reg[0] ,
    \hBarSel_2_reg[1] ,
    \hBarSel_2_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[0] ,
    \newSel47_reg_872_reg[7] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ,
    \select_ln1756_3_reg_862_reg[0] ,
    \pix_val_V_7_reg_877_reg[7] ,
    ref_tmp27_2_reg_3444,
    \ref_tmp29_2_reg_3429_reg[7]_0 ,
    \ref_tmp35_2_reg_3398_reg[7]_0 ,
    \tmp_5_reg_3378_reg[7]_0 ,
    tmp_val_1_reg_3368,
    \ref_tmp27_1_reg_3439_reg[7]_0 ,
    \ref_tmp29_1_reg_3424_reg[7]_0 ,
    \select_ln232_reg_3383_reg[5]_0 ,
    \tmp_3_reg_3373_reg[5]_0 ,
    \tpgBarSelYuv_y_load_reg_3455_reg[7]_0 ,
    ref_tmp27_0_reg_3434,
    \tmp_val_3_reg_3363_reg[7]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    q1_reg_0,
    \q0_reg[1]_4 ,
    p_reg_reg,
    p_reg_reg_0,
    add_ln1259_2_reg_34140,
    p_reg_reg_1,
    \redYuv_load_reg_3506_reg[4]_0 ,
    \grnYuv_load_reg_3501_reg[7]_0 ,
    \bluYuv_load_reg_3496_reg[6]_0 ,
    \blkYuv_load_reg_3491_reg[7]_0 ,
    \whiYuv_load_reg_3486_reg[6]_0 ,
    E,
    \ref_tmp35_2_reg_3398_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[1]_5 ,
    O,
    \phi_mul_fu_446_reg[7]_0 ,
    \phi_mul_fu_446_reg[11]_0 ,
    \phi_mul_fu_446_reg[15]_1 ,
    icmp_ln1518_1_fu_267_p2,
    icmp_ln1518_fu_255_p2,
    \q0_reg[0]_0 ,
    \q0_reg[7]_3 ,
    \q0_reg[6] ,
    ap_done_cache_reg,
    \rampVal_3_flag_1_fu_462_reg[0]_1 ,
    \icmp_ln1050_reg_3176_reg[0]_0 ,
    \and_ln1292_reg_3168_reg[0]_0 ,
    \icmp_ln1285_reg_3164_reg[0]_0 ,
    \hdata_flag_1_fu_458_reg[0]_1 ,
    \rampVal_2_flag_1_fu_454_reg[0]_1 ,
    \tpgBarSelRgb_b_load_reg_3481_reg[1]_0 ,
    \and_ln1219_reg_3172_reg[0]_0 ,
    \tpgBarSelRgb_g_load_reg_3476_reg[1]_1 ,
    \tpgBarSelRgb_r_load_reg_3471_reg[1]_0 ,
    grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg_0,
    grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg_0,
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg_0,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0,
    and_ln1756_fu_479_p2,
    \gSerie_V_reg[21]_0 ,
    rSerie_V0,
    and_ln1379_1_fu_315_p2,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ,
    \newSel47_reg_872_reg[5] ,
    \newSel47_reg_872_reg[5]_0 ,
    \pix_val_V_7_reg_877_reg[0] ,
    \select_ln1756_3_reg_862_reg[1] ,
    \select_ln1756_3_reg_862_reg[3] ,
    q0_reg_0,
    Q,
    \vBarSel_1_reg[0] ,
    \xCount_V_2_reg[9] ,
    \yCount_V_2_reg[0]_0 ,
    \x_fu_450_reg[15]_i_4 ,
    \icmp_ln1428_reg_567_reg[0]_i_2_0 ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[3] ,
    \yCount_V_2_reg[9]_i_5 ,
    \xCount_V_2[7]_i_4 ,
    \xCount_V_2[7]_i_5 ,
    S,
    CO,
    \ref_tmp29_1_reg_3424_reg[7]_1 ,
    \ref_tmp29_1_reg_3424_reg[6]_0 ,
    \ref_tmp29_1_reg_3424_reg[6]_1 ,
    \q0_reg[6]_0 ,
    \icmp_ln1404_2_reg_547_reg[0] ,
    trunc_ln5_fu_233_p4,
    add_ln1511_fu_249_p2,
    \ref_tmp27_1_reg_3439_reg[7]_1 ,
    trunc_ln1_fu_231_p4,
    add_ln1329_fu_247_p2,
    \redYuv_load_reg_3506_reg[3]_0 ,
    \grnYuv_load_reg_3501_reg[4]_0 ,
    \redYuv_load_reg_3506_reg[3]_1 ,
    \grnYuv_load_reg_3501_reg[4]_1 ,
    \grnYuv_load_reg_3501_reg[4]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ,
    in,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ,
    ap_rst_n,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg,
    \xBar_V_loc_0_fu_290_reg[10] ,
    or_ln1592_reg_1250,
    \tmp_3_reg_3373_reg[0]_0 ,
    \zonePlateVAddr_loc_0_fu_286_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    \xBar_V_loc_0_fu_290_reg[10]_0 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ,
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ,
    \hBarSel_2_reg[0]_0 ,
    hBarSel_4_loc_0_fu_294,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_2 ,
    \rampVal_loc_0_fu_298_reg[7] ,
    \rampVal_reg[0] ,
    \rampVal_loc_0_fu_298_reg[3] ,
    \rampVal_reg[4] ,
    \rampVal_reg[5] ,
    \rampVal_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ,
    \zonePlateVAddr_loc_0_fu_286_reg[15] ,
    add_ln1296_fu_1471_p2,
    \icmp_ln1050_reg_3176[0]_i_2 ,
    \icmp_ln1050_reg_3176[0]_i_2_0 ,
    \icmp_ln1050_reg_3176[0]_i_2_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \rampVal_2_loc_0_fu_266_reg[7]_0 ,
    \phi_mul_fu_446_reg[15]_2 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    add_ln1298_fu_1483_p2,
    \zext_ln1032_cast_reg_3089_reg[0]_0 ,
    \zext_ln1032_cast_reg_3089_reg[1]_0 ,
    \zext_ln1032_cast_reg_3089_reg[2]_0 ,
    \zext_ln1032_cast_reg_3089_reg[3]_0 ,
    \zext_ln1032_cast_reg_3089_reg[4]_0 ,
    rampStart_load_reg_1211,
    \zext_ln1032_cast_reg_3089_reg[6]_0 ,
    \zext_ln1032_cast_reg_3089_reg[7]_0 ,
    \rampVal_3_loc_0_fu_302_reg[7]_0 ,
    \hBarSel_4_loc_0_fu_294_reg[2] ,
    \hdata_loc_0_fu_274_reg[7]_0 ,
    \hdata_new_0_fu_278_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ,
    \x_fu_450_reg[0]_1 ,
    \rampVal_2_flag_0_reg_412_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    ap_NS_fsm15_out,
    \xBar_V_loc_0_fu_290_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg,
    \zonePlateVAddr_loc_0_fu_286_reg[7] ,
    start_for_tpgForeground_U0_full_n,
    \hdata_new_0_fu_278_reg[0] ,
    \select_ln259_reg_3511_reg[0]_0 ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_1 ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[1] ,
    \zonePlateVDelta_loc_0_fu_282_reg[2] ,
    \zonePlateVDelta_loc_0_fu_282_reg[3] ,
    \zonePlateVDelta_loc_0_fu_282_reg[4] ,
    \zonePlateVDelta_loc_0_fu_282_reg[5] ,
    \zonePlateVDelta_loc_0_fu_282_reg[6] ,
    \zonePlateVDelta_loc_0_fu_282_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[9] ,
    \zonePlateVDelta_loc_0_fu_282_reg[10] ,
    \zonePlateVDelta_loc_0_fu_282_reg[11] ,
    \zonePlateVDelta_loc_0_fu_282_reg[12] ,
    \zonePlateVDelta_loc_0_fu_282_reg[13] ,
    \zonePlateVDelta_loc_0_fu_282_reg[14] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ,
    xBar_V,
    \rampVal_2_loc_0_fu_266_reg[7]_1 ,
    \rampVal_2_loc_0_fu_266_reg[7]_2 ,
    \rampVal_3_loc_0_fu_302_reg[7]_1 ,
    \rampVal_3_loc_0_fu_302_reg[7]_2 ,
    \rampVal_loc_0_fu_298_reg[7]_0 ,
    \hdata_loc_0_fu_274_reg[7]_1 ,
    zonePlateVAddr,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \rampVal_2_flag_0_reg_412_reg[0]_0 ,
    \hdata_flag_0_reg_400_reg[0] ,
    \rampVal_3_flag_0_reg_388_reg[0] ,
    \or_ln1756_2_reg_867_reg[0]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i,
    or_ln1592_1_reg_1255,
    or_ln1592_2_reg_1260,
    hBarSel_2,
    \hBarSel_4_loc_0_fu_294_reg[1] ,
    \newSel47_reg_872_reg[7]_0 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ,
    \select_ln1756_3_reg_862_reg[6] ,
    \pix_val_V_7_reg_877_reg[7]_0 ,
    \ap_return_int_reg_reg[9] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ,
    ref_tmp27_0_reg_34340,
    \select_ln1487_reg_3403_reg[0]_1 ,
    \ref_tmp35_2_reg_3398_reg[7]_2 ,
    \tmp_5_reg_3378_reg[7]_1 ,
    \q0_reg[7]_4 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ,
    \g_2_reg_3524_reg[7]_0 );
  output grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output [1:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[7]_0 ;
  output \or_ln1756_2_reg_867_reg[0] ;
  output grp_tpgPatternCrossHatch_fu_970_ap_start_reg;
  output grp_tpgPatternCheckerBoard_fu_989_ap_start_reg;
  output \q0_reg[1]_2 ;
  output grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter12_reg_0;
  output ap_enable_reg_pp0_iter14_reg_0;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter16_reg_0;
  output icmp_ln1027_fu_1129_p2;
  output \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ;
  output trunc_ln520_reg_3117_pp0_iter9_reg;
  output trunc_ln520_reg_3117_pp0_iter12_reg;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  output \q0_reg[1]_3 ;
  output [2:0]B;
  output and_ln1219_reg_3172_pp0_iter13_reg;
  output [2:0]redYuv_load_reg_3506;
  output [2:0]grnYuv_load_reg_3501;
  output [2:0]bluYuv_load_reg_3496;
  output [0:0]blkYuv_load_reg_3491;
  output [0:0]whiYuv_load_reg_3486;
  output [0:0]ref_tmp29_0_reg_3419;
  output [0:0]ref_tmp35_0_reg_3388;
  output [1:0]\q0_reg[7]_1 ;
  output [14:0]\phi_mul_fu_446_reg[14]_0 ;
  output ap_ce_reg_reg;
  output ap_done_cache;
  output ap_loop_init_int;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  output icmp_ln1050_reg_3176;
  output and_ln1292_reg_3168;
  output icmp_ln1285_reg_3164;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  output [0:0]tpgBarSelRgb_b_load_reg_3481;
  output and_ln1219_reg_3172;
  output [0:0]tpgBarSelRgb_g_load_reg_3476;
  output [0:0]tpgBarSelRgb_r_load_reg_3471;
  output \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  output [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 ;
  output [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 ;
  output [7:0]\rSerie_V_reg[27]_0 ;
  output ap_loop_exit_ready_pp0_iter15_reg;
  output [14:0]\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 ;
  output ap_enable_reg_pp0_iter16_reg_1;
  output [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ;
  output [3:0]\xCount_V_2_reg[7] ;
  output [1:0]\xCount_V_2_reg[4] ;
  output [1:0]DI;
  output [6:0]\yCount_V_2_reg[9] ;
  output [0:0]\yCount_V_2_reg[0] ;
  output [5:0]\ap_return_int_reg_reg[8] ;
  output \select_ln1756_3_reg_862_reg[2] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  output \ref_tmp35_1_reg_3393_reg[6]_0 ;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 ;
  output \select_ln232_reg_3383_reg[7]_0 ;
  output [0:0]\int_width_reg[15] ;
  output icmp_ln1050_fu_1222_p2;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  output [0:0]\x_fu_450_reg[0]_0 ;
  output \select_ln1487_reg_3403_reg[3]_0 ;
  output [7:0]\select_ln1487_reg_3403_reg[7]_0 ;
  output \select_ln1487_reg_3403_reg[4]_0 ;
  output \g_2_reg_3524_pp0_iter14_reg_reg[4]_0 ;
  output \b_reg_3223_pp0_iter14_reg_reg[0]_0 ;
  output \b_reg_3223_pp0_iter14_reg_reg[1]_0 ;
  output \b_reg_3223_pp0_iter14_reg_reg[2]_0 ;
  output \b_reg_3223_pp0_iter14_reg_reg[5]_0 ;
  output \b_reg_3223_pp0_iter14_reg_reg[7]_0 ;
  output \select_ln1487_reg_3403_reg[0]_0 ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  output \and_ln1219_reg_3172_pp0_iter14_reg_reg[0]_0 ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6]_1 ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[0]_0 ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[6]_0 ;
  output \tpgBarSelRgb_g_load_reg_3476_reg[1]_0 ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[4]_0 ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[0]_0 ;
  output \rSerie_V_reg[26]_0 ;
  output [0:0]\ref_tmp35_1_reg_3393_reg[6]_1 ;
  output ap_enable_reg_pp0_iter15_reg_1;
  output \select_ln1487_reg_3403_reg[6]_0 ;
  output \add_ln1314_reg_3449_reg[6]_0 ;
  output [7:0]\add_ln1314_reg_3449_reg[7]_0 ;
  output [7:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  output [0:0]\phi_mul_fu_446_reg[15]_0 ;
  output \sub_ln232_reg_3207_reg[0]_0 ;
  output \sub_ln232_reg_3207_reg[1]_0 ;
  output \sub_ln232_reg_3207_reg[2]_0 ;
  output \sub_ln232_reg_3207_reg[3]_0 ;
  output \sub_ln232_reg_3207_reg[4]_0 ;
  output \sub_ln232_reg_3207_reg[5]_0 ;
  output \sub_ln232_reg_3207_reg[6]_0 ;
  output \sub_ln232_reg_3207_reg[7]_0 ;
  output \sub_ln232_reg_3207_reg[8]_0 ;
  output \sub_ln232_reg_3207_reg[9]_0 ;
  output \sub_ln232_reg_3207_reg[10]_0 ;
  output [7:0]\rampStart_load_reg_1211_reg[7] ;
  output [7:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  output [7:0]\rampStart_load_reg_1211_reg[7]_0 ;
  output [7:0]\hdata_loc_0_fu_274_reg[7] ;
  output \select_ln259_reg_3511_reg[7]_0 ;
  output [7:0]\select_ln259_reg_3511_reg[7]_1 ;
  output \add_ln1259_2_reg_3414_reg[16]_0 ;
  output \add_ln1259_2_reg_3414_reg[16]_1 ;
  output \add_ln1259_2_reg_3414_reg[16]_2 ;
  output \add_ln1259_2_reg_3414_reg[16]_3 ;
  output \add_ln1259_2_reg_3414_reg[16]_4 ;
  output \add_ln1259_3_reg_3409_reg[8]_0 ;
  output [0:0]\add_ln1258_1_reg_3282_reg[14]_0 ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output xBar_V0;
  output [0:0]ap_enable_reg_pp0_iter14_reg_1;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output zonePlateVAddr0;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output [0:0]\and_ln1292_reg_3168_pp0_iter4_reg_reg[0]_0 ;
  output [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  output [0:0]ap_enable_reg_pp0_iter14_reg_2;
  output [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1;
  output [0:0]\ap_CS_fsm_reg[3]_4 ;
  output [1:0]\ap_CS_fsm_reg[3]_5 ;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [10:0]\xBar_V_reg[10] ;
  output shiftReg_ce;
  output [7:0]\rampVal_2_reg[7] ;
  output [7:0]\rampVal_1_reg[7] ;
  output [7:0]\rampVal_reg[7] ;
  output [7:0]\hdata_reg[7] ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  output \ap_CS_fsm_reg[2] ;
  output \rampVal_loc_0_fu_298_reg[5] ;
  output ap_enable_reg_pp0_iter15_reg_2;
  output ap_enable_reg_pp0_iter15_reg_3;
  output ap_enable_reg_pp0_iter15_reg_4;
  output ap_enable_reg_pp0_iter15_reg_5;
  output \rampVal_2_flag_1_fu_454_reg[0]_0 ;
  output \hdata_flag_1_fu_458_reg[0]_0 ;
  output \rampVal_3_flag_1_fu_462_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \s_reg[0] ;
  output \s_reg[1] ;
  output \hBarSel_2_reg[2] ;
  output \hBarSel_2_reg[0] ;
  output \hBarSel_2_reg[1] ;
  output \hBarSel_2_reg[2]_0 ;
  output [1:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[0] ;
  output [7:0]\newSel47_reg_872_reg[7] ;
  output [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  output [0:0]\select_ln1756_3_reg_862_reg[0] ;
  output [7:0]\pix_val_V_7_reg_877_reg[7] ;
  output [3:0]ref_tmp27_2_reg_3444;
  output [1:0]\ref_tmp29_2_reg_3429_reg[7]_0 ;
  output [1:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  output [7:0]\tmp_5_reg_3378_reg[7]_0 ;
  output [7:0]tmp_val_1_reg_3368;
  output [4:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  output [1:0]\ref_tmp29_1_reg_3424_reg[7]_0 ;
  output [5:0]\select_ln232_reg_3383_reg[5]_0 ;
  output [5:0]\tmp_3_reg_3373_reg[5]_0 ;
  output [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 ;
  output [7:0]ref_tmp27_0_reg_3434;
  output [6:0]\tmp_val_3_reg_3363_reg[7]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input q1_reg_0;
  input \q0_reg[1]_4 ;
  input [15:0]p_reg_reg;
  input p_reg_reg_0;
  input add_ln1259_2_reg_34140;
  input p_reg_reg_1;
  input \redYuv_load_reg_3506_reg[4]_0 ;
  input \grnYuv_load_reg_3501_reg[7]_0 ;
  input \bluYuv_load_reg_3496_reg[6]_0 ;
  input \blkYuv_load_reg_3491_reg[7]_0 ;
  input \whiYuv_load_reg_3486_reg[6]_0 ;
  input [0:0]E;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[1]_5 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7]_0 ;
  input [3:0]\phi_mul_fu_446_reg[11]_0 ;
  input [3:0]\phi_mul_fu_446_reg[15]_1 ;
  input icmp_ln1518_1_fu_267_p2;
  input icmp_ln1518_fu_255_p2;
  input \q0_reg[0]_0 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[6] ;
  input ap_done_cache_reg;
  input \rampVal_3_flag_1_fu_462_reg[0]_1 ;
  input \icmp_ln1050_reg_3176_reg[0]_0 ;
  input \and_ln1292_reg_3168_reg[0]_0 ;
  input \icmp_ln1285_reg_3164_reg[0]_0 ;
  input \hdata_flag_1_fu_458_reg[0]_1 ;
  input \rampVal_2_flag_1_fu_454_reg[0]_1 ;
  input \tpgBarSelRgb_b_load_reg_3481_reg[1]_0 ;
  input \and_ln1219_reg_3172_reg[0]_0 ;
  input \tpgBarSelRgb_g_load_reg_3476_reg[1]_1 ;
  input \tpgBarSelRgb_r_load_reg_3471_reg[1]_0 ;
  input grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg_0;
  input grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg_0;
  input grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg_0;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0;
  input and_ln1756_fu_479_p2;
  input \gSerie_V_reg[21]_0 ;
  input rSerie_V0;
  input and_ln1379_1_fu_315_p2;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  input \newSel47_reg_872_reg[5] ;
  input \newSel47_reg_872_reg[5]_0 ;
  input \pix_val_V_7_reg_877_reg[0] ;
  input \select_ln1756_3_reg_862_reg[1] ;
  input \select_ln1756_3_reg_862_reg[3] ;
  input q0_reg_0;
  input [15:0]Q;
  input \vBarSel_1_reg[0] ;
  input \xCount_V_2_reg[9] ;
  input [0:0]\yCount_V_2_reg[0]_0 ;
  input [12:0]\x_fu_450_reg[15]_i_4 ;
  input [13:0]\icmp_ln1428_reg_567_reg[0]_i_2_0 ;
  input [5:0]\xCount_V_2_reg[9]_0 ;
  input [1:0]\xCount_V_2_reg[3] ;
  input [2:0]\yCount_V_2_reg[9]_i_5 ;
  input \xCount_V_2[7]_i_4 ;
  input \xCount_V_2[7]_i_5 ;
  input [0:0]S;
  input [0:0]CO;
  input \ref_tmp29_1_reg_3424_reg[7]_1 ;
  input [0:0]\ref_tmp29_1_reg_3424_reg[6]_0 ;
  input \ref_tmp29_1_reg_3424_reg[6]_1 ;
  input \q0_reg[6]_0 ;
  input [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  input [9:0]trunc_ln5_fu_233_p4;
  input [9:0]add_ln1511_fu_249_p2;
  input \ref_tmp27_1_reg_3439_reg[7]_1 ;
  input [9:0]trunc_ln1_fu_231_p4;
  input [9:0]add_ln1329_fu_247_p2;
  input \redYuv_load_reg_3506_reg[3]_0 ;
  input \grnYuv_load_reg_3501_reg[4]_0 ;
  input \redYuv_load_reg_3506_reg[3]_1 ;
  input \grnYuv_load_reg_3501_reg[4]_1 ;
  input [1:0]\grnYuv_load_reg_3501_reg[4]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  input [4:0]in;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  input ap_rst_n;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  input \xBar_V_loc_0_fu_290_reg[10] ;
  input or_ln1592_reg_1250;
  input \tmp_3_reg_3373_reg[0]_0 ;
  input \zonePlateVAddr_loc_0_fu_286_reg[8] ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  input [10:0]\xBar_V_loc_0_fu_290_reg[10]_0 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  input \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  input \hBarSel_2_reg[0]_0 ;
  input [2:0]hBarSel_4_loc_0_fu_294;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_2 ;
  input [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  input \rampVal_reg[0] ;
  input \rampVal_loc_0_fu_298_reg[3] ;
  input \rampVal_reg[4] ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  input [15:0]\zonePlateVAddr_loc_0_fu_286_reg[15] ;
  input [15:0]add_ln1296_fu_1471_p2;
  input \icmp_ln1050_reg_3176[0]_i_2 ;
  input \icmp_ln1050_reg_3176[0]_i_2_0 ;
  input \icmp_ln1050_reg_3176[0]_i_2_1 ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input [7:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  input [0:0]\phi_mul_fu_446_reg[15]_2 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  input [15:0]add_ln1298_fu_1483_p2;
  input \zext_ln1032_cast_reg_3089_reg[0]_0 ;
  input \zext_ln1032_cast_reg_3089_reg[1]_0 ;
  input \zext_ln1032_cast_reg_3089_reg[2]_0 ;
  input \zext_ln1032_cast_reg_3089_reg[3]_0 ;
  input \zext_ln1032_cast_reg_3089_reg[4]_0 ;
  input [0:0]rampStart_load_reg_1211;
  input \zext_ln1032_cast_reg_3089_reg[6]_0 ;
  input \zext_ln1032_cast_reg_3089_reg[7]_0 ;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2] ;
  input [7:0]\hdata_loc_0_fu_274_reg[7]_0 ;
  input [7:0]\hdata_new_0_fu_278_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  input [0:0]\x_fu_450_reg[0]_1 ;
  input [3:0]\rampVal_2_flag_0_reg_412_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input ap_NS_fsm15_out;
  input \xBar_V_loc_0_fu_290_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  input \zonePlateVAddr_loc_0_fu_286_reg[7] ;
  input start_for_tpgForeground_U0_full_n;
  input \hdata_new_0_fu_278_reg[0] ;
  input [0:0]\select_ln259_reg_3511_reg[0]_0 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  input [10:0]xBar_V;
  input [7:0]\rampVal_2_loc_0_fu_266_reg[7]_1 ;
  input \rampVal_2_loc_0_fu_266_reg[7]_2 ;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7]_1 ;
  input \rampVal_3_loc_0_fu_302_reg[7]_2 ;
  input [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  input [7:0]\hdata_loc_0_fu_274_reg[7]_1 ;
  input [15:0]zonePlateVAddr;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \rampVal_2_flag_0_reg_412_reg[0]_0 ;
  input \hdata_flag_0_reg_400_reg[0] ;
  input \rampVal_3_flag_0_reg_388_reg[0] ;
  input \or_ln1756_2_reg_867_reg[0]_0 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  input or_ln1592_1_reg_1255;
  input or_ln1592_2_reg_1260;
  input [2:0]hBarSel_2;
  input \hBarSel_4_loc_0_fu_294_reg[1] ;
  input [3:0]\newSel47_reg_872_reg[7]_0 ;
  input [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  input [1:0]\select_ln1756_3_reg_862_reg[6] ;
  input [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ;
  input ref_tmp27_0_reg_34340;
  input [0:0]\select_ln1487_reg_3403_reg[0]_1 ;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_2 ;
  input [0:0]\tmp_5_reg_3378_reg[7]_1 ;
  input [1:0]\q0_reg[7]_4 ;
  input [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ;
  input [0:0]\g_2_reg_3524_reg[7]_0 ;

  wire [2:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  wire [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  wire [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  wire [0:0]E;
  wire [3:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [15:0]add_ln1257_1_reg_3276;
  wire add_ln1257_1_reg_32760;
  wire [16:16]add_ln1257_2_fu_2658_p2;
  wire [15:8]add_ln1257_3_fu_2664_p2;
  wire [15:6]add_ln1258_1_reg_3282;
  wire [0:0]\add_ln1258_1_reg_3282_reg[14]_0 ;
  wire [15:8]add_ln1258_2_fu_2683_p2__0;
  wire [16:16]add_ln1259_2_fu_1988_p2;
  wire [16:16]add_ln1259_2_reg_3414;
  wire add_ln1259_2_reg_34140;
  wire \add_ln1259_2_reg_3414_reg[16]_0 ;
  wire \add_ln1259_2_reg_3414_reg[16]_1 ;
  wire \add_ln1259_2_reg_3414_reg[16]_2 ;
  wire \add_ln1259_2_reg_3414_reg[16]_3 ;
  wire \add_ln1259_2_reg_3414_reg[16]_4 ;
  wire [15:8]add_ln1259_3_fu_1984_p2;
  wire [15:8]add_ln1259_3_reg_3409;
  wire \add_ln1259_3_reg_3409_reg[8]_0 ;
  wire [15:0]add_ln1259_reg_3264;
  wire add_ln1259_reg_32640;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[0]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[10]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[11]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[12]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[13]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[14]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[15]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[1]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[2]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[3]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[4]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[5]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[6]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[7]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[8]_srl7_n_3 ;
  wire \add_ln1259_reg_3264_pp0_iter12_reg_reg[9]_srl7_n_3 ;
  wire [15:0]add_ln1259_reg_3264_pp0_iter13_reg;
  wire [15:0]add_ln1296_fu_1471_p2;
  wire [15:0]add_ln1298_fu_1483_p2;
  wire [7:0]add_ln1314_fu_2047_p2;
  wire \add_ln1314_reg_3449[4]_i_2_n_3 ;
  wire \add_ln1314_reg_3449[5]_i_2_n_3 ;
  wire \add_ln1314_reg_3449[7]_i_2_n_3 ;
  wire \add_ln1314_reg_3449[7]_i_3_n_3 ;
  wire \add_ln1314_reg_3449_reg[6]_0 ;
  wire [7:0]\add_ln1314_reg_3449_reg[7]_0 ;
  wire [9:0]add_ln1329_fu_247_p2;
  wire [9:0]add_ln1511_fu_249_p2;
  wire [10:0]add_ln232_fu_1252_p2;
  wire [10:0]add_ln232_reg_3202;
  wire add_ln232_reg_32020;
  wire \add_ln232_reg_3202[10]_i_2_n_3 ;
  wire \add_ln232_reg_3202[2]_i_1_n_3 ;
  wire \add_ln232_reg_3202[3]_i_1_n_3 ;
  wire \add_ln232_reg_3202[4]_i_1_n_3 ;
  wire \add_ln232_reg_3202[5]_i_1_n_3 ;
  wire \add_ln232_reg_3202[6]_i_1_n_3 ;
  wire \add_ln232_reg_3202[7]_i_1_n_3 ;
  wire \add_ln232_reg_3202[8]_i_1_n_3 ;
  wire \add_ln232_reg_3202[9]_i_1_n_3 ;
  wire and_ln1219_reg_3172;
  wire \and_ln1219_reg_3172_pp0_iter12_reg_reg[0]_srl12_n_3 ;
  wire and_ln1219_reg_3172_pp0_iter13_reg;
  wire and_ln1219_reg_3172_pp0_iter14_reg;
  wire \and_ln1219_reg_3172_pp0_iter14_reg_reg[0]_0 ;
  wire \and_ln1219_reg_3172_reg[0]_0 ;
  wire and_ln1292_reg_3168;
  wire \and_ln1292_reg_3168_pp0_iter3_reg_reg[0]_srl3_n_3 ;
  wire and_ln1292_reg_3168_pp0_iter4_reg;
  wire [0:0]\and_ln1292_reg_3168_pp0_iter4_reg_reg[0]_0 ;
  wire \and_ln1292_reg_3168_reg[0]_0 ;
  wire and_ln1379_1_fu_315_p2;
  wire and_ln1379_1_reg_553_pp0_iter3_reg;
  wire and_ln1756_fu_479_p2;
  wire \and_ln1756_reg_768_pp0_iter2_reg_reg[0] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire [0:0]\ap_CS_fsm_reg[3]_4 ;
  wire [1:0]\ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire ap_NS_fsm15_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter14_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter14_reg_2;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter15_reg_3;
  wire ap_enable_reg_pp0_iter15_reg_4;
  wire ap_enable_reg_pp0_iter15_reg_5;
  wire ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter16_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_3;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire ap_loop_init_int;
  wire [15:0]ap_return;
  wire [5:0]\ap_return_int_reg_reg[8] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire ap_rst_n;
  wire \bSerie_V_reg[1]_srl2_n_3 ;
  wire \bSerie_V_reg[4]_srl17_n_3 ;
  wire \bSerie_V_reg_n_3_[0] ;
  wire \bSerie_V_reg_n_3_[3] ;
  wire b_reg_3223;
  wire \b_reg_3223_pp0_iter13_reg_reg[0]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[1]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[2]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[3]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[4]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[5]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[6]_srl4_n_3 ;
  wire \b_reg_3223_pp0_iter13_reg_reg[7]_srl4_n_3 ;
  wire [7:0]b_reg_3223_pp0_iter14_reg;
  wire \b_reg_3223_pp0_iter14_reg_reg[0]_0 ;
  wire \b_reg_3223_pp0_iter14_reg_reg[1]_0 ;
  wire \b_reg_3223_pp0_iter14_reg_reg[2]_0 ;
  wire \b_reg_3223_pp0_iter14_reg_reg[5]_0 ;
  wire \b_reg_3223_pp0_iter14_reg_reg[7]_0 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[0]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[1]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[2]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[3]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[4]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[5]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[6]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter4_reg_reg[7]_srl2_n_3 ;
  wire [7:0]b_reg_3223_pp0_iter5_reg;
  wire \b_reg_3223_pp0_iter8_reg_reg[0]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[1]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[2]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[3]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[4]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[5]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[6]_srl2_n_3 ;
  wire \b_reg_3223_pp0_iter8_reg_reg[7]_srl2_n_3 ;
  wire [7:0]b_reg_3223_pp0_iter9_reg;
  wire \b_reg_3223_reg_n_3_[0] ;
  wire \b_reg_3223_reg_n_3_[1] ;
  wire \b_reg_3223_reg_n_3_[2] ;
  wire \b_reg_3223_reg_n_3_[3] ;
  wire \b_reg_3223_reg_n_3_[4] ;
  wire \b_reg_3223_reg_n_3_[5] ;
  wire \b_reg_3223_reg_n_3_[6] ;
  wire \b_reg_3223_reg_n_3_[7] ;
  wire blkYuv_ce0;
  wire [0:0]blkYuv_load_reg_3491;
  wire \blkYuv_load_reg_3491_reg[7]_0 ;
  wire bluYuv_U_n_3;
  wire bluYuv_U_n_4;
  wire bluYuv_U_n_5;
  wire [2:0]bluYuv_load_reg_3496;
  wire \bluYuv_load_reg_3496_reg[6]_0 ;
  wire [15:0]d;
  wire [12:1]dout;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [27:0]gSerie_V;
  wire \gSerie_V_reg[1]_srl2_n_3 ;
  wire \gSerie_V_reg[21]_0 ;
  wire \gSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]g_2_fu_2747_p3;
  wire \g_2_reg_3524[1]_i_3_n_3 ;
  wire \g_2_reg_3524[1]_i_4_n_3 ;
  wire \g_2_reg_3524[1]_i_5_n_3 ;
  wire \g_2_reg_3524[5]_i_3_n_3 ;
  wire \g_2_reg_3524[5]_i_4_n_3 ;
  wire \g_2_reg_3524[5]_i_5_n_3 ;
  wire \g_2_reg_3524[5]_i_6_n_3 ;
  wire \g_2_reg_3524[7]_i_4_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[0]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[1]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[2]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[3]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[4]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[5]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[6]_srl6_n_3 ;
  wire \g_2_reg_3524_pp0_iter13_reg_reg[7]_srl6_n_3 ;
  wire [4:4]g_2_reg_3524_pp0_iter14_reg;
  wire \g_2_reg_3524_pp0_iter14_reg_reg[4]_0 ;
  wire [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 ;
  wire \g_2_reg_3524_reg[1]_i_2_n_3 ;
  wire \g_2_reg_3524_reg[1]_i_2_n_4 ;
  wire \g_2_reg_3524_reg[1]_i_2_n_5 ;
  wire \g_2_reg_3524_reg[1]_i_2_n_6 ;
  wire \g_2_reg_3524_reg[5]_i_2_n_3 ;
  wire \g_2_reg_3524_reg[5]_i_2_n_4 ;
  wire \g_2_reg_3524_reg[5]_i_2_n_5 ;
  wire \g_2_reg_3524_reg[5]_i_2_n_6 ;
  wire [0:0]\g_2_reg_3524_reg[7]_0 ;
  wire \g_2_reg_3524_reg[7]_i_3_n_6 ;
  wire \g_2_reg_3524_reg_n_3_[0] ;
  wire \g_2_reg_3524_reg_n_3_[1] ;
  wire \g_2_reg_3524_reg_n_3_[2] ;
  wire \g_2_reg_3524_reg_n_3_[3] ;
  wire \g_2_reg_3524_reg_n_3_[4] ;
  wire \g_2_reg_3524_reg_n_3_[5] ;
  wire \g_2_reg_3524_reg_n_3_[6] ;
  wire \g_2_reg_3524_reg_n_3_[7] ;
  wire [7:0]g_reg_3218;
  wire \g_reg_3218_pp0_iter5_reg_reg[0]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[1]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[2]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[3]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[4]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[5]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[6]_srl3_n_3 ;
  wire \g_reg_3218_pp0_iter5_reg_reg[7]_srl3_n_3 ;
  wire [7:0]g_reg_3218_pp0_iter6_reg;
  wire [2:0]grnYuv_load_reg_3501;
  wire \grnYuv_load_reg_3501_reg[4]_0 ;
  wire \grnYuv_load_reg_3501_reg[4]_1 ;
  wire [1:0]\grnYuv_load_reg_3501_reg[4]_2 ;
  wire \grnYuv_load_reg_3501_reg[7]_0 ;
  wire [6:0]grp_fu_2813_p0;
  wire [6:0]grp_fu_2822_p0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  wire [2:2]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out;
  wire [6:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o;
  wire [7:6]grp_tpgPatternCheckerBoard_fu_989_ap_return_1;
  wire [6:6]grp_tpgPatternCheckerBoard_fu_989_ap_return_2;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg_0;
  wire grp_tpgPatternCheckerBoard_fu_989_n_4;
  wire grp_tpgPatternCheckerBoard_fu_989_n_8;
  wire grp_tpgPatternCheckerBoard_fu_989_n_9;
  wire [7:7]grp_tpgPatternCrossHatch_fu_970_ap_return_0;
  wire [7:6]grp_tpgPatternCrossHatch_fu_970_ap_return_1;
  wire [7:6]grp_tpgPatternCrossHatch_fu_970_ap_return_2;
  wire grp_tpgPatternCrossHatch_fu_970_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg_0;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0;
  wire [6:6]grp_tpgPatternTartanColorBars_fu_1020_ap_return_0;
  wire [7:0]grp_tpgPatternTartanColorBars_fu_1020_ap_return_1;
  wire grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_10;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_11;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_12;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_13;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_14;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_15;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_16;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_17;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_18;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_19;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_20;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_21;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_22;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_8;
  wire grp_tpgPatternTartanColorBars_fu_1020_n_9;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  wire [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  wire [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  wire [0:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1;
  wire [2:0]hBarSel_2;
  wire hBarSel_20;
  wire \hBarSel_2_reg[0] ;
  wire \hBarSel_2_reg[0]_0 ;
  wire \hBarSel_2_reg[1] ;
  wire \hBarSel_2_reg[2] ;
  wire \hBarSel_2_reg[2]_0 ;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \hBarSel_4_loc_0_fu_294[1]_i_3_n_3 ;
  wire \hBarSel_4_loc_0_fu_294[2]_i_2_n_3 ;
  wire \hBarSel_4_loc_0_fu_294_reg[1] ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2] ;
  wire \hdata_flag_0_reg_400_reg[0] ;
  wire \hdata_flag_1_fu_458_reg[0]_0 ;
  wire \hdata_flag_1_fu_458_reg[0]_1 ;
  wire [7:0]\hdata_loc_0_fu_274_reg[7] ;
  wire [7:0]\hdata_loc_0_fu_274_reg[7]_0 ;
  wire [7:0]\hdata_loc_0_fu_274_reg[7]_1 ;
  wire \hdata_new_0_fu_278[3]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[4]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[5]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[6]_i_2_n_3 ;
  wire \hdata_new_0_fu_278[7]_i_4_n_3 ;
  wire \hdata_new_0_fu_278_reg[0] ;
  wire [7:0]\hdata_new_0_fu_278_reg[7] ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1027_fu_1129_p2;
  wire \icmp_ln1027_reg_3138_pp0_iter10_reg_reg[0]_srl9_n_3 ;
  wire icmp_ln1027_reg_3138_pp0_iter11_reg;
  wire icmp_ln1027_reg_3138_pp0_iter12_reg;
  wire icmp_ln1027_reg_3138_pp0_iter13_reg;
  wire \icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln1027_reg_3138_reg_n_3_[0] ;
  wire icmp_ln1050_fu_1222_p2;
  wire icmp_ln1050_reg_3176;
  wire \icmp_ln1050_reg_3176[0]_i_2 ;
  wire \icmp_ln1050_reg_3176[0]_i_2_0 ;
  wire \icmp_ln1050_reg_3176[0]_i_2_1 ;
  wire \icmp_ln1050_reg_3176[0]_i_5_n_3 ;
  wire \icmp_ln1050_reg_3176[0]_i_6_n_3 ;
  wire \icmp_ln1050_reg_3176_pp0_iter12_reg_reg[0]_srl12_n_3 ;
  wire icmp_ln1050_reg_3176_pp0_iter13_reg;
  wire \icmp_ln1050_reg_3176_reg[0]_0 ;
  wire icmp_ln1073_1_fu_393_p2;
  wire icmp_ln1073_fu_1247_p2;
  wire icmp_ln1073_reg_3198;
  wire \icmp_ln1073_reg_3198[0]_i_10_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_11_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_12_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_13_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_14_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_15_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_16_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_17_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_18_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_19_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_20_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_21_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_6_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_7_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_8_n_3 ;
  wire \icmp_ln1073_reg_3198[0]_i_9_n_3 ;
  wire \icmp_ln1073_reg_3198_pp0_iter10_reg_reg[0]_srl9_n_3 ;
  wire icmp_ln1073_reg_3198_pp0_iter11_reg;
  wire \icmp_ln1073_reg_3198_reg[0]_i_4_n_3 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_4_n_4 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_4_n_5 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_4_n_6 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_5_n_3 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_5_n_4 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_5_n_5 ;
  wire \icmp_ln1073_reg_3198_reg[0]_i_5_n_6 ;
  wire icmp_ln1285_reg_3164;
  wire \icmp_ln1285_reg_3164_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln1285_reg_3164_pp0_iter3_reg;
  wire \icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ;
  wire \icmp_ln1285_reg_3164_reg[0]_0 ;
  wire [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  wire icmp_ln1428_fu_230_p2;
  wire \icmp_ln1428_reg_567[0]_i_5_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_6_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_7_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_8_n_3 ;
  wire \icmp_ln1428_reg_567[0]_i_9_n_3 ;
  wire [13:0]\icmp_ln1428_reg_567_reg[0]_i_2_0 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_2_n_6 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_3_n_3 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_3_n_4 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_3_n_5 ;
  wire \icmp_ln1428_reg_567_reg[0]_i_3_n_6 ;
  wire icmp_ln1518_1_fu_267_p2;
  wire icmp_ln1518_fu_255_p2;
  wire icmp_ln1518_reg_550;
  wire \icmp_ln1584_reg_3144_pp0_iter12_reg_reg[0]_srl12_n_3 ;
  wire icmp_ln1584_reg_3144_pp0_iter13_reg;
  wire \icmp_ln1584_reg_3144_reg_n_3_[0] ;
  wire [4:0]in;
  wire [0:0]\int_width_reg[15] ;
  wire lshr_ln1_reg_3530_reg_0_n_23;
  wire lshr_ln1_reg_3530_reg_0_n_24;
  wire lshr_ln1_reg_3530_reg_0_n_25;
  wire lshr_ln1_reg_3530_reg_0_n_26;
  wire lshr_ln1_reg_3530_reg_0_n_27;
  wire lshr_ln1_reg_3530_reg_0_n_28;
  wire lshr_ln1_reg_3530_reg_0_n_29;
  wire lshr_ln1_reg_3530_reg_0_n_30;
  wire lshr_ln1_reg_3530_reg_0_n_31;
  wire lshr_ln1_reg_3530_reg_0_n_32;
  wire lshr_ln1_reg_3530_reg_0_n_33;
  wire lshr_ln1_reg_3530_reg_0_n_34;
  wire lshr_ln1_reg_3530_reg_0_n_35;
  wire lshr_ln1_reg_3530_reg_0_n_36;
  wire lshr_ln1_reg_3530_reg_0_n_37;
  wire lshr_ln1_reg_3530_reg_0_n_38;
  wire lshr_ln1_reg_3530_reg_1_n_15;
  wire lshr_ln1_reg_3530_reg_1_n_16;
  wire lshr_ln1_reg_3530_reg_1_n_17;
  wire lshr_ln1_reg_3530_reg_1_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_3;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U52_n_9;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_10;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_11;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_12;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_3;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_4;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_5;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_6;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_7;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_8;
  wire mac_muladd_8ns_7s_16s_16_4_1_U51_n_9;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_22;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_23;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_24;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_25;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_26;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_27;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_28;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_29;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_3;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_30;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_31;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_32;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_33;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_34;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_35;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_36;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_37;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_38;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_39;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_4;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_40;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_41;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_42;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_43;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_44;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_45;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_46;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_47;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_48;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_49;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_50;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U48_n_9;
  wire [12:0]mul_ln1257_2_reg_3270;
  wire \mul_ln1311_reg_3297_reg_n_3_[19] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[20] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[21] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[22] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[23] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[24] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[25] ;
  wire \mul_ln1311_reg_3297_reg_n_3_[26] ;
  wire mul_mul_20s_8ns_28_4_1_U54_n_10;
  wire mul_mul_20s_8ns_28_4_1_U54_n_11;
  wire mul_mul_20s_8ns_28_4_1_U54_n_12;
  wire mul_mul_20s_8ns_28_4_1_U54_n_13;
  wire mul_mul_20s_8ns_28_4_1_U54_n_14;
  wire mul_mul_20s_8ns_28_4_1_U54_n_15;
  wire mul_mul_20s_8ns_28_4_1_U54_n_16;
  wire mul_mul_20s_8ns_28_4_1_U54_n_17;
  wire mul_mul_20s_8ns_28_4_1_U54_n_18;
  wire mul_mul_20s_8ns_28_4_1_U54_n_19;
  wire mul_mul_20s_8ns_28_4_1_U54_n_20;
  wire mul_mul_20s_8ns_28_4_1_U54_n_21;
  wire mul_mul_20s_8ns_28_4_1_U54_n_22;
  wire mul_mul_20s_8ns_28_4_1_U54_n_23;
  wire mul_mul_20s_8ns_28_4_1_U54_n_24;
  wire mul_mul_20s_8ns_28_4_1_U54_n_25;
  wire mul_mul_20s_8ns_28_4_1_U54_n_26;
  wire mul_mul_20s_8ns_28_4_1_U54_n_27;
  wire mul_mul_20s_8ns_28_4_1_U54_n_28;
  wire mul_mul_20s_8ns_28_4_1_U54_n_29;
  wire mul_mul_20s_8ns_28_4_1_U54_n_3;
  wire mul_mul_20s_8ns_28_4_1_U54_n_30;
  wire mul_mul_20s_8ns_28_4_1_U54_n_4;
  wire mul_mul_20s_8ns_28_4_1_U54_n_5;
  wire mul_mul_20s_8ns_28_4_1_U54_n_6;
  wire mul_mul_20s_8ns_28_4_1_U54_n_7;
  wire mul_mul_20s_8ns_28_4_1_U54_n_8;
  wire mul_mul_20s_8ns_28_4_1_U54_n_9;
  wire \newSel47_reg_872_reg[5] ;
  wire \newSel47_reg_872_reg[5]_0 ;
  wire [7:0]\newSel47_reg_872_reg[7] ;
  wire [3:0]\newSel47_reg_872_reg[7]_0 ;
  wire or_ln1592_1_reg_1255;
  wire or_ln1592_2_reg_1260;
  wire or_ln1592_reg_1250;
  wire \or_ln1756_2_reg_867_reg[0] ;
  wire \or_ln1756_2_reg_867_reg[0]_0 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_19_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_9_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_2 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_34_n_3 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  wire [1:0]p_1_in;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire phi_mul_fu_446;
  wire [15:15]phi_mul_fu_446_reg;
  wire [3:0]\phi_mul_fu_446_reg[11]_0 ;
  wire [14:0]\phi_mul_fu_446_reg[14]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [3:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_2 ;
  wire [3:0]\phi_mul_fu_446_reg[7]_0 ;
  wire \pix_val_V_7_reg_877_reg[0] ;
  wire [7:0]\pix_val_V_7_reg_877_reg[7] ;
  wire [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  wire [6:0]q0_reg;
  wire [0:0]\q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [1:0]\q0_reg[3]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [1:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [1:0]\q0_reg[7]_4 ;
  wire q0_reg_0;
  wire q0_reg_1_sn_1;
  wire q0_reg_3_sn_1;
  wire q0_reg_6_sn_1;
  wire [6:0]q1_reg;
  wire q1_reg_0;
  wire [6:0]q2_reg;
  wire [26:26]rSerie_V;
  wire rSerie_V0;
  wire \rSerie_V_reg[1]_srl2_n_3 ;
  wire \rSerie_V_reg[26]_0 ;
  wire [7:0]\rSerie_V_reg[27]_0 ;
  wire \rSerie_V_reg[4]_srl17_n_3 ;
  wire [7:0]r_2_fu_2741_p3;
  wire r_2_reg_3517;
  wire \r_2_reg_3517[3]_i_10_n_3 ;
  wire \r_2_reg_3517[3]_i_11_n_3 ;
  wire \r_2_reg_3517[3]_i_12_n_3 ;
  wire \r_2_reg_3517[3]_i_13_n_3 ;
  wire \r_2_reg_3517[3]_i_14_n_3 ;
  wire \r_2_reg_3517[3]_i_15_n_3 ;
  wire \r_2_reg_3517[3]_i_16_n_3 ;
  wire \r_2_reg_3517[3]_i_4_n_3 ;
  wire \r_2_reg_3517[3]_i_5_n_3 ;
  wire \r_2_reg_3517[3]_i_6_n_3 ;
  wire \r_2_reg_3517[3]_i_7_n_3 ;
  wire \r_2_reg_3517[3]_i_9_n_3 ;
  wire \r_2_reg_3517[7]_i_10_n_3 ;
  wire \r_2_reg_3517[7]_i_11_n_3 ;
  wire \r_2_reg_3517[7]_i_12_n_3 ;
  wire \r_2_reg_3517[7]_i_14_n_3 ;
  wire \r_2_reg_3517[7]_i_15_n_3 ;
  wire \r_2_reg_3517[7]_i_16_n_3 ;
  wire \r_2_reg_3517[7]_i_17_n_3 ;
  wire \r_2_reg_3517[7]_i_18_n_3 ;
  wire \r_2_reg_3517[7]_i_19_n_3 ;
  wire \r_2_reg_3517[7]_i_20_n_3 ;
  wire \r_2_reg_3517[7]_i_21_n_3 ;
  wire \r_2_reg_3517[7]_i_6_n_3 ;
  wire \r_2_reg_3517[7]_i_7_n_3 ;
  wire \r_2_reg_3517[7]_i_9_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[0]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[1]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[2]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[3]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[4]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[5]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[6]_srl6_n_3 ;
  wire \r_2_reg_3517_pp0_iter13_reg_reg[7]_srl6_n_3 ;
  wire [4:0]r_2_reg_3517_pp0_iter14_reg;
  wire [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 ;
  wire \r_2_reg_3517_reg[3]_i_2_n_3 ;
  wire \r_2_reg_3517_reg[3]_i_2_n_4 ;
  wire \r_2_reg_3517_reg[3]_i_2_n_5 ;
  wire \r_2_reg_3517_reg[3]_i_2_n_6 ;
  wire \r_2_reg_3517_reg[3]_i_3_n_3 ;
  wire \r_2_reg_3517_reg[3]_i_3_n_4 ;
  wire \r_2_reg_3517_reg[3]_i_3_n_5 ;
  wire \r_2_reg_3517_reg[3]_i_3_n_6 ;
  wire \r_2_reg_3517_reg[3]_i_8_n_3 ;
  wire \r_2_reg_3517_reg[3]_i_8_n_4 ;
  wire \r_2_reg_3517_reg[3]_i_8_n_5 ;
  wire \r_2_reg_3517_reg[3]_i_8_n_6 ;
  wire \r_2_reg_3517_reg[7]_i_13_n_3 ;
  wire \r_2_reg_3517_reg[7]_i_13_n_4 ;
  wire \r_2_reg_3517_reg[7]_i_13_n_5 ;
  wire \r_2_reg_3517_reg[7]_i_13_n_6 ;
  wire \r_2_reg_3517_reg[7]_i_3_n_4 ;
  wire \r_2_reg_3517_reg[7]_i_3_n_5 ;
  wire \r_2_reg_3517_reg[7]_i_3_n_6 ;
  wire \r_2_reg_3517_reg[7]_i_4_n_4 ;
  wire \r_2_reg_3517_reg[7]_i_4_n_5 ;
  wire \r_2_reg_3517_reg[7]_i_4_n_6 ;
  wire \r_2_reg_3517_reg[7]_i_5_n_3 ;
  wire \r_2_reg_3517_reg[7]_i_5_n_4 ;
  wire \r_2_reg_3517_reg[7]_i_5_n_5 ;
  wire \r_2_reg_3517_reg[7]_i_5_n_6 ;
  wire \r_2_reg_3517_reg[7]_i_8_n_3 ;
  wire \r_2_reg_3517_reg[7]_i_8_n_4 ;
  wire \r_2_reg_3517_reg[7]_i_8_n_5 ;
  wire \r_2_reg_3517_reg[7]_i_8_n_6 ;
  wire \r_2_reg_3517_reg_n_3_[0] ;
  wire \r_2_reg_3517_reg_n_3_[1] ;
  wire \r_2_reg_3517_reg_n_3_[2] ;
  wire \r_2_reg_3517_reg_n_3_[3] ;
  wire \r_2_reg_3517_reg_n_3_[4] ;
  wire \r_2_reg_3517_reg_n_3_[5] ;
  wire \r_2_reg_3517_reg_n_3_[6] ;
  wire \r_2_reg_3517_reg_n_3_[7] ;
  wire [7:0]r_reg_3212;
  wire \r_reg_3212_pp0_iter5_reg_reg[0]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[1]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[2]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[3]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[4]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[5]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[6]_srl3_n_3 ;
  wire \r_reg_3212_pp0_iter5_reg_reg[7]_srl3_n_3 ;
  wire [7:0]r_reg_3212_pp0_iter6_reg;
  wire [0:0]rampStart_load_reg_1211;
  wire [7:0]\rampStart_load_reg_1211_reg[7] ;
  wire [7:0]\rampStart_load_reg_1211_reg[7]_0 ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire [3:0]\rampVal_2_flag_0_reg_412_reg[0] ;
  wire \rampVal_2_flag_0_reg_412_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_454_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_454_reg[0]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7] ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7]_0 ;
  wire [7:0]\rampVal_2_loc_0_fu_266_reg[7]_1 ;
  wire \rampVal_2_loc_0_fu_266_reg[7]_2 ;
  wire \rampVal_2_new_0_fu_270[4]_i_2_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_270[4]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_3_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_4_n_3 ;
  wire \rampVal_2_new_0_fu_270[7]_i_5_n_3 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_270_reg[4]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_270_reg[7]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_270_reg[7]_i_2_n_6 ;
  wire [7:0]\rampVal_2_reg[7] ;
  wire \rampVal_3_flag_0_reg_388_reg[0] ;
  wire \rampVal_3_flag_1_fu_462_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_462_reg[0]_1 ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7]_1 ;
  wire \rampVal_3_loc_0_fu_302_reg[7]_2 ;
  wire \rampVal_3_new_0_fu_306[3]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[4]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[5]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[6]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_306[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_298[2]_i_2_n_3 ;
  wire \rampVal_loc_0_fu_298[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_298[7]_i_4_n_3 ;
  wire \rampVal_loc_0_fu_298_reg[3] ;
  wire \rampVal_loc_0_fu_298_reg[5] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  wire \rampVal_reg[0] ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire [7:0]\rampVal_reg[7] ;
  wire \rampVal_reg[7]_0 ;
  wire redYuv_U_n_3;
  wire redYuv_U_n_4;
  wire redYuv_U_n_5;
  wire [2:0]redYuv_load_reg_3506;
  wire \redYuv_load_reg_3506_reg[3]_0 ;
  wire \redYuv_load_reg_3506_reg[3]_1 ;
  wire \redYuv_load_reg_3506_reg[4]_0 ;
  wire [7:0]ref_tmp27_0_reg_3434;
  wire ref_tmp27_0_reg_34340;
  wire [4:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  wire \ref_tmp27_1_reg_3439_reg[7]_1 ;
  wire [3:0]ref_tmp27_2_reg_3444;
  wire [0:0]ref_tmp29_0_reg_3419;
  wire [0:0]\ref_tmp29_1_reg_3424_reg[6]_0 ;
  wire \ref_tmp29_1_reg_3424_reg[6]_1 ;
  wire [1:0]\ref_tmp29_1_reg_3424_reg[7]_0 ;
  wire \ref_tmp29_1_reg_3424_reg[7]_1 ;
  wire [1:0]\ref_tmp29_2_reg_3429_reg[7]_0 ;
  wire [0:0]ref_tmp35_0_reg_3388;
  wire [7:7]ref_tmp35_1_reg_3393;
  wire \ref_tmp35_1_reg_3393_reg[6]_0 ;
  wire [0:0]\ref_tmp35_1_reg_3393_reg[6]_1 ;
  wire [1:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_2 ;
  wire \s_reg[0] ;
  wire \s_reg[1] ;
  wire [3:2]sel;
  wire [7:0]select_ln1487_fu_1950_p3;
  wire \select_ln1487_reg_3403_reg[0]_0 ;
  wire [0:0]\select_ln1487_reg_3403_reg[0]_1 ;
  wire \select_ln1487_reg_3403_reg[3]_0 ;
  wire \select_ln1487_reg_3403_reg[4]_0 ;
  wire \select_ln1487_reg_3403_reg[6]_0 ;
  wire [7:0]\select_ln1487_reg_3403_reg[7]_0 ;
  wire [7:0]select_ln1584_fu_1716_p3;
  wire [0:0]\select_ln1756_3_reg_862_reg[0] ;
  wire \select_ln1756_3_reg_862_reg[1] ;
  wire \select_ln1756_3_reg_862_reg[2] ;
  wire \select_ln1756_3_reg_862_reg[3] ;
  wire [1:0]\select_ln1756_3_reg_862_reg[6] ;
  wire [7:0]select_ln232_fu_1922_p3;
  wire [7:6]select_ln232_reg_3383;
  wire [5:0]\select_ln232_reg_3383_reg[5]_0 ;
  wire \select_ln232_reg_3383_reg[7]_0 ;
  wire [7:0]select_ln259_fu_2101_p3;
  wire [0:0]\select_ln259_reg_3511_reg[0]_0 ;
  wire \select_ln259_reg_3511_reg[7]_0 ;
  wire [7:0]\select_ln259_reg_3511_reg[7]_1 ;
  wire shiftReg_ce;
  wire start_for_tpgForeground_U0_full_n;
  wire [26:19]sub_ln1311_fu_1602_p2;
  wire [10:0]sub_ln232_fu_1258_p2;
  wire [10:0]sub_ln232_reg_3207;
  wire \sub_ln232_reg_3207[0]_i_2_n_3 ;
  wire \sub_ln232_reg_3207[0]_i_3_n_3 ;
  wire \sub_ln232_reg_3207[0]_i_4_n_3 ;
  wire \sub_ln232_reg_3207[0]_i_5_n_3 ;
  wire \sub_ln232_reg_3207[0]_i_6_n_3 ;
  wire \sub_ln232_reg_3207[0]_i_7_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_1_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_3_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_4_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_5_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_6_n_3 ;
  wire \sub_ln232_reg_3207[10]_i_7_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_2_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_3_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_5_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_6_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_7_n_3 ;
  wire \sub_ln232_reg_3207[3]_i_8_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_2_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_3_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_4_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_5_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_6_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_7_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_8_n_3 ;
  wire \sub_ln232_reg_3207[7]_i_9_n_3 ;
  wire \sub_ln232_reg_3207_reg[0]_0 ;
  wire \sub_ln232_reg_3207_reg[0]_i_1_n_3 ;
  wire \sub_ln232_reg_3207_reg[0]_i_1_n_4 ;
  wire \sub_ln232_reg_3207_reg[0]_i_1_n_5 ;
  wire \sub_ln232_reg_3207_reg[0]_i_1_n_6 ;
  wire \sub_ln232_reg_3207_reg[10]_0 ;
  wire \sub_ln232_reg_3207_reg[10]_i_2_n_5 ;
  wire \sub_ln232_reg_3207_reg[10]_i_2_n_6 ;
  wire \sub_ln232_reg_3207_reg[1]_0 ;
  wire \sub_ln232_reg_3207_reg[2]_0 ;
  wire \sub_ln232_reg_3207_reg[3]_0 ;
  wire \sub_ln232_reg_3207_reg[3]_i_1_n_3 ;
  wire \sub_ln232_reg_3207_reg[3]_i_1_n_4 ;
  wire \sub_ln232_reg_3207_reg[3]_i_1_n_5 ;
  wire \sub_ln232_reg_3207_reg[3]_i_1_n_6 ;
  wire \sub_ln232_reg_3207_reg[4]_0 ;
  wire \sub_ln232_reg_3207_reg[5]_0 ;
  wire \sub_ln232_reg_3207_reg[6]_0 ;
  wire \sub_ln232_reg_3207_reg[7]_0 ;
  wire \sub_ln232_reg_3207_reg[7]_i_1_n_3 ;
  wire \sub_ln232_reg_3207_reg[7]_i_1_n_4 ;
  wire \sub_ln232_reg_3207_reg[7]_i_1_n_5 ;
  wire \sub_ln232_reg_3207_reg[7]_i_1_n_6 ;
  wire \sub_ln232_reg_3207_reg[8]_0 ;
  wire \sub_ln232_reg_3207_reg[9]_0 ;
  wire tmp_17_fu_2018_p3;
  wire [7:6]tmp_3_reg_3373;
  wire \tmp_3_reg_3373[7]_i_1_n_3 ;
  wire \tmp_3_reg_3373_reg[0]_0 ;
  wire [5:0]\tmp_3_reg_3373_reg[5]_0 ;
  wire [7:0]tmp_5_fu_1896_p3;
  wire [7:0]\tmp_5_reg_3378_reg[7]_0 ;
  wire [0:0]\tmp_5_reg_3378_reg[7]_1 ;
  wire [7:0]tmp_val_1_reg_3368;
  wire \tmp_val_1_reg_3368[7]_i_1_n_3 ;
  wire tmp_val_3_reg_3363;
  wire [6:0]\tmp_val_3_reg_3363_reg[7]_0 ;
  wire \tmp_val_3_reg_3363_reg_n_3_[5] ;
  wire [0:0]tpgBarSelRgb_b_load_reg_3481;
  wire \tpgBarSelRgb_b_load_reg_3481_reg[1]_0 ;
  wire [0:0]tpgBarSelRgb_g_load_reg_3476;
  wire \tpgBarSelRgb_g_load_reg_3476_reg[1]_0 ;
  wire \tpgBarSelRgb_g_load_reg_3476_reg[1]_1 ;
  wire [0:0]tpgBarSelRgb_r_load_reg_3471;
  wire \tpgBarSelRgb_r_load_reg_3471_reg[1]_0 ;
  wire tpgBarSelYuv_u_U_n_3;
  wire tpgBarSelYuv_u_U_n_4;
  wire [7:0]tpgBarSelYuv_u_load_reg_3466;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[0]_0 ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[6]_0 ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  wire [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ;
  wire tpgBarSelYuv_v_U_n_3;
  wire tpgBarSelYuv_v_U_n_4;
  wire tpgBarSelYuv_v_U_n_5;
  wire tpgBarSelYuv_v_U_n_6;
  wire [7:0]tpgBarSelYuv_v_load_reg_3460;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[0]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[4]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6]_1 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  wire [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ;
  wire tpgBarSelYuv_y_U_n_4;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgBarSelYuv_y_U_n_9;
  wire [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 ;
  wire tpgSinTableArray_9bit_U_n_26;
  wire tpgSinTableArray_9bit_U_n_3;
  wire tpgSinTableArray_9bit_U_n_34;
  wire tpgSinTableArray_9bit_U_n_42;
  wire tpgSinTableArray_9bit_U_n_43;
  wire tpgSinTableArray_9bit_U_n_44;
  wire tpgSinTableArray_9bit_U_n_45;
  wire [10:0]tpgSinTableArray_9bit_address2;
  wire tpgSinTableArray_ce0;
  wire [7:0]trunc_ln1311_1_reg_3303;
  wire \trunc_ln1311_1_reg_3303[0]_i_10_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_11_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_13_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_14_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_15_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_16_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_18_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_19_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_20_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_21_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_22_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_23_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_24_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_3_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_4_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_5_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_6_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_8_n_3 ;
  wire \trunc_ln1311_1_reg_3303[0]_i_9_n_3 ;
  wire \trunc_ln1311_1_reg_3303[4]_i_2_n_3 ;
  wire \trunc_ln1311_1_reg_3303[4]_i_3_n_3 ;
  wire \trunc_ln1311_1_reg_3303[4]_i_4_n_3 ;
  wire \trunc_ln1311_1_reg_3303[4]_i_5_n_3 ;
  wire \trunc_ln1311_1_reg_3303[7]_i_2_n_3 ;
  wire \trunc_ln1311_1_reg_3303[7]_i_3_n_3 ;
  wire \trunc_ln1311_1_reg_3303[7]_i_4_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_12_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_12_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_12_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_12_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_17_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_17_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_17_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_17_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_1_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_1_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_1_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_1_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_2_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_2_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_2_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_2_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_7_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_7_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_7_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[0]_i_7_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[4]_i_1_n_3 ;
  wire \trunc_ln1311_1_reg_3303_reg[4]_i_1_n_4 ;
  wire \trunc_ln1311_1_reg_3303_reg[4]_i_1_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[4]_i_1_n_6 ;
  wire \trunc_ln1311_1_reg_3303_reg[7]_i_1_n_5 ;
  wire \trunc_ln1311_1_reg_3303_reg[7]_i_1_n_6 ;
  wire [9:0]trunc_ln1_fu_231_p4;
  wire \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ;
  wire trunc_ln520_reg_3117_pp0_iter11_reg;
  wire trunc_ln520_reg_3117_pp0_iter12_reg;
  wire trunc_ln520_reg_3117_pp0_iter13_reg;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 ;
  wire \trunc_ln520_reg_3117_pp0_iter8_reg_reg[0]_srl9_n_3 ;
  wire trunc_ln520_reg_3117_pp0_iter9_reg;
  wire [9:0]trunc_ln5_fu_233_p4;
  wire \vBarSel_1_reg[0] ;
  wire [0:0]whiYuv_load_reg_3486;
  wire \whiYuv_load_reg_3486_reg[6]_0 ;
  wire [10:0]xBar_V;
  wire xBar_V0;
  wire \xBar_V_loc_0_fu_290[10]_i_5_n_3 ;
  wire \xBar_V_loc_0_fu_290[7]_i_2_n_3 ;
  wire \xBar_V_loc_0_fu_290_reg[0] ;
  wire \xBar_V_loc_0_fu_290_reg[10] ;
  wire [10:0]\xBar_V_loc_0_fu_290_reg[10]_0 ;
  wire [10:0]\xBar_V_reg[10] ;
  wire \xCount_V_2[7]_i_4 ;
  wire \xCount_V_2[7]_i_5 ;
  wire [1:0]\xCount_V_2_reg[3] ;
  wire [1:0]\xCount_V_2_reg[4] ;
  wire [3:0]\xCount_V_2_reg[7] ;
  wire \xCount_V_2_reg[9] ;
  wire [5:0]\xCount_V_2_reg[9]_0 ;
  wire [14:1]x_4_reg_3109_pp0_iter10_reg;
  wire [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[10]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[11]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[12]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[13]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[14]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[15]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[1]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[2]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[3]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[4]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[5]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[6]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[7]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[8]_srl9_n_3 ;
  wire \x_4_reg_3109_pp0_iter8_reg_reg[9]_srl9_n_3 ;
  wire [14:0]\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 ;
  wire [15:0]x_5_fu_1135_p2;
  wire x_fu_450;
  wire [0:0]\x_fu_450_reg[0]_0 ;
  wire [0:0]\x_fu_450_reg[0]_1 ;
  wire [12:0]\x_fu_450_reg[15]_i_4 ;
  wire \x_fu_450_reg_n_3_[10] ;
  wire \x_fu_450_reg_n_3_[11] ;
  wire \x_fu_450_reg_n_3_[12] ;
  wire \x_fu_450_reg_n_3_[13] ;
  wire \x_fu_450_reg_n_3_[14] ;
  wire \x_fu_450_reg_n_3_[15] ;
  wire \x_fu_450_reg_n_3_[1] ;
  wire \x_fu_450_reg_n_3_[2] ;
  wire \x_fu_450_reg_n_3_[3] ;
  wire \x_fu_450_reg_n_3_[4] ;
  wire \x_fu_450_reg_n_3_[5] ;
  wire \x_fu_450_reg_n_3_[6] ;
  wire \x_fu_450_reg_n_3_[7] ;
  wire \x_fu_450_reg_n_3_[8] ;
  wire \x_fu_450_reg_n_3_[9] ;
  wire xor_ln1544_1_fu_1816_p2;
  wire xor_ln1544_fu_2230_p2;
  wire [0:0]\yCount_V_2_reg[0] ;
  wire [0:0]\yCount_V_2_reg[0]_0 ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire [2:0]\yCount_V_2_reg[9]_i_5 ;
  wire [7:0]zext_ln1032_cast_reg_3089_reg;
  wire \zext_ln1032_cast_reg_3089_reg[0]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[1]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[2]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[3]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[4]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[6]_0 ;
  wire \zext_ln1032_cast_reg_3089_reg[7]_0 ;
  wire [14:7]zext_ln1258_fu_2676_p1;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_3_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[10]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[11]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[12]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[13]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[14]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[8]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_286[9]_i_2_n_3 ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_286_reg[15] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[7] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[8] ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVDelta_loc_0_fu_282[0]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[10]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[11]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[12]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[13]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[14]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[1]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[2]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[3]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[4]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[5]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[6]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[7]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[8]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282[9]_i_3_n_3 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [1:0]\NLW_g_2_reg_3524_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g_2_reg_3524_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_g_2_reg_3524_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1073_reg_3198_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1073_reg_3198_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1428_reg_567_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1428_reg_567_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1428_reg_567_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_lshr_ln1_reg_3530_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_lshr_ln1_reg_3530_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_lshr_ln1_reg_3530_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_3530_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_3530_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln1_reg_3530_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_lshr_ln1_reg_3530_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_lshr_ln1_reg_3530_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_3530_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln1_reg_3530_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln1_reg_3530_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln1_reg_3530_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:4]NLW_lshr_ln1_reg_3530_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_lshr_ln1_reg_3530_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_3530_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln1_reg_3530_reg_1_DOPBDOP_UNCONNECTED;
  wire \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_r_2_reg_3517_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_r_2_reg_3517_reg[7]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln232_reg_3207_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln232_reg_3207_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln232_reg_3207_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln232_reg_3207_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1311_1_reg_3303_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln1311_1_reg_3303_reg[7]_i_1_O_UNCONNECTED ;

  assign \q0_reg[1]  = q0_reg_1_sn_1;
  assign \q0_reg[3]  = q0_reg_3_sn_1;
  assign q0_reg_6_sn_1 = \q0_reg[6] ;
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(ap_enable_reg_pp0_iter16_reg_0),
        .I1(q0_reg_0),
        .I2(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(shiftReg_ce));
  FDRE \add_ln1257_1_reg_3276_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18),
        .Q(add_ln1257_1_reg_3276[0]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8),
        .Q(add_ln1257_1_reg_3276[10]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7),
        .Q(add_ln1257_1_reg_3276[11]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6),
        .Q(add_ln1257_1_reg_3276[12]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5),
        .Q(add_ln1257_1_reg_3276[13]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4),
        .Q(add_ln1257_1_reg_3276[14]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3),
        .Q(add_ln1257_1_reg_3276[15]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17),
        .Q(add_ln1257_1_reg_3276[1]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16),
        .Q(add_ln1257_1_reg_3276[2]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15),
        .Q(add_ln1257_1_reg_3276[3]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14),
        .Q(add_ln1257_1_reg_3276[4]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13),
        .Q(add_ln1257_1_reg_3276[5]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12),
        .Q(add_ln1257_1_reg_3276[6]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11),
        .Q(add_ln1257_1_reg_3276[7]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10),
        .Q(add_ln1257_1_reg_3276[8]),
        .R(1'b0));
  FDRE \add_ln1257_1_reg_3276_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9),
        .Q(add_ln1257_1_reg_3276[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1258_1_reg_3282[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(add_ln1259_2_reg_34140),
        .O(add_ln1257_1_reg_32760));
  FDRE \add_ln1258_1_reg_3282_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_8),
        .Q(add_ln1258_1_reg_3282[10]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_7),
        .Q(add_ln1258_1_reg_3282[11]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_6),
        .Q(add_ln1258_1_reg_3282[12]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_5),
        .Q(add_ln1258_1_reg_3282[13]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_4),
        .Q(add_ln1258_1_reg_3282[14]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_3),
        .Q(add_ln1258_1_reg_3282[15]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_12),
        .Q(add_ln1258_1_reg_3282[6]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_11),
        .Q(add_ln1258_1_reg_3282[7]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_10),
        .Q(add_ln1258_1_reg_3282[8]),
        .R(1'b0));
  FDRE \add_ln1258_1_reg_3282_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1257_1_reg_32760),
        .D(mac_muladd_8ns_7s_16s_16_4_1_U51_n_9),
        .Q(add_ln1258_1_reg_3282[9]),
        .R(1'b0));
  FDRE \add_ln1259_2_reg_3414_reg[16] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_2_fu_1988_p2),
        .Q(add_ln1259_2_reg_3414),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[10]),
        .Q(add_ln1259_3_reg_3409[10]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[11]),
        .Q(add_ln1259_3_reg_3409[11]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[12]),
        .Q(add_ln1259_3_reg_3409[12]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[13]),
        .Q(add_ln1259_3_reg_3409[13]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[14]),
        .Q(add_ln1259_3_reg_3409[14]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[15]),
        .Q(add_ln1259_3_reg_3409[15]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[8]),
        .Q(add_ln1259_3_reg_3409[8]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_3409_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(add_ln1259_3_fu_1984_p2[9]),
        .Q(add_ln1259_3_reg_3409[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1259_reg_3264[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(add_ln1259_2_reg_34140),
        .O(add_ln1259_reg_32640));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[0]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[0]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[10]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[10]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[11]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[11]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[11]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[12]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[12]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[12]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[13]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[13]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[13]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[14]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[14]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[14]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[15]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[15]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[15]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[1]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[1]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[2]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[2]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[3]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[3]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[4]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[4]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[5]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[5]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[6]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[6]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[7]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[7]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[8]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[8]_srl7_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3264_pp0_iter12_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln1259_reg_3264_pp0_iter12_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_3264[9]),
        .Q(\add_ln1259_reg_3264_pp0_iter12_reg_reg[9]_srl7_n_3 ));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[0]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[10]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[11]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[12]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[13]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[14]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[15]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[1]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[2]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[3]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[5]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[6]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[7]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[8]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_pp0_iter13_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_3264_pp0_iter12_reg_reg[9]_srl7_n_3 ),
        .Q(add_ln1259_reg_3264_pp0_iter13_reg[9]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18),
        .Q(add_ln1259_reg_3264[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8),
        .Q(add_ln1259_reg_3264[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7),
        .Q(add_ln1259_reg_3264[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6),
        .Q(add_ln1259_reg_3264[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5),
        .Q(add_ln1259_reg_3264[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4),
        .Q(add_ln1259_reg_3264[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3),
        .Q(add_ln1259_reg_3264[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17),
        .Q(add_ln1259_reg_3264[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16),
        .Q(add_ln1259_reg_3264[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15),
        .Q(add_ln1259_reg_3264[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14),
        .Q(add_ln1259_reg_3264[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13),
        .Q(add_ln1259_reg_3264[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12),
        .Q(add_ln1259_reg_3264[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11),
        .Q(add_ln1259_reg_3264[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10),
        .Q(add_ln1259_reg_3264[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_3264_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1259_reg_32640),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9),
        .Q(add_ln1259_reg_3264[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1314_reg_3449[0]_i_1 
       (.I0(trunc_ln1311_1_reg_3303[0]),
        .I1(tmp_17_fu_2018_p3),
        .I2(\mul_ln1311_reg_3297_reg_n_3_[19] ),
        .O(add_ln1314_fu_2047_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln1314_reg_3449[1]_i_1 
       (.I0(trunc_ln1311_1_reg_3303[1]),
        .I1(trunc_ln1311_1_reg_3303[0]),
        .I2(tmp_17_fu_2018_p3),
        .I3(\mul_ln1311_reg_3297_reg_n_3_[20] ),
        .O(add_ln1314_fu_2047_p2[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \add_ln1314_reg_3449[2]_i_1 
       (.I0(trunc_ln1311_1_reg_3303[2]),
        .I1(trunc_ln1311_1_reg_3303[1]),
        .I2(trunc_ln1311_1_reg_3303[0]),
        .I3(tmp_17_fu_2018_p3),
        .I4(\mul_ln1311_reg_3297_reg_n_3_[21] ),
        .O(add_ln1314_fu_2047_p2[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \add_ln1314_reg_3449[3]_i_1 
       (.I0(trunc_ln1311_1_reg_3303[3]),
        .I1(trunc_ln1311_1_reg_3303[2]),
        .I2(trunc_ln1311_1_reg_3303[0]),
        .I3(trunc_ln1311_1_reg_3303[1]),
        .I4(tmp_17_fu_2018_p3),
        .I5(\mul_ln1311_reg_3297_reg_n_3_[22] ),
        .O(add_ln1314_fu_2047_p2[3]));
  LUT5 #(
    .INIT(32'hFC035555)) 
    \add_ln1314_reg_3449[4]_i_1 
       (.I0(\mul_ln1311_reg_3297_reg_n_3_[23] ),
        .I1(trunc_ln1311_1_reg_3303[3]),
        .I2(\add_ln1314_reg_3449[4]_i_2_n_3 ),
        .I3(trunc_ln1311_1_reg_3303[4]),
        .I4(tmp_17_fu_2018_p3),
        .O(add_ln1314_fu_2047_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln1314_reg_3449[4]_i_2 
       (.I0(trunc_ln1311_1_reg_3303[1]),
        .I1(trunc_ln1311_1_reg_3303[0]),
        .I2(trunc_ln1311_1_reg_3303[2]),
        .O(\add_ln1314_reg_3449[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0660F66)) 
    \add_ln1314_reg_3449[5]_i_1 
       (.I0(\mul_ln1311_reg_3297_reg_n_3_[24] ),
        .I1(\mul_ln1311_reg_3297_reg_n_3_[23] ),
        .I2(trunc_ln1311_1_reg_3303[5]),
        .I3(tmp_17_fu_2018_p3),
        .I4(\add_ln1314_reg_3449[5]_i_2_n_3 ),
        .O(add_ln1314_fu_2047_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \add_ln1314_reg_3449[5]_i_2 
       (.I0(trunc_ln1311_1_reg_3303[3]),
        .I1(trunc_ln1311_1_reg_3303[1]),
        .I2(trunc_ln1311_1_reg_3303[0]),
        .I3(trunc_ln1311_1_reg_3303[2]),
        .I4(trunc_ln1311_1_reg_3303[4]),
        .O(\add_ln1314_reg_3449[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FF6A6AFF006A6A)) 
    \add_ln1314_reg_3449[6]_i_1 
       (.I0(\mul_ln1311_reg_3297_reg_n_3_[25] ),
        .I1(\mul_ln1311_reg_3297_reg_n_3_[24] ),
        .I2(\mul_ln1311_reg_3297_reg_n_3_[23] ),
        .I3(trunc_ln1311_1_reg_3303[6]),
        .I4(tmp_17_fu_2018_p3),
        .I5(\add_ln1314_reg_3449[7]_i_3_n_3 ),
        .O(add_ln1314_fu_2047_p2[6]));
  LUT6 #(
    .INIT(64'hF066F066F0660F66)) 
    \add_ln1314_reg_3449[7]_i_1 
       (.I0(\mul_ln1311_reg_3297_reg_n_3_[26] ),
        .I1(\add_ln1314_reg_3449[7]_i_2_n_3 ),
        .I2(trunc_ln1311_1_reg_3303[7]),
        .I3(tmp_17_fu_2018_p3),
        .I4(trunc_ln1311_1_reg_3303[6]),
        .I5(\add_ln1314_reg_3449[7]_i_3_n_3 ),
        .O(add_ln1314_fu_2047_p2[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln1314_reg_3449[7]_i_2 
       (.I0(\mul_ln1311_reg_3297_reg_n_3_[24] ),
        .I1(\mul_ln1311_reg_3297_reg_n_3_[23] ),
        .I2(\mul_ln1311_reg_3297_reg_n_3_[25] ),
        .O(\add_ln1314_reg_3449[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \add_ln1314_reg_3449[7]_i_3 
       (.I0(trunc_ln1311_1_reg_3303[5]),
        .I1(trunc_ln1311_1_reg_3303[4]),
        .I2(trunc_ln1311_1_reg_3303[2]),
        .I3(trunc_ln1311_1_reg_3303[0]),
        .I4(trunc_ln1311_1_reg_3303[1]),
        .I5(trunc_ln1311_1_reg_3303[3]),
        .O(\add_ln1314_reg_3449[7]_i_3_n_3 ));
  FDRE \add_ln1314_reg_3449_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[0]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[1]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[2]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[3]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[4]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[5]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[6]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \add_ln1314_reg_3449_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(add_ln1314_fu_2047_p2[7]),
        .Q(\add_ln1314_reg_3449_reg[7]_0 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln232_reg_3202[0]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .O(add_ln232_fu_1252_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \add_ln232_reg_3202[10]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [10]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I2(\add_ln232_reg_3202[10]_i_2_n_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .O(add_ln232_fu_1252_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln232_reg_3202[10]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .O(\add_ln232_reg_3202[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln232_reg_3202[1]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .O(add_ln232_fu_1252_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln232_reg_3202[2]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .O(\add_ln232_reg_3202[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln232_reg_3202[3]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .O(\add_ln232_reg_3202[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln232_reg_3202[4]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .O(\add_ln232_reg_3202[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln232_reg_3202[5]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .I5(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .O(\add_ln232_reg_3202[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln232_reg_3202[6]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I1(\add_ln232_reg_3202[10]_i_2_n_3 ),
        .O(\add_ln232_reg_3202[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \add_ln232_reg_3202[7]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I2(\add_ln232_reg_3202[10]_i_2_n_3 ),
        .O(\add_ln232_reg_3202[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \add_ln232_reg_3202[8]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I2(\add_ln232_reg_3202[10]_i_2_n_3 ),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .O(\add_ln232_reg_3202[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \add_ln232_reg_3202[9]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I3(\add_ln232_reg_3202[10]_i_2_n_3 ),
        .I4(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .O(\add_ln232_reg_3202[9]_i_1_n_3 ));
  FDRE \add_ln232_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(add_ln232_fu_1252_p2[0]),
        .Q(add_ln232_reg_3202[0]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[10] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(add_ln232_fu_1252_p2[10]),
        .Q(add_ln232_reg_3202[10]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[1] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(add_ln232_fu_1252_p2[1]),
        .Q(add_ln232_reg_3202[1]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[2] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[2]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[2]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[3] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[3]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[3]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[4] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[4]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[4]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[5] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[5]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[5]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[6] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[6]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[6]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[7] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[7]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[7]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[8] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[8]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[8]),
        .R(1'b0));
  FDRE \add_ln232_reg_3202_reg[9] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(\add_ln232_reg_3202[9]_i_1_n_3 ),
        .Q(add_ln232_reg_3202[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U46
       (.B({flow_control_loop_pipe_sequential_init_U_n_15,B,flow_control_loop_pipe_sequential_init_U_n_19,tpgSinTableArray_9bit_address2}),
        .D(d),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3172_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3172_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \and_ln1219_reg_3172_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1219_reg_3172),
        .Q(\and_ln1219_reg_3172_pp0_iter12_reg_reg[0]_srl12_n_3 ));
  FDRE \and_ln1219_reg_3172_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1219_reg_3172_pp0_iter12_reg_reg[0]_srl12_n_3 ),
        .Q(and_ln1219_reg_3172_pp0_iter13_reg),
        .R(1'b0));
  FDRE \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln1219_reg_3172_pp0_iter13_reg),
        .Q(and_ln1219_reg_3172_pp0_iter14_reg),
        .R(1'b0));
  FDRE \and_ln1219_reg_3172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1219_reg_3172_reg[0]_0 ),
        .Q(and_ln1219_reg_3172),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1292_reg_3168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1292_reg_3168_pp0_iter3_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1292_reg_3168_pp0_iter3_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1292_reg_3168),
        .Q(\and_ln1292_reg_3168_pp0_iter3_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1292_reg_3168_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1292_reg_3168_pp0_iter3_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1292_reg_3168_pp0_iter4_reg),
        .R(1'b0));
  FDRE \and_ln1292_reg_3168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_3168_reg[0]_0 ),
        .Q(and_ln1292_reg_3168),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12_reg_0),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14_reg_0),
        .Q(ap_enable_reg_pp0_iter15_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15_reg_0),
        .Q(ap_enable_reg_pp0_iter16_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_loop_exit_ready_pp0_iter14_reg_reg_srl14 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter14_reg_reg_srl14
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_3));
  FDRE ap_loop_exit_ready_pp0_iter15_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_3),
        .Q(ap_loop_exit_ready_pp0_iter15_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_2 
       (.I0(\bSerie_V_reg_n_3_[0] ),
        .I1(\bSerie_V_reg_n_3_[3] ),
        .O(tmp_5_fu_1896_p3[7]));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(\bSerie_V_reg[1]_srl2_n_3 ),
        .Q(\bSerie_V_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\gSerie_V_reg[21]_0 ),
        .CLK(ap_clk),
        .D(\bSerie_V_reg_n_3_[3] ),
        .Q(\bSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[1]),
        .Q(tmp_5_fu_1896_p3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[2]),
        .Q(tmp_5_fu_1896_p3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[3]),
        .Q(tmp_5_fu_1896_p3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[4]),
        .Q(tmp_5_fu_1896_p3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[5]),
        .Q(tmp_5_fu_1896_p3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[6]),
        .Q(tmp_5_fu_1896_p3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(tmp_5_fu_1896_p3[7]),
        .Q(tmp_5_fu_1896_p3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q(\bSerie_V_reg_n_3_[3] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h000001FE)) 
    \bSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\gSerie_V_reg[21]_0 ),
        .CLK(ap_clk),
        .D(tmp_5_fu_1896_p3[0]),
        .Q(\bSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[0]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[0]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[0]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[1]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[1]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[1]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[2]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[2]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[2]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[3]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[3]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[3]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[4]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[4]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[4]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[5]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[5]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[5]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[6]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[6]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[6]_srl4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter13_reg_reg[7]_srl4 " *) 
  SRL16E \b_reg_3223_pp0_iter13_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_3223_pp0_iter9_reg[7]),
        .Q(\b_reg_3223_pp0_iter13_reg_reg[7]_srl4_n_3 ));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[0]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[1]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[2]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[3]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[4]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[5]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[6]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter13_reg_reg[7]_srl4_n_3 ),
        .Q(b_reg_3223_pp0_iter14_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[0] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[1] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[2] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[3] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[4] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[5] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[6] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\b_reg_3223_reg_n_3_[7] ),
        .Q(\b_reg_3223_pp0_iter4_reg_reg[7]_srl2_n_3 ));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[1]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[2]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[3]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[4]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[5]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[6]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter4_reg_reg[7]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[0]),
        .Q(zext_ln1258_fu_2676_p1[7]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[1]),
        .Q(zext_ln1258_fu_2676_p1[8]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[2]),
        .Q(zext_ln1258_fu_2676_p1[9]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[3]),
        .Q(zext_ln1258_fu_2676_p1[10]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[4]),
        .Q(zext_ln1258_fu_2676_p1[11]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[5]),
        .Q(zext_ln1258_fu_2676_p1[12]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[6]),
        .Q(zext_ln1258_fu_2676_p1[13]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_3223_pp0_iter5_reg[7]),
        .Q(zext_ln1258_fu_2676_p1[14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[0]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[7]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[1]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[8]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[2]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[9]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[3]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[10]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[4]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[11]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[5]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[12]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[6]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[13]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3223_pp0_iter8_reg_reg[7]_srl2 " *) 
  SRL16E \b_reg_3223_pp0_iter8_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(zext_ln1258_fu_2676_p1[14]),
        .Q(\b_reg_3223_pp0_iter8_reg_reg[7]_srl2_n_3 ));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[0]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[1]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[2]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[3]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[4]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[5]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[6]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \b_reg_3223_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_3223_pp0_iter8_reg_reg[7]_srl2_n_3 ),
        .Q(b_reg_3223_pp0_iter9_reg[7]),
        .R(1'b0));
  FDSE \b_reg_3223_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[0]),
        .Q(\b_reg_3223_reg_n_3_[0] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[1]),
        .Q(\b_reg_3223_reg_n_3_[1] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[2]),
        .Q(\b_reg_3223_reg_n_3_[2] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[3]),
        .Q(\b_reg_3223_reg_n_3_[3] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[4]),
        .Q(\b_reg_3223_reg_n_3_[4] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[5]),
        .Q(\b_reg_3223_reg_n_3_[5] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q0_reg[6]),
        .Q(\b_reg_3223_reg_n_3_[6] ),
        .S(b_reg_3223));
  FDSE \b_reg_3223_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(tpgSinTableArray_9bit_U_n_3),
        .Q(\b_reg_3223_reg_n_3_[7] ),
        .S(1'b0));
  FDRE \blkYuv_load_reg_3491_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\blkYuv_load_reg_3491_reg[7]_0 ),
        .Q(blkYuv_load_reg_3491),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R bluYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .bluYuv_load_reg_3496({bluYuv_load_reg_3496[2],bluYuv_load_reg_3496[0]}),
        .\bluYuv_load_reg_3496_reg[4] (\grnYuv_load_reg_3501_reg[4]_0 ),
        .\bluYuv_load_reg_3496_reg[4]_0 (\grnYuv_load_reg_3501_reg[4]_2 ),
        .grnYuv_load_reg_3501(grnYuv_load_reg_3501[1]),
        .\grnYuv_load_reg_3501_reg[5] (\grnYuv_load_reg_3501_reg[4]_1 ),
        .\q0_reg[7]_0 (bluYuv_U_n_3),
        .\q0_reg[7]_1 (bluYuv_U_n_4),
        .\q0_reg[7]_2 (bluYuv_U_n_5),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ));
  FDRE \bluYuv_load_reg_3496_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bluYuv_U_n_5),
        .Q(bluYuv_load_reg_3496[0]),
        .R(1'b0));
  FDRE \bluYuv_load_reg_3496_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bluYuv_load_reg_3496_reg[6]_0 ),
        .Q(bluYuv_load_reg_3496[1]),
        .R(1'b0));
  FDRE \bluYuv_load_reg_3496_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bluYuv_U_n_4),
        .Q(bluYuv_load_reg_3496[2]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .B({flow_control_loop_pipe_sequential_init_U_n_15,B,flow_control_loop_pipe_sequential_init_U_n_19,tpgSinTableArray_9bit_address2}),
        .CO(\int_width_reg[15] ),
        .D(sub_ln232_fu_1258_p2),
        .E(x_fu_450),
        .Q({\x_fu_450_reg_n_3_[15] ,\x_fu_450_reg_n_3_[14] ,\x_fu_450_reg_n_3_[13] ,\x_fu_450_reg_n_3_[12] ,\x_fu_450_reg_n_3_[11] ,\x_fu_450_reg_n_3_[10] ,\x_fu_450_reg_n_3_[9] ,\x_fu_450_reg_n_3_[8] ,\x_fu_450_reg_n_3_[7] ,\x_fu_450_reg_n_3_[6] ,\x_fu_450_reg_n_3_[5] ,\x_fu_450_reg_n_3_[4] ,\x_fu_450_reg_n_3_[3] ,\x_fu_450_reg_n_3_[2] ,\x_fu_450_reg_n_3_[1] ,\x_fu_450_reg[0]_0 }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .SS(SS),
        .and_ln1292_reg_3168_pp0_iter4_reg(and_ln1292_reg_3168_pp0_iter4_reg),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_5 ),
        .\ap_CS_fsm_reg[3]_2 (ap_loop_exit_ready_pp0_iter15_reg),
        .\ap_CS_fsm_reg[3]_3 (\rampVal_2_flag_0_reg_412_reg[0] [2:1]),
        .\ap_CS_fsm_reg[3]_4 (ap_enable_reg_pp0_iter16_reg_1),
        .\ap_CS_fsm_reg[4] (q0_reg_0),
        .\ap_CS_fsm_reg[4]_0 (ap_enable_reg_pp0_iter16_reg_0),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_ready),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0),
        .icmp_ln1027_fu_1129_p2(icmp_ln1027_fu_1129_p2),
        .\icmp_ln1285_reg_3164_reg[0] (\icmp_ln1050_reg_3176[0]_i_5_n_3 ),
        .\icmp_ln1285_reg_3164_reg[0]_0 (\icmp_ln1050_reg_3176[0]_i_6_n_3 ),
        .\icmp_ln1584_reg_3144_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\icmp_ln1584_reg_3144_reg[0]_0 (\icmp_ln1584_reg_3144_reg_n_3_[0] ),
        .\icmp_ln1584_reg_3144_reg[0]_1 (\tmp_3_reg_3373_reg[0]_0 ),
        .xBar_V(xBar_V),
        .\xBar_V_loc_0_fu_290_reg[0] (ap_enable_reg_pp0_iter1_reg_0),
        .\xBar_V_loc_0_fu_290_reg[0]_0 (\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .\xBar_V_loc_0_fu_290_reg[0]_1 (\icmp_ln1073_reg_3198_reg[0]_i_4_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[0]_2 (\xBar_V_loc_0_fu_290_reg[0] ),
        .\xBar_V_loc_0_fu_290_reg[0]_3 (\xBar_V_loc_0_fu_290[7]_i_2_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[10] (\xBar_V_loc_0_fu_290_reg[10]_0 ),
        .\xBar_V_loc_0_fu_290_reg[10]_0 ({add_ln232_fu_1252_p2[10],\add_ln232_reg_3202[9]_i_1_n_3 ,\add_ln232_reg_3202[8]_i_1_n_3 ,\add_ln232_reg_3202[7]_i_1_n_3 ,\add_ln232_reg_3202[5]_i_1_n_3 ,\add_ln232_reg_3202[4]_i_1_n_3 ,\add_ln232_reg_3202[3]_i_1_n_3 ,\add_ln232_reg_3202[2]_i_1_n_3 }),
        .\xBar_V_loc_0_fu_290_reg[10]_1 (\xBar_V_loc_0_fu_290_reg[10] ),
        .\xBar_V_loc_0_fu_290_reg[1] (\xBar_V_loc_0_fu_290[10]_i_5_n_3 ),
        .\xBar_V_loc_0_fu_290_reg[6] (\add_ln232_reg_3202[10]_i_2_n_3 ),
        .\xBar_V_reg[10] (\xBar_V_reg[10] ),
        .\x_fu_450_reg[0] (\x_fu_450_reg[0]_1 ),
        .\x_fu_450_reg[10] (icmp_ln1050_fu_1222_p2),
        .\x_fu_450_reg[10]_0 ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,sel}),
        .\x_fu_450_reg[15] (x_5_fu_1135_p2),
        .\x_fu_450_reg[15]_i_4_0 (\x_fu_450_reg[15]_i_4 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (p_reg_reg_0),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_0 (\zonePlateVAddr[15]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_1 (\zonePlateVDelta_loc_0_fu_282[0]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_2 (\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[10] (\zonePlateVDelta_loc_0_fu_282[10]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[10]_0 (\zonePlateVDelta_loc_0_fu_282_reg[10] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[11] (\zonePlateVDelta_loc_0_fu_282[11]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[11]_0 (\zonePlateVDelta_loc_0_fu_282_reg[11] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[12] (\zonePlateVDelta_loc_0_fu_282[12]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[12]_0 (\zonePlateVDelta_loc_0_fu_282_reg[12] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[13] (\zonePlateVDelta_loc_0_fu_282[13]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[13]_0 (\zonePlateVDelta_loc_0_fu_282_reg[13] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[14] (\zonePlateVDelta_loc_0_fu_282[14]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[14]_0 (\zonePlateVDelta_loc_0_fu_282_reg[14] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_1 (\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_2 (\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_3 (\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[1] (\zonePlateVDelta_loc_0_fu_282[1]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[1]_0 (\zonePlateVDelta_loc_0_fu_282_reg[1] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[2] (\zonePlateVDelta_loc_0_fu_282[2]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[2]_0 (\zonePlateVDelta_loc_0_fu_282_reg[2] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[3] (\zonePlateVDelta_loc_0_fu_282[3]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[3]_0 (\zonePlateVDelta_loc_0_fu_282_reg[3] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[4] (\zonePlateVDelta_loc_0_fu_282[4]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[4]_0 (\zonePlateVDelta_loc_0_fu_282_reg[4] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[5] (\zonePlateVDelta_loc_0_fu_282[5]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[5]_0 (\zonePlateVDelta_loc_0_fu_282_reg[5] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[6] (\zonePlateVDelta_loc_0_fu_282[6]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[6]_0 (\zonePlateVDelta_loc_0_fu_282_reg[6] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[7] (\zonePlateVDelta_loc_0_fu_282[7]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[7]_0 (\zonePlateVDelta_loc_0_fu_282_reg[7] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[8] (\zonePlateVDelta_loc_0_fu_282[8]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[8]_0 (\zonePlateVDelta_loc_0_fu_282_reg[8] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[9] (\zonePlateVDelta_loc_0_fu_282[9]_i_3_n_3 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[9]_0 (\zonePlateVDelta_loc_0_fu_282_reg[9] ),
        .\zonePlateVDelta_reg[0] (\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(gSerie_V[0]),
        .I1(gSerie_V[3]),
        .O(xor_ln1544_1_fu_1816_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(\gSerie_V_reg[1]_srl2_n_3 ),
        .Q(gSerie_V[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\gSerie_V_reg[21]_0 ),
        .CLK(ap_clk),
        .D(gSerie_V[3]),
        .Q(\gSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[22]),
        .Q(gSerie_V[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[23]),
        .Q(gSerie_V[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[24]),
        .Q(gSerie_V[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[25]),
        .Q(gSerie_V[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[26]),
        .Q(gSerie_V[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(gSerie_V[27]),
        .Q(gSerie_V[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(xor_ln1544_1_fu_1816_p2),
        .Q(gSerie_V[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3] 
       (.C(ap_clk),
        .CE(\gSerie_V_reg[21]_0 ),
        .D(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q(gSerie_V[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000AB54)) 
    \gSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\gSerie_V_reg[21]_0 ),
        .CLK(ap_clk),
        .D(gSerie_V[21]),
        .Q(\gSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[0]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[0]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[8]),
        .O(g_2_fu_2747_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[1]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[1]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[9]),
        .O(g_2_fu_2747_p3[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[1]_i_3 
       (.I0(add_ln1258_1_reg_3282[9]),
        .I1(zext_ln1258_fu_2676_p1[9]),
        .O(\g_2_reg_3524[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[1]_i_4 
       (.I0(add_ln1258_1_reg_3282[8]),
        .I1(zext_ln1258_fu_2676_p1[8]),
        .O(\g_2_reg_3524[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[1]_i_5 
       (.I0(add_ln1258_1_reg_3282[7]),
        .I1(zext_ln1258_fu_2676_p1[7]),
        .O(\g_2_reg_3524[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[2]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[2]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[10]),
        .O(g_2_fu_2747_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[3]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[3]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[11]),
        .O(g_2_fu_2747_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[4]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[4]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[12]),
        .O(g_2_fu_2747_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[5]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[5]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[13]),
        .O(g_2_fu_2747_p3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[5]_i_3 
       (.I0(add_ln1258_1_reg_3282[13]),
        .I1(zext_ln1258_fu_2676_p1[13]),
        .O(\g_2_reg_3524[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[5]_i_4 
       (.I0(add_ln1258_1_reg_3282[12]),
        .I1(zext_ln1258_fu_2676_p1[12]),
        .O(\g_2_reg_3524[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[5]_i_5 
       (.I0(add_ln1258_1_reg_3282[11]),
        .I1(zext_ln1258_fu_2676_p1[11]),
        .O(\g_2_reg_3524[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[5]_i_6 
       (.I0(add_ln1258_1_reg_3282[10]),
        .I1(zext_ln1258_fu_2676_p1[10]),
        .O(\g_2_reg_3524[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[6]_i_1 
       (.I0(g_reg_3218_pp0_iter6_reg[6]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[14]),
        .O(g_2_fu_2747_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_2_reg_3524[7]_i_2 
       (.I0(g_reg_3218_pp0_iter6_reg[7]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1258_2_fu_2683_p2__0[15]),
        .O(g_2_fu_2747_p3[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \g_2_reg_3524[7]_i_4 
       (.I0(add_ln1258_1_reg_3282[14]),
        .I1(zext_ln1258_fu_2676_p1[14]),
        .O(\g_2_reg_3524[7]_i_4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[0]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[0] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[1]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[1] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[2]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[2] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[3]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[3] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[4]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[4] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[5]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[5] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[6]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[6] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter13_reg_reg[7]_srl6 " *) 
  SRL16E \g_2_reg_3524_pp0_iter13_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\g_2_reg_3524_reg_n_3_[7] ),
        .Q(\g_2_reg_3524_pp0_iter13_reg_reg[7]_srl6_n_3 ));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[0]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[1]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[2]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[3]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[4]_srl6_n_3 ),
        .Q(g_2_reg_3524_pp0_iter14_reg),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[5]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[6]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \g_2_reg_3524_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_3524_pp0_iter13_reg_reg[7]_srl6_n_3 ),
        .Q(\g_2_reg_3524_pp0_iter14_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDSE \g_2_reg_3524_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[0]),
        .Q(\g_2_reg_3524_reg_n_3_[0] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  FDSE \g_2_reg_3524_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[1]),
        .Q(\g_2_reg_3524_reg_n_3_[1] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  CARRY4 \g_2_reg_3524_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\g_2_reg_3524_reg[1]_i_2_n_3 ,\g_2_reg_3524_reg[1]_i_2_n_4 ,\g_2_reg_3524_reg[1]_i_2_n_5 ,\g_2_reg_3524_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({add_ln1258_1_reg_3282[9:7],1'b0}),
        .O({add_ln1258_2_fu_2683_p2__0[9:8],\NLW_g_2_reg_3524_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\g_2_reg_3524[1]_i_3_n_3 ,\g_2_reg_3524[1]_i_4_n_3 ,\g_2_reg_3524[1]_i_5_n_3 ,add_ln1258_1_reg_3282[6]}));
  FDSE \g_2_reg_3524_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[2]),
        .Q(\g_2_reg_3524_reg_n_3_[2] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  FDSE \g_2_reg_3524_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[3]),
        .Q(\g_2_reg_3524_reg_n_3_[3] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  FDSE \g_2_reg_3524_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[4]),
        .Q(\g_2_reg_3524_reg_n_3_[4] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  FDSE \g_2_reg_3524_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[5]),
        .Q(\g_2_reg_3524_reg_n_3_[5] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  CARRY4 \g_2_reg_3524_reg[5]_i_2 
       (.CI(\g_2_reg_3524_reg[1]_i_2_n_3 ),
        .CO({\g_2_reg_3524_reg[5]_i_2_n_3 ,\g_2_reg_3524_reg[5]_i_2_n_4 ,\g_2_reg_3524_reg[5]_i_2_n_5 ,\g_2_reg_3524_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(add_ln1258_1_reg_3282[13:10]),
        .O(add_ln1258_2_fu_2683_p2__0[13:10]),
        .S({\g_2_reg_3524[5]_i_3_n_3 ,\g_2_reg_3524[5]_i_4_n_3 ,\g_2_reg_3524[5]_i_5_n_3 ,\g_2_reg_3524[5]_i_6_n_3 }));
  FDSE \g_2_reg_3524_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[6]),
        .Q(\g_2_reg_3524_reg_n_3_[6] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  FDSE \g_2_reg_3524_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(g_2_fu_2747_p3[7]),
        .Q(\g_2_reg_3524_reg_n_3_[7] ),
        .S(\g_2_reg_3524_reg[7]_0 ));
  CARRY4 \g_2_reg_3524_reg[7]_i_3 
       (.CI(\g_2_reg_3524_reg[5]_i_2_n_3 ),
        .CO({\NLW_g_2_reg_3524_reg[7]_i_3_CO_UNCONNECTED [3],\add_ln1258_1_reg_3282_reg[14]_0 ,\NLW_g_2_reg_3524_reg[7]_i_3_CO_UNCONNECTED [1],\g_2_reg_3524_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln1258_1_reg_3282[14]}),
        .O({\NLW_g_2_reg_3524_reg[7]_i_3_O_UNCONNECTED [3:2],add_ln1258_2_fu_2683_p2__0[15:14]}),
        .S({1'b0,1'b1,add_ln1258_1_reg_3282[15],\g_2_reg_3524[7]_i_4_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[0]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[1]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[1]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[2]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[2]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[3]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[3]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[4]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[4]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[5]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[5]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[6]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[6]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3218_pp0_iter5_reg_reg[7]_srl3 " *) 
  SRL16E \g_reg_3218_pp0_iter5_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_reg_3218[7]),
        .Q(\g_reg_3218_pp0_iter5_reg_reg[7]_srl3_n_3 ));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[0]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[1]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[2]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[3]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[4]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[5]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[6]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \g_reg_3218_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_reg_3218_pp0_iter5_reg_reg[7]_srl3_n_3 ),
        .Q(g_reg_3218_pp0_iter6_reg[7]),
        .R(1'b0));
  FDSE \g_reg_3218_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[0]),
        .Q(g_reg_3218[0]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[1]),
        .Q(g_reg_3218[1]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[2]),
        .Q(g_reg_3218[2]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[3]),
        .Q(g_reg_3218[3]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[4]),
        .Q(g_reg_3218[4]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[5]),
        .Q(g_reg_3218[5]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q1_reg[6]),
        .Q(g_reg_3218[6]),
        .S(tpgSinTableArray_9bit_U_n_45));
  FDSE \g_reg_3218_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(tpgSinTableArray_9bit_U_n_43),
        .Q(g_reg_3218[7]),
        .S(1'b0));
  FDRE \grnYuv_load_reg_3501_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(redYuv_U_n_5),
        .Q(grnYuv_load_reg_3501[0]),
        .R(1'b0));
  FDRE \grnYuv_load_reg_3501_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(bluYuv_U_n_3),
        .Q(grnYuv_load_reg_3501[1]),
        .R(1'b0));
  FDRE \grnYuv_load_reg_3501_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\grnYuv_load_reg_3501_reg[7]_0 ),
        .Q(grnYuv_load_reg_3501[2]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1438
       (.B(ap_return),
        .D(d),
        .E(ap_ce_reg_reg),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_i_1
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I2(q0_reg_0),
        .I3(ap_enable_reg_pp0_iter16_reg_0),
        .I4(\int_width_reg[15] ),
        .O(\ap_CS_fsm_reg[2] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_989
       (.CO(grp_tpgPatternTartanColorBars_fu_1020_n_8),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_return_2),
        .SR(grp_tpgPatternCheckerBoard_fu_989_n_8),
        .SS(SS),
        .add_ln1511_fu_249_p2(add_ln1511_fu_249_p2),
        .and_ln1379_1_reg_553_pp0_iter3_reg(and_ln1379_1_reg_553_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] (icmp_ln1073_1_fu_393_p2),
        .\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_22),
        .\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] (ap_enable_reg_pp0_iter16_reg_1),
        .\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] (grp_tpgPatternTartanColorBars_fu_1020_n_20),
        .\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_21),
        .grp_tpgPatternCheckerBoard_fu_989_ap_start_reg(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg),
        .icmp_ln1518_1_fu_267_p2(icmp_ln1518_1_fu_267_p2),
        .\icmp_ln1518_1_reg_555_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_989_n_4),
        .icmp_ln1518_fu_255_p2(icmp_ln1518_fu_255_p2),
        .icmp_ln1518_reg_550(icmp_ln1518_reg_550),
        .\icmp_ln1518_reg_550_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_989_n_9),
        .\icmp_ln1518_reg_550_reg[0]_1 (p_1_in),
        .\q0_reg[1] (\q0_reg[1]_2 ),
        .\q0_reg[1]_0 (grp_tpgPatternCheckerBoard_fu_989_ap_return_1[7]),
        .\q0_reg[1]_1 (q0_reg_0),
        .\q0_reg[1]_2 (ap_enable_reg_pp0_iter16_reg_0),
        .\ref_tmp35_2_reg_3398_reg[6] (\ref_tmp27_1_reg_3439_reg[7]_1 ),
        .trunc_ln5_fu_233_p4(trunc_ln5_fu_233_p4));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg),
        .R(SS));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_970
       (.CO(CO),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_1),
        .DI(DI),
        .E(ap_ce_reg_reg),
        .Q(\xCount_V_2_reg[7] ),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[8] (\ap_return_int_reg_reg[8] ),
        .\ap_return_int_reg_reg[9] (\ap_return_int_reg_reg[9] ),
        .grp_tpgPatternCrossHatch_fu_970_ap_return_0(grp_tpgPatternCrossHatch_fu_970_ap_return_0),
        .grp_tpgPatternCrossHatch_fu_970_ap_start_reg(grp_tpgPatternCrossHatch_fu_970_ap_start_reg),
        .\icmp_ln1404_1_reg_541[0]_i_3_0 (\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ),
        .\icmp_ln1404_1_reg_541_reg[0]_0 ({\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ,x_4_reg_3109_pp0_iter10_reg}),
        .\icmp_ln1404_2_reg_547_reg[0]_0 (\icmp_ln1404_2_reg_547_reg[0] ),
        .\icmp_ln1404_reg_532_reg[0]_0 (Q),
        .\icmp_ln1428_reg_567_reg[0]_0 (icmp_ln1428_fu_230_p2),
        .\q0_reg[6] (\q0_reg[6]_0 ),
        .\q0_reg[6]_0 (q0_reg_0),
        .\q0_reg[6]_1 (ap_enable_reg_pp0_iter16_reg_0),
        .\ref_tmp29_1_reg_3424_reg[6] (\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .\ref_tmp29_1_reg_3424_reg[6]_0 (\ref_tmp29_1_reg_3424_reg[6]_1 ),
        .\ref_tmp29_1_reg_3424_reg[7] (\ref_tmp29_1_reg_3424_reg[7]_1 ),
        .\vHatch_reg[0]_0 (grp_tpgPatternCrossHatch_fu_970_ap_return_2),
        .\xCount_V_2[7]_i_4 (\xCount_V_2[7]_i_4 ),
        .\xCount_V_2[7]_i_5 (\xCount_V_2[7]_i_5 ),
        .\xCount_V_2_reg[3]_0 (\xCount_V_2_reg[3] ),
        .\xCount_V_2_reg[4]_0 (\xCount_V_2_reg[4] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_1 (ap_enable_reg_pp0_iter16_reg_1),
        .\xCount_V_2_reg[9]_2 (\xCount_V_2_reg[9]_0 ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[9]_0 (\yCount_V_2_reg[9] ),
        .\yCount_V_2_reg[9]_i_5 (\yCount_V_2_reg[9]_i_5 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCrossHatch_fu_970_ap_start_reg),
        .R(SS));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_927
       (.D(D),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 (ap_enable_reg_pp0_iter16_reg_0),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 (q0_reg_0),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 (\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 (\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[3]_0 (\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 (\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ),
        .Q({Q[15:10],Q[7:0]}),
        .SS(SS),
        .and_ln1756_fu_479_p2(and_ln1756_fu_479_p2),
        .\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 (\and_ln1756_reg_768_pp0_iter2_reg_reg[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16_reg_1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .in(in),
        .\newSel47_reg_872_reg[5]_0 (\newSel47_reg_872_reg[5] ),
        .\newSel47_reg_872_reg[5]_1 (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[7]_0 (\newSel47_reg_872_reg[7] ),
        .\newSel47_reg_872_reg[7]_1 (\newSel47_reg_872_reg[7]_0 ),
        .\or_ln1756_2_reg_867_reg[0]_0 (\or_ln1756_2_reg_867_reg[0] ),
        .\or_ln1756_2_reg_867_reg[0]_1 (\or_ln1756_2_reg_867_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_9_n_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ),
        .\pix_val_V_7_reg_877_reg[0]_0 (\pix_val_V_7_reg_877_reg[0] ),
        .\pix_val_V_7_reg_877_reg[7]_0 (\pix_val_V_7_reg_877_reg[7] ),
        .\pix_val_V_7_reg_877_reg[7]_1 (\pix_val_V_7_reg_877_reg[7]_0 ),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[1] (q0_reg_1_sn_1),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[3] (q0_reg_3_sn_1),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\ref_tmp35_1_reg_3393_reg[6] (\ref_tmp35_1_reg_3393_reg[6]_0 ),
        .\select_ln1756_3_reg_862_reg[0]_0 (\select_ln1756_3_reg_862_reg[0] ),
        .\select_ln1756_3_reg_862_reg[1]_0 (\select_ln1756_3_reg_862_reg[1] ),
        .\select_ln1756_3_reg_862_reg[2]_0 (\select_ln1756_3_reg_862_reg[2] ),
        .\select_ln1756_3_reg_862_reg[3]_0 (\select_ln1756_3_reg_862_reg[3] ),
        .\select_ln1756_3_reg_862_reg[6]_0 (\select_ln1756_3_reg_862_reg[6] ),
        .\select_ln232_reg_3383_reg[7] (\select_ln232_reg_3383_reg[7]_0 ),
        .\vBarSel_1_reg[0]_0 (\vBarSel_1_reg[0] ),
        .\xCount_V_1[5]_i_4_0 ({\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ,x_4_reg_3109_pp0_iter10_reg}),
        .\xCount_V_1_reg[0]_0 (\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg_0),
        .Q(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg),
        .R(SS));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1020
       (.CO(grp_tpgPatternTartanColorBars_fu_1020_n_8),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_return_1[6]),
        .SR(grp_tpgPatternCheckerBoard_fu_989_n_8),
        .SS(SS),
        .add_ln1329_fu_247_p2(add_ln1329_fu_247_p2),
        .and_ln1379_1_fu_315_p2(and_ln1379_1_fu_315_p2),
        .and_ln1379_1_reg_553_pp0_iter3_reg(and_ln1379_1_reg_553_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 (grp_tpgPatternCheckerBoard_fu_989_n_9),
        .\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 (p_1_in),
        .grp_tpgPatternTartanColorBars_fu_1020_ap_return_0(grp_tpgPatternTartanColorBars_fu_1020_ap_return_0),
        .grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg),
        .\hBarSel_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_22),
        .icmp_ln1518_reg_550(icmp_ln1518_reg_550),
        .\q0_reg[1] (grp_tpgPatternTartanColorBars_fu_1020_n_9),
        .\q0_reg[1]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_10),
        .\q0_reg[1]_1 (grp_tpgPatternTartanColorBars_fu_1020_n_11),
        .\q0_reg[1]_2 (grp_tpgPatternTartanColorBars_fu_1020_n_12),
        .\q0_reg[1]_3 (grp_tpgPatternTartanColorBars_fu_1020_n_13),
        .\q0_reg[1]_4 (grp_tpgPatternTartanColorBars_fu_1020_n_14),
        .\q0_reg[1]_5 (grp_tpgPatternTartanColorBars_fu_1020_n_15),
        .\q0_reg[1]_6 (grp_tpgPatternTartanColorBars_fu_1020_n_16),
        .\q0_reg[1]_7 (grp_tpgPatternTartanColorBars_fu_1020_n_17),
        .\q0_reg[1]_8 (grp_tpgPatternTartanColorBars_fu_1020_n_18),
        .\q0_reg[1]_9 (grp_tpgPatternTartanColorBars_fu_1020_n_19),
        .\q0_reg[2] (q0_reg_0),
        .\q0_reg[2]_0 (ap_enable_reg_pp0_iter16_reg_0),
        .\q0_reg[7] ({grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[7:4],grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[0]}),
        .\ref_tmp27_1_reg_3439_reg[7] (\ref_tmp27_1_reg_3439_reg[7]_1 ),
        .\ref_tmp35_1_reg_3393_reg[6] (\q0_reg[1]_2 ),
        .trunc_ln1_fu_231_p4(trunc_ln1_fu_231_p4),
        .\vBarSel_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_20),
        .\vBarSel_reg[0]_1 (ap_enable_reg_pp0_iter16_reg_1),
        .\vBarSel_reg[1]_0 (grp_tpgPatternTartanColorBars_fu_1020_n_21),
        .\vBarSel_reg[2]_0 (grp_tpgPatternCheckerBoard_fu_989_n_4),
        .\xCount_V_reg[9]_0 (icmp_ln1073_1_fu_393_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg_reg_0),
        .Q(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \hBarSel_2[0]_i_1 
       (.I0(\hBarSel_2_reg[0]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .I3(hBarSel_20),
        .I4(hBarSel_2[0]),
        .O(\s_reg[0] ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \hBarSel_2[1]_i_1 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2] [0]),
        .I1(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I2(hBarSel_4_loc_0_fu_294[1]),
        .I3(hBarSel_4_loc_0_fu_294[0]),
        .I4(hBarSel_20),
        .I5(hBarSel_2[1]),
        .O(\s_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hBarSel_2[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2),
        .I1(hBarSel_20),
        .I2(hBarSel_2[2]),
        .O(\hBarSel_2_reg[2] ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_2[2]_i_2 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2] [1]),
        .I1(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .I3(hBarSel_4_loc_0_fu_294[1]),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2));
  LUT6 #(
    .INIT(64'h0000000000008A00)) 
    \hBarSel_2[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I2(icmp_ln1073_reg_3198_pp0_iter11_reg),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(\xBar_V_loc_0_fu_290_reg[10] ),
        .I5(ap_enable_reg_pp0_iter16_reg_1),
        .O(hBarSel_20));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \hBarSel_4_loc_0_fu_294[0]_i_1 
       (.I0(hBarSel_2[0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o),
        .I2(ap_NS_fsm15_out),
        .I3(hBarSel_20),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .O(\hBarSel_2_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFFBBB40004044)) 
    \hBarSel_4_loc_0_fu_294[0]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\hBarSel_2_reg[0]_0 ),
        .I3(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I4(icmp_ln1073_reg_3198_pp0_iter11_reg),
        .I5(hBarSel_4_loc_0_fu_294[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_4_loc_1_out_o));
  LUT6 #(
    .INIT(64'hAAFCAAFFAA30AA00)) 
    \hBarSel_4_loc_0_fu_294[1]_i_1 
       (.I0(hBarSel_2[1]),
        .I1(\hBarSel_4_loc_0_fu_294_reg[1] ),
        .I2(\hBarSel_4_loc_0_fu_294[1]_i_3_n_3 ),
        .I3(ap_NS_fsm15_out),
        .I4(hBarSel_20),
        .I5(hBarSel_4_loc_0_fu_294[1]),
        .O(\hBarSel_2_reg[1] ));
  LUT5 #(
    .INIT(32'hB88BBB88)) 
    \hBarSel_4_loc_0_fu_294[1]_i_3 
       (.I0(\hBarSel_4_loc_0_fu_294_reg[2] [0]),
        .I1(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I2(icmp_ln1073_reg_3198_pp0_iter11_reg),
        .I3(hBarSel_4_loc_0_fu_294[1]),
        .I4(hBarSel_4_loc_0_fu_294[0]),
        .O(\hBarSel_4_loc_0_fu_294[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAFCAAFFAA30AA00)) 
    \hBarSel_4_loc_0_fu_294[2]_i_1 
       (.I0(hBarSel_2[2]),
        .I1(\hBarSel_4_loc_0_fu_294[2]_i_2_n_3 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hBarSel_2),
        .I3(ap_NS_fsm15_out),
        .I4(hBarSel_20),
        .I5(hBarSel_4_loc_0_fu_294[2]),
        .O(\hBarSel_2_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \hBarSel_4_loc_0_fu_294[2]_i_2 
       (.I0(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .I1(icmp_ln1073_reg_3198_pp0_iter11_reg),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(\xBar_V_loc_0_fu_290_reg[10] ),
        .O(\hBarSel_4_loc_0_fu_294[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \hdata_flag_0_reg_400[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\hdata_flag_0_reg_400_reg[0] ),
        .O(\hdata_flag_1_fu_458_reg[0]_0 ));
  FDRE \hdata_flag_1_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_458_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB888B88BBB8BB88B)) 
    \hdata_loc_0_fu_274[0]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_new_0_fu_278_reg[0] ),
        .I3(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_new_0_fu_278_reg[7] [0]),
        .O(\hdata_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[1]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [1]),
        .O(\hdata_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[2]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [2]),
        .O(\hdata_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[3]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [3]),
        .O(\hdata_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[4]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [4]),
        .O(\hdata_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[5]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [5]),
        .O(\hdata_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[6]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [6]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [6]),
        .O(\hdata_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \hdata_loc_0_fu_274[7]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .O(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hdata_loc_0_fu_274[7]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [7]),
        .I3(\hdata_new_0_fu_278_reg[0] ),
        .I4(\hdata_loc_0_fu_274_reg[7] [7]),
        .O(\hdata_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_278[0]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_new_0_fu_278_reg[7] [0]),
        .O(\hdata_loc_0_fu_274_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_278[1]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .I1(\hdata_new_0_fu_278_reg[7] [0]),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\hdata_new_0_fu_278_reg[7] [1]),
        .O(\hdata_loc_0_fu_274_reg[7] [1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \hdata_new_0_fu_278[2]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .I1(\hdata_new_0_fu_278_reg[7] [2]),
        .I2(\hdata_new_0_fu_278_reg[7] [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I5(select_ln1487_fu_1950_p3[0]),
        .O(\hdata_loc_0_fu_274_reg[7] [2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_278[3]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .I1(\hdata_new_0_fu_278_reg[7] [3]),
        .I2(\hdata_new_0_fu_278[3]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [2]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .O(\hdata_loc_0_fu_274_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_278[3]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .I1(\hdata_new_0_fu_278_reg[7] [0]),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\hdata_new_0_fu_278_reg[7] [1]),
        .O(\hdata_new_0_fu_278[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_278[4]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .I1(\hdata_new_0_fu_278_reg[7] [4]),
        .I2(\hdata_new_0_fu_278[4]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [3]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .O(\hdata_loc_0_fu_274_reg[7] [4]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \hdata_new_0_fu_278[4]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .I1(\hdata_new_0_fu_278_reg[7] [2]),
        .I2(\hdata_new_0_fu_278_reg[7] [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .I5(select_ln1487_fu_1950_p3[0]),
        .O(\hdata_new_0_fu_278[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_278[5]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .I1(\hdata_new_0_fu_278_reg[7] [5]),
        .I2(\hdata_new_0_fu_278[5]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [4]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .O(\hdata_loc_0_fu_274_reg[7] [5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \hdata_new_0_fu_278[5]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .I1(\hdata_new_0_fu_278_reg[7] [3]),
        .I2(\hdata_new_0_fu_278[3]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [2]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .O(\hdata_new_0_fu_278[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_278[6]_i_1 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [6]),
        .I1(\hdata_new_0_fu_278_reg[7] [6]),
        .I2(\hdata_new_0_fu_278[6]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [5]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .O(\hdata_loc_0_fu_274_reg[7] [6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \hdata_new_0_fu_278[6]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .I1(\hdata_new_0_fu_278_reg[7] [4]),
        .I2(\hdata_new_0_fu_278[4]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [3]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .O(\hdata_new_0_fu_278[6]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2202)) 
    \hdata_new_0_fu_278[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\hdata_new_0_fu_278_reg[0] ),
        .I2(ap_enable_reg_pp0_iter16_reg_0),
        .I3(q0_reg_0),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_278[7]_i_2 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [7]),
        .I1(\hdata_new_0_fu_278_reg[7] [7]),
        .I2(\hdata_new_0_fu_278[7]_i_4_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [6]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [6]),
        .O(\hdata_loc_0_fu_274_reg[7] [7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \hdata_new_0_fu_278[7]_i_4 
       (.I0(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .I1(\hdata_new_0_fu_278_reg[7] [5]),
        .I2(\hdata_new_0_fu_278[5]_i_2_n_3 ),
        .I3(\hdata_new_0_fu_278_reg[7] [4]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .O(\hdata_new_0_fu_278[7]_i_4_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3138_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3138_pp0_iter10_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln1027_reg_3138_pp0_iter10_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .Q(\icmp_ln1027_reg_3138_pp0_iter10_reg_reg[0]_srl9_n_3 ));
  FDRE \icmp_ln1027_reg_3138_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_3138_pp0_iter10_reg_reg[0]_srl9_n_3 ),
        .Q(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3138_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_3138_pp0_iter11_reg),
        .Q(icmp_ln1027_reg_3138_pp0_iter12_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3138_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_3138_pp0_iter12_reg),
        .Q(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3138_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .Q(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_3138_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_fu_1129_p2),
        .Q(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \icmp_ln1050_reg_3176[0]_i_5 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\vBarSel_1_reg[0] ),
        .I5(\icmp_ln1050_reg_3176[0]_i_2 ),
        .O(\icmp_ln1050_reg_3176[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \icmp_ln1050_reg_3176[0]_i_6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(\icmp_ln1050_reg_3176[0]_i_2_0 ),
        .I3(Q[1]),
        .I4(Q[7]),
        .I5(\icmp_ln1050_reg_3176[0]_i_2_1 ),
        .O(\icmp_ln1050_reg_3176[0]_i_6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1050_reg_3176_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1050_reg_3176_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \icmp_ln1050_reg_3176_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1050_reg_3176),
        .Q(\icmp_ln1050_reg_3176_pp0_iter12_reg_reg[0]_srl12_n_3 ));
  FDRE \icmp_ln1050_reg_3176_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1050_reg_3176_pp0_iter12_reg_reg[0]_srl12_n_3 ),
        .Q(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln1050_reg_3176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1050_reg_3176_reg[0]_0 ),
        .Q(icmp_ln1050_reg_3176),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0051)) 
    \icmp_ln1073_reg_3198[0]_i_1 
       (.I0(\xBar_V_loc_0_fu_290_reg[10] ),
        .I1(ap_enable_reg_pp0_iter16_reg_0),
        .I2(q0_reg_0),
        .I3(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .O(add_ln232_reg_32020));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1073_reg_3198[0]_i_10 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [10]),
        .O(\icmp_ln1073_reg_3198[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_11 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [10]),
        .O(\icmp_ln1073_reg_3198[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_12 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .O(\icmp_ln1073_reg_3198[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_13 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .O(\icmp_ln1073_reg_3198[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_14 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\icmp_ln1073_reg_3198[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_15 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\icmp_ln1073_reg_3198[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_16 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\icmp_ln1073_reg_3198[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_17 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\icmp_ln1073_reg_3198[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_18 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .O(\icmp_ln1073_reg_3198[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_19 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .O(\icmp_ln1073_reg_3198[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1073_reg_3198[0]_i_2 
       (.I0(\icmp_ln1073_reg_3198_reg[0]_i_4_n_3 ),
        .O(icmp_ln1073_fu_1247_p2));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_20 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .O(\icmp_ln1073_reg_3198[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \icmp_ln1073_reg_3198[0]_i_21 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .O(\icmp_ln1073_reg_3198[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_6 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .O(\icmp_ln1073_reg_3198[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_7 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .O(\icmp_ln1073_reg_3198[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_8 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\icmp_ln1073_reg_3198[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_3198[0]_i_9 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\icmp_ln1073_reg_3198[0]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1073_reg_3198_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1073_reg_3198_pp0_iter10_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln1073_reg_3198_pp0_iter10_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1073_reg_3198),
        .Q(\icmp_ln1073_reg_3198_pp0_iter10_reg_reg[0]_srl9_n_3 ));
  FDRE \icmp_ln1073_reg_3198_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1073_reg_3198_pp0_iter10_reg_reg[0]_srl9_n_3 ),
        .Q(icmp_ln1073_reg_3198_pp0_iter11_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_3198_reg[0] 
       (.C(ap_clk),
        .CE(add_ln232_reg_32020),
        .D(icmp_ln1073_fu_1247_p2),
        .Q(icmp_ln1073_reg_3198),
        .R(1'b0));
  CARRY4 \icmp_ln1073_reg_3198_reg[0]_i_4 
       (.CI(\icmp_ln1073_reg_3198_reg[0]_i_5_n_3 ),
        .CO({\icmp_ln1073_reg_3198_reg[0]_i_4_n_3 ,\icmp_ln1073_reg_3198_reg[0]_i_4_n_4 ,\icmp_ln1073_reg_3198_reg[0]_i_4_n_5 ,\icmp_ln1073_reg_3198_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1073_reg_3198[0]_i_6_n_3 ,\icmp_ln1073_reg_3198[0]_i_7_n_3 ,\icmp_ln1073_reg_3198[0]_i_8_n_3 ,\icmp_ln1073_reg_3198[0]_i_9_n_3 }),
        .O(\NLW_icmp_ln1073_reg_3198_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1073_reg_3198[0]_i_10_n_3 ,\icmp_ln1073_reg_3198[0]_i_11_n_3 ,\icmp_ln1073_reg_3198[0]_i_12_n_3 ,\icmp_ln1073_reg_3198[0]_i_13_n_3 }));
  CARRY4 \icmp_ln1073_reg_3198_reg[0]_i_5 
       (.CI(\sub_ln232_reg_3207_reg[0]_i_1_n_3 ),
        .CO({\icmp_ln1073_reg_3198_reg[0]_i_5_n_3 ,\icmp_ln1073_reg_3198_reg[0]_i_5_n_4 ,\icmp_ln1073_reg_3198_reg[0]_i_5_n_5 ,\icmp_ln1073_reg_3198_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1073_reg_3198[0]_i_14_n_3 ,\icmp_ln1073_reg_3198[0]_i_15_n_3 ,\icmp_ln1073_reg_3198[0]_i_16_n_3 ,\icmp_ln1073_reg_3198[0]_i_17_n_3 }),
        .O(\NLW_icmp_ln1073_reg_3198_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1073_reg_3198[0]_i_18_n_3 ,\icmp_ln1073_reg_3198[0]_i_19_n_3 ,\icmp_ln1073_reg_3198[0]_i_20_n_3 ,\icmp_ln1073_reg_3198[0]_i_21_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1285_reg_3164_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1285_reg_3164_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1285_reg_3164_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1285_reg_3164),
        .Q(\icmp_ln1285_reg_3164_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln1285_reg_3164_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1285_reg_3164_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_3164_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .Q(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1285_reg_3164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1285_reg_3164_reg[0]_0 ),
        .Q(icmp_ln1285_reg_3164),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1428_reg_567[0]_i_5 
       (.I0(x_4_reg_3109_pp0_iter10_reg[12]),
        .I1(\icmp_ln1428_reg_567_reg[0]_i_2_0 [11]),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_2_0 [13]),
        .I3(x_4_reg_3109_pp0_iter10_reg[14]),
        .I4(\icmp_ln1428_reg_567_reg[0]_i_2_0 [12]),
        .I5(x_4_reg_3109_pp0_iter10_reg[13]),
        .O(\icmp_ln1428_reg_567[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1428_reg_567[0]_i_6 
       (.I0(x_4_reg_3109_pp0_iter10_reg[9]),
        .I1(\icmp_ln1428_reg_567_reg[0]_i_2_0 [8]),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_2_0 [10]),
        .I3(x_4_reg_3109_pp0_iter10_reg[11]),
        .I4(\icmp_ln1428_reg_567_reg[0]_i_2_0 [9]),
        .I5(x_4_reg_3109_pp0_iter10_reg[10]),
        .O(\icmp_ln1428_reg_567[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1428_reg_567[0]_i_7 
       (.I0(x_4_reg_3109_pp0_iter10_reg[6]),
        .I1(\icmp_ln1428_reg_567_reg[0]_i_2_0 [5]),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_2_0 [7]),
        .I3(x_4_reg_3109_pp0_iter10_reg[8]),
        .I4(\icmp_ln1428_reg_567_reg[0]_i_2_0 [6]),
        .I5(x_4_reg_3109_pp0_iter10_reg[7]),
        .O(\icmp_ln1428_reg_567[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1428_reg_567[0]_i_8 
       (.I0(x_4_reg_3109_pp0_iter10_reg[3]),
        .I1(\icmp_ln1428_reg_567_reg[0]_i_2_0 [2]),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_2_0 [4]),
        .I3(x_4_reg_3109_pp0_iter10_reg[5]),
        .I4(\icmp_ln1428_reg_567_reg[0]_i_2_0 [3]),
        .I5(x_4_reg_3109_pp0_iter10_reg[4]),
        .O(\icmp_ln1428_reg_567[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \icmp_ln1428_reg_567[0]_i_9 
       (.I0(\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ),
        .I1(\x_fu_450_reg[15]_i_4 [0]),
        .I2(\icmp_ln1428_reg_567_reg[0]_i_2_0 [1]),
        .I3(x_4_reg_3109_pp0_iter10_reg[2]),
        .I4(\icmp_ln1428_reg_567_reg[0]_i_2_0 [0]),
        .I5(x_4_reg_3109_pp0_iter10_reg[1]),
        .O(\icmp_ln1428_reg_567[0]_i_9_n_3 ));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_2 
       (.CI(\icmp_ln1428_reg_567_reg[0]_i_3_n_3 ),
        .CO({\NLW_icmp_ln1428_reg_567_reg[0]_i_2_CO_UNCONNECTED [3:2],icmp_ln1428_fu_230_p2,\icmp_ln1428_reg_567_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1428_reg_567_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\icmp_ln1428_reg_567[0]_i_5_n_3 }));
  CARRY4 \icmp_ln1428_reg_567_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1428_reg_567_reg[0]_i_3_n_3 ,\icmp_ln1428_reg_567_reg[0]_i_3_n_4 ,\icmp_ln1428_reg_567_reg[0]_i_3_n_5 ,\icmp_ln1428_reg_567_reg[0]_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1428_reg_567_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1428_reg_567[0]_i_6_n_3 ,\icmp_ln1428_reg_567[0]_i_7_n_3 ,\icmp_ln1428_reg_567[0]_i_8_n_3 ,\icmp_ln1428_reg_567[0]_i_9_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1584_reg_3144_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1584_reg_3144_pp0_iter12_reg_reg[0]_srl12 " *) 
  SRL16E \icmp_ln1584_reg_3144_pp0_iter12_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1584_reg_3144_reg_n_3_[0] ),
        .Q(\icmp_ln1584_reg_3144_pp0_iter12_reg_reg[0]_srl12_n_3 ));
  FDRE \icmp_ln1584_reg_3144_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1584_reg_3144_pp0_iter12_reg_reg[0]_srl12_n_3 ),
        .Q(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln1584_reg_3144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\icmp_ln1584_reg_3144_reg_n_3_[0] ),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/lshr_ln1_reg_3530_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_3530_reg_0
       (.ADDRARDADDR({1'b1,mac_muladd_16s_16s_16ns_16_4_1_U52_n_3,mac_muladd_16s_16s_16ns_16_4_1_U52_n_4,mac_muladd_16s_16s_16ns_16_4_1_U52_n_5,mac_muladd_16s_16s_16ns_16_4_1_U52_n_6,mac_muladd_16s_16s_16ns_16_4_1_U52_n_7,mac_muladd_16s_16s_16ns_16_4_1_U52_n_8,mac_muladd_16s_16s_16ns_16_4_1_U52_n_9,mac_muladd_16s_16s_16ns_16_4_1_U52_n_10,mac_muladd_16s_16s_16ns_16_4_1_U52_n_11,mac_muladd_16s_16s_16ns_16_4_1_U52_n_12,mac_muladd_16s_16s_16ns_16_4_1_U52_n_13,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_lshr_ln1_reg_3530_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_lshr_ln1_reg_3530_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_lshr_ln1_reg_3530_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_lshr_ln1_reg_3530_reg_0_DOADO_UNCONNECTED[31:16],lshr_ln1_reg_3530_reg_0_n_23,lshr_ln1_reg_3530_reg_0_n_24,lshr_ln1_reg_3530_reg_0_n_25,lshr_ln1_reg_3530_reg_0_n_26,lshr_ln1_reg_3530_reg_0_n_27,lshr_ln1_reg_3530_reg_0_n_28,lshr_ln1_reg_3530_reg_0_n_29,lshr_ln1_reg_3530_reg_0_n_30,lshr_ln1_reg_3530_reg_0_n_31,lshr_ln1_reg_3530_reg_0_n_32,lshr_ln1_reg_3530_reg_0_n_33,lshr_ln1_reg_3530_reg_0_n_34,lshr_ln1_reg_3530_reg_0_n_35,lshr_ln1_reg_3530_reg_0_n_36,lshr_ln1_reg_3530_reg_0_n_37,lshr_ln1_reg_3530_reg_0_n_38}),
        .DOBDO(NLW_lshr_ln1_reg_3530_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_lshr_ln1_reg_3530_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_lshr_ln1_reg_3530_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln1_reg_3530_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(p_reg_reg_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_lshr_ln1_reg_3530_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_lshr_ln1_reg_3530_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_lshr_ln1_reg_3530_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(tpgSinTableArray_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln1_reg_3530_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h8A)) 
    lshr_ln1_reg_3530_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(q0_reg_0),
        .I2(ap_enable_reg_pp0_iter16_reg_0),
        .O(tpgSinTableArray_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/lshr_ln1_reg_3530_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln1_reg_3530_reg_1
       (.ADDRARDADDR({mac_muladd_16s_16s_16ns_16_4_1_U52_n_3,mac_muladd_16s_16s_16ns_16_4_1_U52_n_4,mac_muladd_16s_16s_16ns_16_4_1_U52_n_5,mac_muladd_16s_16s_16ns_16_4_1_U52_n_6,mac_muladd_16s_16s_16ns_16_4_1_U52_n_7,mac_muladd_16s_16s_16ns_16_4_1_U52_n_8,mac_muladd_16s_16s_16ns_16_4_1_U52_n_9,mac_muladd_16s_16s_16ns_16_4_1_U52_n_10,mac_muladd_16s_16s_16ns_16_4_1_U52_n_11,mac_muladd_16s_16s_16ns_16_4_1_U52_n_12,mac_muladd_16s_16s_16ns_16_4_1_U52_n_13,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_lshr_ln1_reg_3530_reg_1_DOADO_UNCONNECTED[15:4],lshr_ln1_reg_3530_reg_1_n_15,lshr_ln1_reg_3530_reg_1_n_16,lshr_ln1_reg_3530_reg_1_n_17,lshr_ln1_reg_3530_reg_1_n_18}),
        .DOBDO(NLW_lshr_ln1_reg_3530_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_lshr_ln1_reg_3530_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_lshr_ln1_reg_3530_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(p_reg_reg_0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U52
       (.B(ap_return),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(\zonePlateVAddr_loc_0_fu_286_reg[15] ),
        .p_reg_reg_1(\phi_mul_fu_446_reg[14]_0 ),
        .phi_mul_fu_446_reg(phi_mul_fu_446_reg),
        .sel({mac_muladd_16s_16s_16ns_16_4_1_U52_n_3,mac_muladd_16s_16s_16ns_16_4_1_U52_n_4,mac_muladd_16s_16s_16ns_16_4_1_U52_n_5,mac_muladd_16s_16s_16ns_16_4_1_U52_n_6,mac_muladd_16s_16s_16ns_16_4_1_U52_n_7,mac_muladd_16s_16s_16ns_16_4_1_U52_n_8,mac_muladd_16s_16s_16ns_16_4_1_U52_n_9,mac_muladd_16s_16s_16ns_16_4_1_U52_n_10,mac_muladd_16s_16s_16ns_16_4_1_U52_n_11,mac_muladd_16s_16s_16ns_16_4_1_U52_n_12,mac_muladd_16s_16s_16ns_16_4_1_U52_n_13}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 mac_muladd_8ns_6s_16s_16_4_1_U53
       (.A(b_reg_3223_pp0_iter9_reg),
        .D(add_ln1259_3_fu_1984_p2),
        .O258(add_ln1259_2_fu_1988_p2),
        .add_ln1259_reg_3264_pp0_iter13_reg(add_ln1259_reg_3264_pp0_iter13_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 mac_muladd_8ns_7ns_13ns_15_4_1_U47
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2813_p0}),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 mac_muladd_8ns_7s_16s_16_4_1_U51
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2813_p0}),
        .D({mac_muladd_8ns_7s_16s_16_4_1_U51_n_3,mac_muladd_8ns_7s_16s_16_4_1_U51_n_4,mac_muladd_8ns_7s_16s_16_4_1_U51_n_5,mac_muladd_8ns_7s_16s_16_4_1_U51_n_6,mac_muladd_8ns_7s_16s_16_4_1_U51_n_7,mac_muladd_8ns_7s_16s_16_4_1_U51_n_8,mac_muladd_8ns_7s_16s_16_4_1_U51_n_9,mac_muladd_8ns_7s_16s_16_4_1_U51_n_10,mac_muladd_8ns_7s_16s_16_4_1_U51_n_11,mac_muladd_8ns_7s_16s_16_4_1_U51_n_12}),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U48_n_3,mac_muladd_8ns_8s_16s_16_4_1_U48_n_4,mac_muladd_8ns_8s_16s_16_4_1_U48_n_5,mac_muladd_8ns_8s_16s_16_4_1_U48_n_6,mac_muladd_8ns_8s_16s_16_4_1_U48_n_7,mac_muladd_8ns_8s_16s_16_4_1_U48_n_8,mac_muladd_8ns_8s_16s_16_4_1_U48_n_9,mac_muladd_8ns_8s_16s_16_4_1_U48_n_10,mac_muladd_8ns_8s_16s_16_4_1_U48_n_11,mac_muladd_8ns_8s_16s_16_4_1_U48_n_12,mac_muladd_8ns_8s_16s_16_4_1_U48_n_13,mac_muladd_8ns_8s_16s_16_4_1_U48_n_14,mac_muladd_8ns_8s_16s_16_4_1_U48_n_15,mac_muladd_8ns_8s_16s_16_4_1_U48_n_16,mac_muladd_8ns_8s_16s_16_4_1_U48_n_17,mac_muladd_8ns_8s_16s_16_4_1_U48_n_18,mac_muladd_8ns_8s_16s_16_4_1_U48_n_19,mac_muladd_8ns_8s_16s_16_4_1_U48_n_20,mac_muladd_8ns_8s_16s_16_4_1_U48_n_21,mac_muladd_8ns_8s_16s_16_4_1_U48_n_22,mac_muladd_8ns_8s_16s_16_4_1_U48_n_23,mac_muladd_8ns_8s_16s_16_4_1_U48_n_24,mac_muladd_8ns_8s_16s_16_4_1_U48_n_25,mac_muladd_8ns_8s_16s_16_4_1_U48_n_26,mac_muladd_8ns_8s_16s_16_4_1_U48_n_27,mac_muladd_8ns_8s_16s_16_4_1_U48_n_28,mac_muladd_8ns_8s_16s_16_4_1_U48_n_29,mac_muladd_8ns_8s_16s_16_4_1_U48_n_30,mac_muladd_8ns_8s_16s_16_4_1_U48_n_31,mac_muladd_8ns_8s_16s_16_4_1_U48_n_32,mac_muladd_8ns_8s_16s_16_4_1_U48_n_33,mac_muladd_8ns_8s_16s_16_4_1_U48_n_34,mac_muladd_8ns_8s_16s_16_4_1_U48_n_35,mac_muladd_8ns_8s_16s_16_4_1_U48_n_36,mac_muladd_8ns_8s_16s_16_4_1_U48_n_37,mac_muladd_8ns_8s_16s_16_4_1_U48_n_38,mac_muladd_8ns_8s_16s_16_4_1_U48_n_39,mac_muladd_8ns_8s_16s_16_4_1_U48_n_40,mac_muladd_8ns_8s_16s_16_4_1_U48_n_41,mac_muladd_8ns_8s_16s_16_4_1_U48_n_42,mac_muladd_8ns_8s_16s_16_4_1_U48_n_43,mac_muladd_8ns_8s_16s_16_4_1_U48_n_44,mac_muladd_8ns_8s_16s_16_4_1_U48_n_45,mac_muladd_8ns_8s_16s_16_4_1_U48_n_46,mac_muladd_8ns_8s_16s_16_4_1_U48_n_47,mac_muladd_8ns_8s_16s_16_4_1_U48_n_48,mac_muladd_8ns_8s_16s_16_4_1_U48_n_49,mac_muladd_8ns_8s_16s_16_4_1_U48_n_50}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 mac_muladd_8ns_8ns_15ns_16_4_1_U50
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2822_p0}),
        .D({mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_3,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_4,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_5,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_6,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_7,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_8,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_9,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_10,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_11,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_12,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_13,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_14,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_15,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_16,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_17,mac_muladd_8ns_8ns_15ns_16_4_1_U50_n_18}),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U47_n_17}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 mac_muladd_8ns_8s_15ns_16_4_1_U49
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2822_p0}),
        .C(r_reg_3212),
        .D({mac_muladd_8ns_8s_15ns_16_4_1_U49_n_3,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_4,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_5,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_6,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_7,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_8,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_9,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_10,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_11,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_12,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_13,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_14,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_15,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_16,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_17,mac_muladd_8ns_8s_15ns_16_4_1_U49_n_18}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 mac_muladd_8ns_8s_16s_16_4_1_U48
       (.A({tpgSinTableArray_9bit_U_n_34,grp_fu_2822_p0}),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U48_n_3,mac_muladd_8ns_8s_16s_16_4_1_U48_n_4,mac_muladd_8ns_8s_16s_16_4_1_U48_n_5,mac_muladd_8ns_8s_16s_16_4_1_U48_n_6,mac_muladd_8ns_8s_16s_16_4_1_U48_n_7,mac_muladd_8ns_8s_16s_16_4_1_U48_n_8,mac_muladd_8ns_8s_16s_16_4_1_U48_n_9,mac_muladd_8ns_8s_16s_16_4_1_U48_n_10,mac_muladd_8ns_8s_16s_16_4_1_U48_n_11,mac_muladd_8ns_8s_16s_16_4_1_U48_n_12,mac_muladd_8ns_8s_16s_16_4_1_U48_n_13,mac_muladd_8ns_8s_16s_16_4_1_U48_n_14,mac_muladd_8ns_8s_16s_16_4_1_U48_n_15,mac_muladd_8ns_8s_16s_16_4_1_U48_n_16,mac_muladd_8ns_8s_16s_16_4_1_U48_n_17,mac_muladd_8ns_8s_16s_16_4_1_U48_n_18,mac_muladd_8ns_8s_16s_16_4_1_U48_n_19,mac_muladd_8ns_8s_16s_16_4_1_U48_n_20,mac_muladd_8ns_8s_16s_16_4_1_U48_n_21,mac_muladd_8ns_8s_16s_16_4_1_U48_n_22,mac_muladd_8ns_8s_16s_16_4_1_U48_n_23,mac_muladd_8ns_8s_16s_16_4_1_U48_n_24,mac_muladd_8ns_8s_16s_16_4_1_U48_n_25,mac_muladd_8ns_8s_16s_16_4_1_U48_n_26,mac_muladd_8ns_8s_16s_16_4_1_U48_n_27,mac_muladd_8ns_8s_16s_16_4_1_U48_n_28,mac_muladd_8ns_8s_16s_16_4_1_U48_n_29,mac_muladd_8ns_8s_16s_16_4_1_U48_n_30,mac_muladd_8ns_8s_16s_16_4_1_U48_n_31,mac_muladd_8ns_8s_16s_16_4_1_U48_n_32,mac_muladd_8ns_8s_16s_16_4_1_U48_n_33,mac_muladd_8ns_8s_16s_16_4_1_U48_n_34,mac_muladd_8ns_8s_16s_16_4_1_U48_n_35,mac_muladd_8ns_8s_16s_16_4_1_U48_n_36,mac_muladd_8ns_8s_16s_16_4_1_U48_n_37,mac_muladd_8ns_8s_16s_16_4_1_U48_n_38,mac_muladd_8ns_8s_16s_16_4_1_U48_n_39,mac_muladd_8ns_8s_16s_16_4_1_U48_n_40,mac_muladd_8ns_8s_16s_16_4_1_U48_n_41,mac_muladd_8ns_8s_16s_16_4_1_U48_n_42,mac_muladd_8ns_8s_16s_16_4_1_U48_n_43,mac_muladd_8ns_8s_16s_16_4_1_U48_n_44,mac_muladd_8ns_8s_16s_16_4_1_U48_n_45,mac_muladd_8ns_8s_16s_16_4_1_U48_n_46,mac_muladd_8ns_8s_16s_16_4_1_U48_n_47,mac_muladd_8ns_8s_16s_16_4_1_U48_n_48,mac_muladd_8ns_8s_16s_16_4_1_U48_n_49,mac_muladd_8ns_8s_16s_16_4_1_U48_n_50}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 mul_8ns_6ns_13_1_1_U44
       (.b_reg_3223_pp0_iter5_reg(b_reg_3223_pp0_iter5_reg),
        .dout(dout));
  FDRE \mul_ln1257_2_reg_3270_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(b_reg_3223_pp0_iter5_reg[0]),
        .Q(mul_ln1257_2_reg_3270[0]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[10]),
        .Q(mul_ln1257_2_reg_3270[10]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[11]),
        .Q(mul_ln1257_2_reg_3270[11]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[12]),
        .Q(mul_ln1257_2_reg_3270[12]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[1]),
        .Q(mul_ln1257_2_reg_3270[1]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[2]),
        .Q(mul_ln1257_2_reg_3270[2]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[3]),
        .Q(mul_ln1257_2_reg_3270[3]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[4]),
        .Q(mul_ln1257_2_reg_3270[4]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[5]),
        .Q(mul_ln1257_2_reg_3270[5]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[6]),
        .Q(mul_ln1257_2_reg_3270[6]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[7]),
        .Q(mul_ln1257_2_reg_3270[7]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[8]),
        .Q(mul_ln1257_2_reg_3270[8]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_3270_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1259_2_reg_34140),
        .D(dout[9]),
        .Q(mul_ln1257_2_reg_3270[9]),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[19] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_11),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[20] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_10),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[21] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_9),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[22] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_8),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[23] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_7),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[24] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_6),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[25] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_5),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[26] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_4),
        .Q(\mul_ln1311_reg_3297_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_3297_reg[27] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(mul_mul_20s_8ns_28_4_1_U54_n_3),
        .Q(tmp_17_fu_2018_p3),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U54
       (.P({mul_mul_20s_8ns_28_4_1_U54_n_3,mul_mul_20s_8ns_28_4_1_U54_n_4,mul_mul_20s_8ns_28_4_1_U54_n_5,mul_mul_20s_8ns_28_4_1_U54_n_6,mul_mul_20s_8ns_28_4_1_U54_n_7,mul_mul_20s_8ns_28_4_1_U54_n_8,mul_mul_20s_8ns_28_4_1_U54_n_9,mul_mul_20s_8ns_28_4_1_U54_n_10,mul_mul_20s_8ns_28_4_1_U54_n_11,mul_mul_20s_8ns_28_4_1_U54_n_12,mul_mul_20s_8ns_28_4_1_U54_n_13,mul_mul_20s_8ns_28_4_1_U54_n_14,mul_mul_20s_8ns_28_4_1_U54_n_15,mul_mul_20s_8ns_28_4_1_U54_n_16,mul_mul_20s_8ns_28_4_1_U54_n_17,mul_mul_20s_8ns_28_4_1_U54_n_18,mul_mul_20s_8ns_28_4_1_U54_n_19,mul_mul_20s_8ns_28_4_1_U54_n_20,mul_mul_20s_8ns_28_4_1_U54_n_21,mul_mul_20s_8ns_28_4_1_U54_n_22,mul_mul_20s_8ns_28_4_1_U54_n_23,mul_mul_20s_8ns_28_4_1_U54_n_24,mul_mul_20s_8ns_28_4_1_U54_n_25,mul_mul_20s_8ns_28_4_1_U54_n_26,mul_mul_20s_8ns_28_4_1_U54_n_27,mul_mul_20s_8ns_28_4_1_U54_n_28,mul_mul_20s_8ns_28_4_1_U54_n_29,mul_mul_20s_8ns_28_4_1_U54_n_30}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out({lshr_ln1_reg_3530_reg_1_n_15,lshr_ln1_reg_3530_reg_1_n_16,lshr_ln1_reg_3530_reg_1_n_17,lshr_ln1_reg_3530_reg_1_n_18,lshr_ln1_reg_3530_reg_0_n_23,lshr_ln1_reg_3530_reg_0_n_24,lshr_ln1_reg_3530_reg_0_n_25,lshr_ln1_reg_3530_reg_0_n_26,lshr_ln1_reg_3530_reg_0_n_27,lshr_ln1_reg_3530_reg_0_n_28,lshr_ln1_reg_3530_reg_0_n_29,lshr_ln1_reg_3530_reg_0_n_30,lshr_ln1_reg_3530_reg_0_n_31,lshr_ln1_reg_3530_reg_0_n_32,lshr_ln1_reg_3530_reg_0_n_33,lshr_ln1_reg_3530_reg_0_n_34,lshr_ln1_reg_3530_reg_0_n_35,lshr_ln1_reg_3530_reg_0_n_36,lshr_ln1_reg_3530_reg_0_n_37,lshr_ln1_reg_3530_reg_0_n_38}),
        .p_reg_reg(p_reg_reg_0));
  LUT6 #(
    .INIT(64'h000C080000000800)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[0]_i_7 
       (.I0(\select_ln1487_reg_3403_reg[7]_0 [0]),
        .I1(ap_enable_reg_pp0_iter15_reg_0),
        .I2(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ),
        .I3(\grnYuv_load_reg_3501_reg[4]_2 [1]),
        .I4(\grnYuv_load_reg_3501_reg[4]_2 [0]),
        .I5(r_2_reg_3517_pp0_iter14_reg[0]),
        .O(\select_ln1487_reg_3403_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h002C000000200000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[3]_i_6 
       (.I0(\select_ln1487_reg_3403_reg[7]_0 [3]),
        .I1(\grnYuv_load_reg_3501_reg[4]_2 [0]),
        .I2(\grnYuv_load_reg_3501_reg[4]_2 [1]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ),
        .I4(ap_enable_reg_pp0_iter15_reg_0),
        .I5(r_2_reg_3517_pp0_iter14_reg[3]),
        .O(\select_ln1487_reg_3403_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h002C000000200000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[4]_i_8 
       (.I0(\select_ln1487_reg_3403_reg[7]_0 [4]),
        .I1(\grnYuv_load_reg_3501_reg[4]_2 [0]),
        .I2(\grnYuv_load_reg_3501_reg[4]_2 [1]),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[0]_i_2 ),
        .I4(ap_enable_reg_pp0_iter15_reg_0),
        .I5(r_2_reg_3517_pp0_iter14_reg[4]),
        .O(\select_ln1487_reg_3403_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0030005000F00000)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [5]),
        .I1(rampStart_load_reg_1211),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .I4(\grnYuv_load_reg_3501_reg[4]_2 [0]),
        .I5(\grnYuv_load_reg_3501_reg[4]_2 [1]),
        .O(\rampVal_loc_0_fu_298_reg[5] ));
  LUT6 #(
    .INIT(64'h7707000077077707)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[5]_i_7 
       (.I0(rSerie_V),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .I2(\tmp_val_3_reg_3363_reg_n_3_[5] ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ),
        .I5(ref_tmp35_0_reg_3388),
        .O(\rSerie_V_reg[26]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_12 
       (.I0(\add_ln1314_reg_3449_reg[7]_0 [6]),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .O(\add_ln1314_reg_3449_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0_0_0489_lcssa496_fu_254[6]_i_9 
       (.I0(\select_ln1487_reg_3403_reg[7]_0 [6]),
        .I1(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ),
        .O(\select_ln1487_reg_3403_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFCFFECEFCCCFECE)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_12 
       (.I0(tpgBarSelYuv_u_load_reg_3466[0]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .I2(\redYuv_load_reg_3506_reg[3]_0 ),
        .I3(tpgBarSelRgb_g_load_reg_3476),
        .I4(and_ln1219_reg_3172_pp0_iter14_reg),
        .I5(tpgBarSelYuv_v_load_reg_3460[0]),
        .O(\tpgBarSelYuv_u_load_reg_3466_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEF0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_15 
       (.I0(add_ln1259_3_reg_3409[8]),
        .I1(add_ln1259_2_reg_3414),
        .I2(b_reg_3223_pp0_iter14_reg[0]),
        .I3(\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ),
        .O(\add_ln1259_3_reg_3409_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEF0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_12 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[10]),
        .I2(b_reg_3223_pp0_iter14_reg[2]),
        .I3(\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ),
        .O(\add_ln1259_2_reg_3414_reg[16]_4 ));
  LUT6 #(
    .INIT(64'hFF33FF0FFF33FF55)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_10 
       (.I0(tpgBarSelYuv_u_load_reg_3466[6]),
        .I1(tpgBarSelRgb_g_load_reg_3476),
        .I2(tpgBarSelYuv_v_load_reg_3460[4]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .I4(\redYuv_load_reg_3506_reg[3]_0 ),
        .I5(and_ln1219_reg_3172_pp0_iter14_reg),
        .O(\tpgBarSelYuv_u_load_reg_3466_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_19 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[12]),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hC8C8080808C808C8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_9 
       (.I0(g_2_reg_3524_pp0_iter14_reg),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_19_n_3 ),
        .I4(b_reg_3223_pp0_iter14_reg[4]),
        .I5(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\g_2_reg_3524_pp0_iter14_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF0F5F0F3FFF5FFF3)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_10 
       (.I0(tpgBarSelYuv_v_load_reg_3460[6]),
        .I1(tpgBarSelYuv_u_load_reg_3466[5]),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .I4(and_ln1219_reg_3172_pp0_iter14_reg),
        .I5(tpgBarSelRgb_g_load_reg_3476),
        .O(\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEF0)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_22 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[13]),
        .I2(b_reg_3223_pp0_iter14_reg[5]),
        .I3(\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ),
        .O(\add_ln1259_2_reg_3414_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hFFFF5CFFFFFF5FFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_12 
       (.I0(tpgBarSelRgb_g_load_reg_3476),
        .I1(and_ln1219_reg_3172_pp0_iter14_reg),
        .I2(\redYuv_load_reg_3506_reg[3]_0 ),
        .I3(ap_enable_reg_pp0_iter15_reg_0),
        .I4(\xBar_V_loc_0_fu_290_reg[10] ),
        .I5(tpgBarSelYuv_u_load_reg_3466[6]),
        .O(\tpgBarSelRgb_g_load_reg_3476_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_13 
       (.I0(and_ln1219_reg_3172_pp0_iter14_reg),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .I4(tpgBarSelYuv_v_load_reg_3460[6]),
        .O(\and_ln1219_reg_3172_pp0_iter14_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_9 
       (.I0(\ref_tmp35_1_reg_3393_reg[6]_1 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ),
        .I2(select_ln232_reg_3383[6]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .I4(tmp_3_reg_3373[6]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter16_reg_0),
        .I4(q0_reg_0),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0000FFFF2020FF20)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_11 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ),
        .I2(redYuv_load_reg_3506[2]),
        .I3(grnYuv_load_reg_3501[2]),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ),
        .I5(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg_1));
  LUT6 #(
    .INIT(64'hFF01FF0DFFF1FFFD)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_16 
       (.I0(tpgBarSelYuv_u_load_reg_3466[7]),
        .I1(and_ln1219_reg_3172_pp0_iter14_reg),
        .I2(\redYuv_load_reg_3506_reg[3]_0 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .I4(tpgBarSelYuv_v_load_reg_3460[7]),
        .I5(tpgBarSelRgb_g_load_reg_3476),
        .O(\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0777000007770777)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17 
       (.I0(select_ln232_reg_3383[7]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .I2(tmp_3_reg_3373[7]),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_2 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ),
        .I5(ref_tmp35_1_reg_3393),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_19 
       (.I0(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ),
        .O(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_8 
       (.I0(\select_ln259_reg_3511_reg[7]_1 [7]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\select_ln259_reg_3511_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_11 
       (.I0(tpgBarSelYuv_v_load_reg_3460[0]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\tpgBarSelYuv_v_load_reg_3460_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000DDD8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[0]_i_7 
       (.I0(\redYuv_load_reg_3506_reg[3]_0 ),
        .I1(b_reg_3223_pp0_iter14_reg[0]),
        .I2(add_ln1259_2_reg_3414),
        .I3(add_ln1259_3_reg_3409[8]),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .O(\b_reg_3223_pp0_iter14_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAEAEAEBF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_7 
       (.I0(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(b_reg_3223_pp0_iter14_reg[1]),
        .I3(add_ln1259_3_reg_3409[9]),
        .I4(add_ln1259_2_reg_3414),
        .O(\b_reg_3223_pp0_iter14_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[1]_i_8 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I2(\add_ln1314_reg_3449_reg[7]_0 [1]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg_2));
  LUT5 #(
    .INIT(32'h0000DDD8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[2]_i_9 
       (.I0(\redYuv_load_reg_3506_reg[3]_0 ),
        .I1(b_reg_3223_pp0_iter14_reg[2]),
        .I2(add_ln1259_3_reg_3409[10]),
        .I3(add_ln1259_2_reg_3414),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .O(\b_reg_3223_pp0_iter14_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_10 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I2(\add_ln1314_reg_3449_reg[7]_0 [3]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg_3));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[3]_i_8 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[11]),
        .I2(b_reg_3223_pp0_iter14_reg[3]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\add_ln1259_2_reg_3414_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_16 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[12]),
        .I2(b_reg_3223_pp0_iter14_reg[4]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\add_ln1259_2_reg_3414_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[4]_i_9 
       (.I0(tpgBarSelYuv_v_load_reg_3460[4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\tpgBarSelYuv_v_load_reg_3460_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0000DDD8)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_8 
       (.I0(\redYuv_load_reg_3506_reg[3]_0 ),
        .I1(b_reg_3223_pp0_iter14_reg[5]),
        .I2(add_ln1259_3_reg_3409[13]),
        .I3(add_ln1259_2_reg_3414),
        .I4(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .O(\b_reg_3223_pp0_iter14_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[5]_i_9 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I2(\add_ln1314_reg_3449_reg[7]_0 [5]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hF0EE)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_11 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[14]),
        .I2(b_reg_3223_pp0_iter14_reg[6]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\add_ln1259_2_reg_3414_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_13 
       (.I0(ap_enable_reg_pp0_iter15_reg_0),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I2(\add_ln1314_reg_3449_reg[7]_0 [6]),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(ap_enable_reg_pp0_iter15_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[6]_i_14 
       (.I0(tpgBarSelYuv_v_load_reg_3460[6]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\xBar_V_loc_0_fu_290_reg[10] ),
        .O(\tpgBarSelYuv_v_load_reg_3460_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0AFF0A0A03FF03FF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_21 
       (.I0(b_reg_3223_pp0_iter14_reg[7]),
        .I1(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_34_n_3 ),
        .I2(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .I3(\p_0_0_0_0_0489_lcssa496_fu_254[6]_i_3 ),
        .I4(\select_ln1487_reg_3403_reg[7]_0 [7]),
        .I5(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\b_reg_3223_pp0_iter14_reg_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_28 
       (.I0(tpgBarSelYuv_v_load_reg_3460[7]),
        .I1(\xBar_V_loc_0_fu_290_reg[10] ),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(\redYuv_load_reg_3506_reg[3]_0 ),
        .O(\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_34 
       (.I0(add_ln1259_2_reg_3414),
        .I1(add_ln1259_3_reg_3409[15]),
        .O(\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_34_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \phi_mul_fu_446[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(q0_reg_0),
        .I2(ap_enable_reg_pp0_iter16_reg_0),
        .O(phi_mul_fu_446));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_446[12]_i_2 
       (.I0(phi_mul_fu_446_reg),
        .I1(\phi_mul_fu_446_reg[15]_2 ),
        .O(\phi_mul_fu_446_reg[15]_0 ));
  FDRE \phi_mul_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[14] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[15] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[15]_1 [3]),
        .Q(phi_mul_fu_446_reg),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(O[3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [2]),
        .Q(\phi_mul_fu_446_reg[14]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[7]_0 [3]),
        .Q(\phi_mul_fu_446_reg[14]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [0]),
        .Q(\phi_mul_fu_446_reg[14]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \phi_mul_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(phi_mul_fu_446),
        .D(\phi_mul_fu_446_reg[11]_0 [1]),
        .Q(\phi_mul_fu_446_reg[14]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_2 
       (.I0(\rSerie_V_reg[27]_0 [0]),
        .I1(\rSerie_V_reg[27]_0 [1]),
        .O(xor_ln1544_fu_2230_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[1]_srl2_n_3 ),
        .Q(\rSerie_V_reg[27]_0 [0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_V_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(rSerie_V0),
        .CLK(ap_clk),
        .D(\rSerie_V_reg[27]_0 [1]),
        .Q(\rSerie_V_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[27]_0 [3]),
        .Q(\rSerie_V_reg[27]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[27]_0 [4]),
        .Q(\rSerie_V_reg[27]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[27]_0 [5]),
        .Q(\rSerie_V_reg[27]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[27]_0 [6]),
        .Q(\rSerie_V_reg[27]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(rSerie_V),
        .Q(\rSerie_V_reg[27]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[27]_0 [7]),
        .Q(rSerie_V),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(xor_ln1544_fu_2230_p2),
        .Q(\rSerie_V_reg[27]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3] 
       (.C(ap_clk),
        .CE(rSerie_V0),
        .D(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q(\rSerie_V_reg[27]_0 [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000B4B4)) 
    \rSerie_V_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(rSerie_V0),
        .CLK(ap_clk),
        .D(\rSerie_V_reg[27]_0 [2]),
        .Q(\rSerie_V_reg[4]_srl17_n_3 ),
        .Q31(\NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[0]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[0]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[8]),
        .O(r_2_fu_2741_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[1]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[1]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[9]),
        .O(r_2_fu_2741_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[2]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[2]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[10]),
        .O(r_2_fu_2741_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[3]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[3]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[11]),
        .O(r_2_fu_2741_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_10 
       (.I0(mul_ln1257_2_reg_3270[6]),
        .I1(add_ln1257_1_reg_3276[6]),
        .O(\r_2_reg_3517[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_11 
       (.I0(mul_ln1257_2_reg_3270[5]),
        .I1(add_ln1257_1_reg_3276[5]),
        .O(\r_2_reg_3517[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_12 
       (.I0(mul_ln1257_2_reg_3270[4]),
        .I1(add_ln1257_1_reg_3276[4]),
        .O(\r_2_reg_3517[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_13 
       (.I0(mul_ln1257_2_reg_3270[3]),
        .I1(add_ln1257_1_reg_3276[3]),
        .O(\r_2_reg_3517[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_14 
       (.I0(mul_ln1257_2_reg_3270[2]),
        .I1(add_ln1257_1_reg_3276[2]),
        .O(\r_2_reg_3517[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_15 
       (.I0(mul_ln1257_2_reg_3270[1]),
        .I1(add_ln1257_1_reg_3276[1]),
        .O(\r_2_reg_3517[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_16 
       (.I0(mul_ln1257_2_reg_3270[0]),
        .I1(add_ln1257_1_reg_3276[0]),
        .O(\r_2_reg_3517[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_4 
       (.I0(mul_ln1257_2_reg_3270[11]),
        .I1(add_ln1257_1_reg_3276[11]),
        .O(\r_2_reg_3517[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_5 
       (.I0(mul_ln1257_2_reg_3270[10]),
        .I1(add_ln1257_1_reg_3276[10]),
        .O(\r_2_reg_3517[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_6 
       (.I0(mul_ln1257_2_reg_3270[9]),
        .I1(add_ln1257_1_reg_3276[9]),
        .O(\r_2_reg_3517[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_7 
       (.I0(mul_ln1257_2_reg_3270[8]),
        .I1(add_ln1257_1_reg_3276[8]),
        .O(\r_2_reg_3517[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[3]_i_9 
       (.I0(mul_ln1257_2_reg_3270[7]),
        .I1(add_ln1257_1_reg_3276[7]),
        .O(\r_2_reg_3517[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[4]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[4]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[12]),
        .O(r_2_fu_2741_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[5]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[5]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[13]),
        .O(r_2_fu_2741_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[6]_i_1 
       (.I0(r_reg_3212_pp0_iter6_reg[6]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[14]),
        .O(r_2_fu_2741_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \r_2_reg_3517[7]_i_1 
       (.I0(add_ln1257_2_fu_2658_p2),
        .I1(add_ln1259_2_reg_34140),
        .O(r_2_reg_3517));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_10 
       (.I0(mul_ln1257_2_reg_3270[10]),
        .I1(add_ln1257_1_reg_3276[10]),
        .O(\r_2_reg_3517[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_11 
       (.I0(mul_ln1257_2_reg_3270[9]),
        .I1(add_ln1257_1_reg_3276[9]),
        .O(\r_2_reg_3517[7]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_12 
       (.I0(mul_ln1257_2_reg_3270[8]),
        .I1(add_ln1257_1_reg_3276[8]),
        .O(\r_2_reg_3517[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_14 
       (.I0(mul_ln1257_2_reg_3270[7]),
        .I1(add_ln1257_1_reg_3276[7]),
        .O(\r_2_reg_3517[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_15 
       (.I0(mul_ln1257_2_reg_3270[6]),
        .I1(add_ln1257_1_reg_3276[6]),
        .O(\r_2_reg_3517[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_16 
       (.I0(mul_ln1257_2_reg_3270[5]),
        .I1(add_ln1257_1_reg_3276[5]),
        .O(\r_2_reg_3517[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_17 
       (.I0(mul_ln1257_2_reg_3270[4]),
        .I1(add_ln1257_1_reg_3276[4]),
        .O(\r_2_reg_3517[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_18 
       (.I0(mul_ln1257_2_reg_3270[3]),
        .I1(add_ln1257_1_reg_3276[3]),
        .O(\r_2_reg_3517[7]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_19 
       (.I0(mul_ln1257_2_reg_3270[2]),
        .I1(add_ln1257_1_reg_3276[2]),
        .O(\r_2_reg_3517[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_2_reg_3517[7]_i_2 
       (.I0(r_reg_3212_pp0_iter6_reg[7]),
        .I1(\redYuv_load_reg_3506_reg[3]_0 ),
        .I2(add_ln1257_3_fu_2664_p2[15]),
        .O(r_2_fu_2741_p3[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_20 
       (.I0(mul_ln1257_2_reg_3270[1]),
        .I1(add_ln1257_1_reg_3276[1]),
        .O(\r_2_reg_3517[7]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_21 
       (.I0(mul_ln1257_2_reg_3270[0]),
        .I1(add_ln1257_1_reg_3276[0]),
        .O(\r_2_reg_3517[7]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_6 
       (.I0(mul_ln1257_2_reg_3270[12]),
        .I1(add_ln1257_1_reg_3276[12]),
        .O(\r_2_reg_3517[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_7 
       (.I0(mul_ln1257_2_reg_3270[12]),
        .I1(add_ln1257_1_reg_3276[12]),
        .O(\r_2_reg_3517[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_2_reg_3517[7]_i_9 
       (.I0(mul_ln1257_2_reg_3270[11]),
        .I1(add_ln1257_1_reg_3276[11]),
        .O(\r_2_reg_3517[7]_i_9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[0]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[0] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[1]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[1] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[2]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[2] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[3]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[3] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[4]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[4] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[5]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[5] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[6]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[6] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter13_reg_reg[7]_srl6 " *) 
  SRL16E \r_2_reg_3517_pp0_iter13_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\r_2_reg_3517_reg_n_3_[7] ),
        .Q(\r_2_reg_3517_pp0_iter13_reg_reg[7]_srl6_n_3 ));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[0]_srl6_n_3 ),
        .Q(r_2_reg_3517_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[1]_srl6_n_3 ),
        .Q(\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[2]_srl6_n_3 ),
        .Q(\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[3]_srl6_n_3 ),
        .Q(r_2_reg_3517_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[4]_srl6_n_3 ),
        .Q(r_2_reg_3517_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[5]_srl6_n_3 ),
        .Q(\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[6]_srl6_n_3 ),
        .Q(\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \r_2_reg_3517_pp0_iter14_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_2_reg_3517_pp0_iter13_reg_reg[7]_srl6_n_3 ),
        .Q(\r_2_reg_3517_pp0_iter14_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDSE \r_2_reg_3517_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[0]),
        .Q(\r_2_reg_3517_reg_n_3_[0] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[1]),
        .Q(\r_2_reg_3517_reg_n_3_[1] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[2]),
        .Q(\r_2_reg_3517_reg_n_3_[2] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[3]),
        .Q(\r_2_reg_3517_reg_n_3_[3] ),
        .S(r_2_reg_3517));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3517_reg[3]_i_2 
       (.CI(\r_2_reg_3517_reg[3]_i_3_n_3 ),
        .CO({\r_2_reg_3517_reg[3]_i_2_n_3 ,\r_2_reg_3517_reg[3]_i_2_n_4 ,\r_2_reg_3517_reg[3]_i_2_n_5 ,\r_2_reg_3517_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[11:8]),
        .O(add_ln1257_3_fu_2664_p2[11:8]),
        .S({\r_2_reg_3517[3]_i_4_n_3 ,\r_2_reg_3517[3]_i_5_n_3 ,\r_2_reg_3517[3]_i_6_n_3 ,\r_2_reg_3517[3]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3517_reg[3]_i_3 
       (.CI(\r_2_reg_3517_reg[3]_i_8_n_3 ),
        .CO({\r_2_reg_3517_reg[3]_i_3_n_3 ,\r_2_reg_3517_reg[3]_i_3_n_4 ,\r_2_reg_3517_reg[3]_i_3_n_5 ,\r_2_reg_3517_reg[3]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[7:4]),
        .O(\NLW_r_2_reg_3517_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3517[3]_i_9_n_3 ,\r_2_reg_3517[3]_i_10_n_3 ,\r_2_reg_3517[3]_i_11_n_3 ,\r_2_reg_3517[3]_i_12_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3517_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\r_2_reg_3517_reg[3]_i_8_n_3 ,\r_2_reg_3517_reg[3]_i_8_n_4 ,\r_2_reg_3517_reg[3]_i_8_n_5 ,\r_2_reg_3517_reg[3]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[3:0]),
        .O(\NLW_r_2_reg_3517_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3517[3]_i_13_n_3 ,\r_2_reg_3517[3]_i_14_n_3 ,\r_2_reg_3517[3]_i_15_n_3 ,\r_2_reg_3517[3]_i_16_n_3 }));
  FDSE \r_2_reg_3517_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[4]),
        .Q(\r_2_reg_3517_reg_n_3_[4] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[5]),
        .Q(\r_2_reg_3517_reg_n_3_[5] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[6]),
        .Q(\r_2_reg_3517_reg_n_3_[6] ),
        .S(r_2_reg_3517));
  FDSE \r_2_reg_3517_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(r_2_fu_2741_p3[7]),
        .Q(\r_2_reg_3517_reg_n_3_[7] ),
        .S(r_2_reg_3517));
  CARRY4 \r_2_reg_3517_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\r_2_reg_3517_reg[7]_i_13_n_3 ,\r_2_reg_3517_reg[7]_i_13_n_4 ,\r_2_reg_3517_reg[7]_i_13_n_5 ,\r_2_reg_3517_reg[7]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[3:0]),
        .O(\NLW_r_2_reg_3517_reg[7]_i_13_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3517[7]_i_18_n_3 ,\r_2_reg_3517[7]_i_19_n_3 ,\r_2_reg_3517[7]_i_20_n_3 ,\r_2_reg_3517[7]_i_21_n_3 }));
  CARRY4 \r_2_reg_3517_reg[7]_i_3 
       (.CI(\r_2_reg_3517_reg[7]_i_5_n_3 ),
        .CO({add_ln1257_2_fu_2658_p2,\r_2_reg_3517_reg[7]_i_3_n_4 ,\r_2_reg_3517_reg[7]_i_3_n_5 ,\r_2_reg_3517_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln1257_2_reg_3270[12]}),
        .O(\NLW_r_2_reg_3517_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({add_ln1257_1_reg_3276[15:13],\r_2_reg_3517[7]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_2_reg_3517_reg[7]_i_4 
       (.CI(\r_2_reg_3517_reg[3]_i_2_n_3 ),
        .CO({\NLW_r_2_reg_3517_reg[7]_i_4_CO_UNCONNECTED [3],\r_2_reg_3517_reg[7]_i_4_n_4 ,\r_2_reg_3517_reg[7]_i_4_n_5 ,\r_2_reg_3517_reg[7]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln1257_2_reg_3270[12]}),
        .O(add_ln1257_3_fu_2664_p2[15:12]),
        .S({add_ln1257_1_reg_3276[15:13],\r_2_reg_3517[7]_i_7_n_3 }));
  CARRY4 \r_2_reg_3517_reg[7]_i_5 
       (.CI(\r_2_reg_3517_reg[7]_i_8_n_3 ),
        .CO({\r_2_reg_3517_reg[7]_i_5_n_3 ,\r_2_reg_3517_reg[7]_i_5_n_4 ,\r_2_reg_3517_reg[7]_i_5_n_5 ,\r_2_reg_3517_reg[7]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[11:8]),
        .O(\NLW_r_2_reg_3517_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3517[7]_i_9_n_3 ,\r_2_reg_3517[7]_i_10_n_3 ,\r_2_reg_3517[7]_i_11_n_3 ,\r_2_reg_3517[7]_i_12_n_3 }));
  CARRY4 \r_2_reg_3517_reg[7]_i_8 
       (.CI(\r_2_reg_3517_reg[7]_i_13_n_3 ),
        .CO({\r_2_reg_3517_reg[7]_i_8_n_3 ,\r_2_reg_3517_reg[7]_i_8_n_4 ,\r_2_reg_3517_reg[7]_i_8_n_5 ,\r_2_reg_3517_reg[7]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI(mul_ln1257_2_reg_3270[7:4]),
        .O(\NLW_r_2_reg_3517_reg[7]_i_8_O_UNCONNECTED [3:0]),
        .S({\r_2_reg_3517[7]_i_14_n_3 ,\r_2_reg_3517[7]_i_15_n_3 ,\r_2_reg_3517[7]_i_16_n_3 ,\r_2_reg_3517[7]_i_17_n_3 }));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[0]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[1]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[1]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[2]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[2]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[3]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[3]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[4]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[4]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[5]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[5]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[6]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[6]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3212_pp0_iter5_reg_reg[7]_srl3 " *) 
  SRL16E \r_reg_3212_pp0_iter5_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(r_reg_3212[7]),
        .Q(\r_reg_3212_pp0_iter5_reg_reg[7]_srl3_n_3 ));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[0]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[1]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[2]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[3]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[4]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[5]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[6]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \r_reg_3212_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_3212_pp0_iter5_reg_reg[7]_srl3_n_3 ),
        .Q(r_reg_3212_pp0_iter6_reg[7]),
        .R(1'b0));
  FDSE \r_reg_3212_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[0]),
        .Q(r_reg_3212[0]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[1]),
        .Q(r_reg_3212[1]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[2]),
        .Q(r_reg_3212[2]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[3]),
        .Q(r_reg_3212[3]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[4]),
        .Q(r_reg_3212[4]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[5]),
        .Q(r_reg_3212[5]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(q2_reg[6]),
        .Q(r_reg_3212[6]),
        .S(tpgSinTableArray_9bit_U_n_44));
  FDSE \r_reg_3212_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_1),
        .D(tpgSinTableArray_9bit_U_n_42),
        .Q(r_reg_3212[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampStart_load_reg_1211_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [1]),
        .O(\rampStart_load_reg_1211_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [2]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I4(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampStart_load_reg_1211_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [3]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I5(\rampVal_loc_0_fu_298_reg[7] [2]),
        .O(\rampStart_load_reg_1211_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1211_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(rampStart_load_reg_1211),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_reg[5] ),
        .O(\rampStart_load_reg_1211_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I3(\rampVal_reg[7]_0 ),
        .O(\rampStart_load_reg_1211_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    \rampVal[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter16_reg_0),
        .I2(q0_reg_0),
        .I3(\rampVal_reg[0] ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I4(\rampVal_reg[7]_0 ),
        .O(\rampStart_load_reg_1211_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_2_flag_0_reg_412[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\rampVal_2_flag_0_reg_412_reg[0]_0 ),
        .O(\rampVal_2_flag_1_fu_454_reg[0]_0 ));
  FDRE \rampVal_2_flag_1_fu_454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_454_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_2_flag_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hBBB88B8B)) 
    \rampVal_2_loc_0_fu_266[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I3(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .I4(\rampVal_2_loc_0_fu_266_reg[7]_0 [0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [1]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [2]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [2]),
        .O(\rampVal_2_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [3]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [4]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [5]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [6]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [6]),
        .O(\rampVal_2_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \rampVal_2_loc_0_fu_266[7]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(\tmp_3_reg_3373_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter14_reg_0),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter14_reg_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_266[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_266_reg[7]_0 [7]),
        .I3(\rampVal_2_loc_0_fu_266_reg[7]_2 ),
        .I4(\rampVal_2_loc_0_fu_266_reg[7] [7]),
        .O(\rampVal_2_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_new_0_fu_270[0]_i_1 
       (.I0(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .I1(\rampVal_2_loc_0_fu_266_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_266_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_2 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [4]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_3 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [3]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_4 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [2]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[4]_i_5 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [1]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2_new_0_fu_270[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter14_reg_0),
        .I2(\tmp_3_reg_3373_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [7]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_4 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [6]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_270[7]_i_5 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [5]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(\rampVal_2_new_0_fu_270[7]_i_5_n_3 ));
  CARRY4 \rampVal_2_new_0_fu_270_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_4 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_5 ,\rampVal_2_new_0_fu_270_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln1584_fu_1716_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampVal_2_loc_0_fu_266_reg[7] [4:1]),
        .S({\rampVal_2_new_0_fu_270[4]_i_2_n_3 ,\rampVal_2_new_0_fu_270[4]_i_3_n_3 ,\rampVal_2_new_0_fu_270[4]_i_4_n_3 ,\rampVal_2_new_0_fu_270[4]_i_5_n_3 }));
  CARRY4 \rampVal_2_new_0_fu_270_reg[7]_i_2 
       (.CI(\rampVal_2_new_0_fu_270_reg[4]_i_1_n_3 ),
        .CO({\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_CO_UNCONNECTED [3:2],\rampVal_2_new_0_fu_270_reg[7]_i_2_n_5 ,\rampVal_2_new_0_fu_270_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_2_new_0_fu_270_reg[7]_i_2_O_UNCONNECTED [3],\rampVal_2_loc_0_fu_266_reg[7] [7:5]}),
        .S({1'b0,\rampVal_2_new_0_fu_270[7]_i_3_n_3 ,\rampVal_2_new_0_fu_270[7]_i_4_n_3 ,\rampVal_2_new_0_fu_270[7]_i_5_n_3 }));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_3_flag_0_reg_388[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [3]),
        .I2(ap_NS_fsm15_out),
        .I3(\rampVal_3_flag_0_reg_388_reg[0] ),
        .O(\rampVal_3_flag_1_fu_462_reg[0]_0 ));
  FDRE \rampVal_3_flag_1_fu_462_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_462_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB888B88BBB8BB88B)) 
    \rampVal_3_loc_0_fu_302[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .O(\rampVal_1_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [1]),
        .O(\rampVal_1_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .O(\rampVal_1_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .O(\rampVal_1_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .O(\rampVal_1_reg[7] [6]));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \rampVal_3_loc_0_fu_302[7]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I4(ap_enable_reg_pp0_iter14_reg_2),
        .O(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7] [7]),
        .O(\rampVal_1_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_306[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_306[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I1(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \rampVal_3_new_0_fu_306[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I2(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I5(select_ln259_fu_2101_p3[0]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I1(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I2(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_new_0_fu_306[3]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I1(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .O(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I1(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I2(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [4]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \rampVal_3_new_0_fu_306[4]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I2(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I5(select_ln259_fu_2101_p3[0]),
        .O(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .I1(rampStart_load_reg_1211),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \rampVal_3_new_0_fu_306[5]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I1(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I2(\rampVal_3_new_0_fu_306[3]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .I1(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I2(\rampVal_3_new_0_fu_306[6]_i_2_n_3 ),
        .I3(rampStart_load_reg_1211),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \rampVal_3_new_0_fu_306[6]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I1(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I2(\rampVal_3_new_0_fu_306[4]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(\rampVal_3_new_0_fu_306[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_3_new_0_fu_306[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter14_reg_0),
        .I1(\select_ln259_reg_3511_reg[0]_0 ),
        .I2(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(ap_enable_reg_pp0_iter14_reg_2));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .I1(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .I2(\rampVal_3_new_0_fu_306[7]_i_3_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \rampVal_3_new_0_fu_306[7]_i_3 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .I1(rampStart_load_reg_1211),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_3 ),
        .I3(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(\rampVal_3_new_0_fu_306[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_298[0]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(zext_ln1032_cast_reg_3089_reg[0]),
        .I3(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I4(\rampVal_loc_0_fu_298[7]_i_4_n_3 ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [0]),
        .O(\rampVal_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_298[1]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8BBBFFFFB8880000)) 
    \rampVal_loc_0_fu_298[1]_i_2 
       (.I0(zext_ln1032_cast_reg_3089_reg[1]),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\rampVal_reg[0] ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[2]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[2]_i_2_n_3 ),
        .I3(\rampVal_reg[0] ),
        .I4(\rampVal_loc_0_fu_298_reg[7] [2]),
        .O(\rampVal_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rampVal_loc_0_fu_298[2]_i_2 
       (.I0(zext_ln1032_cast_reg_3089_reg[2]),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I4(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I5(\rampVal_loc_0_fu_298_reg[7] [2]),
        .O(\rampVal_loc_0_fu_298[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_298[3]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \rampVal_loc_0_fu_298[3]_i_2 
       (.I0(zext_ln1032_cast_reg_3089_reg[3]),
        .I1(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I2(\rampVal_loc_0_fu_298_reg[3] ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(\rampVal_reg[0] ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[3]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_298[4]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_298[4]_i_2 
       (.I0(zext_ln1032_cast_reg_3089_reg[4]),
        .I1(\rampVal_reg[4] ),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I5(\rampVal_loc_0_fu_298_reg[7] [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[4]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_298[5]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFAFCFFFA0A0C000)) 
    \rampVal_loc_0_fu_298[5]_i_2 
       (.I0(zext_ln1032_cast_reg_3089_reg[5]),
        .I1(\rampVal_reg[5] ),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I5(\rampVal_loc_0_fu_298_reg[7] [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[5]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \rampVal_loc_0_fu_298[6]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [6]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCFCF5FFFC0C0A000)) 
    \rampVal_loc_0_fu_298[6]_i_2 
       (.I0(\rampVal_reg[7]_0 ),
        .I1(zext_ln1032_cast_reg_3089_reg[6]),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .I5(\rampVal_loc_0_fu_298_reg[7] [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_rampVal_loc_1_out_o[6]));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \rampVal_loc_0_fu_298[7]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I1(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I4(\ap_CS_fsm_reg[3]_4 ),
        .O(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \rampVal_loc_0_fu_298[7]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[7]_i_3_n_3 ),
        .I3(\rampVal_reg[0] ),
        .I4(\rampVal_loc_0_fu_298[7]_i_4_n_3 ),
        .I5(\rampVal_loc_0_fu_298_reg[7] [7]),
        .O(\rampVal_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0000FFFF95FF95FF)) 
    \rampVal_loc_0_fu_298[7]_i_3 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I1(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I2(\rampVal_reg[7]_0 ),
        .I3(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I4(zext_ln1032_cast_reg_3089_reg[7]),
        .I5(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal_loc_0_fu_298[7]_i_4 
       (.I0(\rampVal_reg[0] ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(icmp_ln1050_reg_3176_pp0_iter13_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_4_n_3 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R redYuv_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .grnYuv_load_reg_3501(grnYuv_load_reg_3501[0]),
        .\grnYuv_load_reg_3501_reg[4] (\grnYuv_load_reg_3501_reg[4]_0 ),
        .\grnYuv_load_reg_3501_reg[4]_0 (\grnYuv_load_reg_3501_reg[4]_1 ),
        .\grnYuv_load_reg_3501_reg[4]_1 (\grnYuv_load_reg_3501_reg[4]_2 ),
        .\q0_reg[7]_0 (redYuv_U_n_3),
        .\q0_reg[7]_1 (redYuv_U_n_4),
        .\q0_reg[7]_2 (redYuv_U_n_5),
        .\q0_reg[7]_3 (\q0_reg[7]_3 ),
        .redYuv_load_reg_3506({redYuv_load_reg_3506[2],redYuv_load_reg_3506[0]}),
        .\redYuv_load_reg_3506_reg[3] (ap_enable_reg_pp0_iter16_reg_1),
        .\redYuv_load_reg_3506_reg[3]_0 (\redYuv_load_reg_3506_reg[3]_0 ),
        .\redYuv_load_reg_3506_reg[3]_1 (\redYuv_load_reg_3506_reg[3]_1 ));
  FDRE \redYuv_load_reg_3506_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(redYuv_U_n_4),
        .Q(redYuv_load_reg_3506[0]),
        .R(1'b0));
  FDRE \redYuv_load_reg_3506_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\redYuv_load_reg_3506_reg[4]_0 ),
        .Q(redYuv_load_reg_3506[1]),
        .R(1'b0));
  FDRE \redYuv_load_reg_3506_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(redYuv_U_n_3),
        .Q(redYuv_load_reg_3506[2]),
        .R(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[0] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_19),
        .Q(ref_tmp27_0_reg_3434[0]),
        .S(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[1] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_18),
        .Q(ref_tmp27_0_reg_3434[1]),
        .S(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[2] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_17),
        .Q(ref_tmp27_0_reg_3434[2]),
        .S(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[3] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_16),
        .Q(ref_tmp27_0_reg_3434[3]),
        .S(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[4] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_15),
        .Q(ref_tmp27_0_reg_3434[4]),
        .S(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[5] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_14),
        .Q(ref_tmp27_0_reg_3434[5]),
        .S(1'b0));
  FDRE \ref_tmp27_0_reg_3434_reg[6] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_0),
        .Q(ref_tmp27_0_reg_3434[6]),
        .R(1'b0));
  FDSE \ref_tmp27_0_reg_3434_reg[7] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_13),
        .Q(ref_tmp27_0_reg_3434[7]),
        .S(1'b0));
  FDRE \ref_tmp27_1_reg_3439_reg[0] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[0]),
        .Q(\ref_tmp27_1_reg_3439_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ref_tmp27_1_reg_3439_reg[4] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[4]),
        .Q(\ref_tmp27_1_reg_3439_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ref_tmp27_1_reg_3439_reg[5] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[5]),
        .Q(\ref_tmp27_1_reg_3439_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ref_tmp27_1_reg_3439_reg[6] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[6]),
        .Q(\ref_tmp27_1_reg_3439_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ref_tmp27_1_reg_3439_reg[7] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_return_1[7]),
        .Q(\ref_tmp27_1_reg_3439_reg[7]_0 [4]),
        .R(1'b0));
  FDSE \ref_tmp27_2_reg_3444_reg[0] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_12),
        .Q(ref_tmp27_2_reg_3444[0]),
        .S(1'b0));
  FDSE \ref_tmp27_2_reg_3444_reg[4] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_11),
        .Q(ref_tmp27_2_reg_3444[1]),
        .S(1'b0));
  FDSE \ref_tmp27_2_reg_3444_reg[6] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_10),
        .Q(ref_tmp27_2_reg_3444[2]),
        .S(1'b0));
  FDSE \ref_tmp27_2_reg_3444_reg[7] 
       (.C(ap_clk),
        .CE(ref_tmp27_0_reg_34340),
        .D(grp_tpgPatternTartanColorBars_fu_1020_n_9),
        .Q(ref_tmp27_2_reg_3444[3]),
        .S(1'b0));
  FDRE \ref_tmp29_0_reg_3419_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_0),
        .Q(ref_tmp29_0_reg_3419),
        .R(1'b0));
  FDRE \ref_tmp29_1_reg_3424_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_1[6]),
        .Q(\ref_tmp29_1_reg_3424_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ref_tmp29_1_reg_3424_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_1[7]),
        .Q(\ref_tmp29_1_reg_3424_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ref_tmp29_2_reg_3429_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_2[6]),
        .Q(\ref_tmp29_2_reg_3429_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ref_tmp29_2_reg_3429_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_return_2[7]),
        .Q(\ref_tmp29_2_reg_3429_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ref_tmp35_0_reg_3388_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .D(\q0_reg[1]_2 ),
        .Q(ref_tmp35_0_reg_3388),
        .R(1'b0));
  FDRE \ref_tmp35_1_reg_3393_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_return_1[6]),
        .Q(\ref_tmp35_1_reg_3393_reg[6]_1 ),
        .R(1'b0));
  FDRE \ref_tmp35_1_reg_3393_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_return_1[7]),
        .Q(ref_tmp35_1_reg_3393),
        .R(1'b0));
  FDRE \ref_tmp35_2_reg_3398_reg[6] 
       (.C(ap_clk),
        .CE(\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_return_2),
        .Q(\ref_tmp35_2_reg_3398_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ref_tmp35_2_reg_3398_reg[7] 
       (.C(ap_clk),
        .CE(\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .D(\ref_tmp35_2_reg_3398_reg[7]_2 ),
        .Q(\ref_tmp35_2_reg_3398_reg[7]_0 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[0]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [0]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [0]),
        .O(select_ln1487_fu_1950_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[1]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [1]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [1]),
        .O(select_ln1487_fu_1950_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[2]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [2]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [2]),
        .O(select_ln1487_fu_1950_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[3]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [3]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [3]),
        .O(select_ln1487_fu_1950_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[4]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [4]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [4]),
        .O(select_ln1487_fu_1950_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[5]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [5]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [5]),
        .O(select_ln1487_fu_1950_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[6]_i_1 
       (.I0(\hdata_new_0_fu_278_reg[7] [6]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [6]),
        .O(select_ln1487_fu_1950_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1487_reg_3403[7]_i_2 
       (.I0(\hdata_new_0_fu_278_reg[7] [7]),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\hdata_loc_0_fu_274_reg[7]_0 [7]),
        .O(select_ln1487_fu_1950_p3[7]));
  FDRE \select_ln1487_reg_3403_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[0]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[1]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[2]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[3]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[4]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[5]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[6]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \select_ln1487_reg_3403_reg[7] 
       (.C(ap_clk),
        .CE(\select_ln1487_reg_3403_reg[0]_1 ),
        .D(select_ln1487_fu_1950_p3[7]),
        .Q(\select_ln1487_reg_3403_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[0]),
        .I3(gSerie_V[21]),
        .O(select_ln232_fu_1922_p3[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[1]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[1]),
        .I3(gSerie_V[22]),
        .O(select_ln232_fu_1922_p3[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[2]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[2]),
        .I3(gSerie_V[23]),
        .O(select_ln232_fu_1922_p3[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[3]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[3]),
        .I3(gSerie_V[24]),
        .O(select_ln232_fu_1922_p3[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[4]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[4]),
        .I3(gSerie_V[25]),
        .O(select_ln232_fu_1922_p3[4]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[5]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[5]),
        .I3(gSerie_V[26]),
        .O(select_ln232_fu_1922_p3[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \select_ln232_reg_3383[6]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(tmp_5_fu_1896_p3[6]),
        .I3(gSerie_V[27]),
        .O(select_ln232_fu_1922_p3[6]));
  LUT6 #(
    .INIT(64'h08807FF77FF70880)) 
    \select_ln232_reg_3383[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(\bSerie_V_reg_n_3_[0] ),
        .I3(\bSerie_V_reg_n_3_[3] ),
        .I4(gSerie_V[0]),
        .I5(gSerie_V[3]),
        .O(select_ln232_fu_1922_p3[7]));
  FDRE \select_ln232_reg_3383_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[0]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[1]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[2]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[3]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[4]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[5]),
        .Q(\select_ln232_reg_3383_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[6]),
        .Q(select_ln232_reg_3383[6]),
        .R(1'b0));
  FDRE \select_ln232_reg_3383_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(select_ln232_fu_1922_p3[7]),
        .Q(select_ln232_reg_3383[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .O(select_ln259_fu_2101_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[1]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .O(select_ln259_fu_2101_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[2]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(select_ln259_fu_2101_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(select_ln259_fu_2101_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(select_ln259_fu_2101_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[5]_i_1 
       (.I0(rampStart_load_reg_1211),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .O(select_ln259_fu_2101_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[6]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .O(select_ln259_fu_2101_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln259_reg_3511[7]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .I1(icmp_ln1027_reg_3138_pp0_iter13_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .O(select_ln259_fu_2101_p3[7]));
  FDRE \select_ln259_reg_3511_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[0]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[1]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[2]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[3]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[4]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[5]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[6]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \select_ln259_reg_3511_reg[7] 
       (.C(ap_clk),
        .CE(\select_ln259_reg_3511_reg[0]_0 ),
        .D(select_ln259_fu_2101_p3[7]),
        .Q(\select_ln259_reg_3511_reg[7]_1 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[0]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\sub_ln232_reg_3207[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln232_reg_3207[0]_i_3 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .O(\sub_ln232_reg_3207[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[0]_i_4 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .O(\sub_ln232_reg_3207[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln232_reg_3207[0]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .O(\sub_ln232_reg_3207[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln232_reg_3207[0]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .O(\sub_ln232_reg_3207[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln232_reg_3207[0]_i_7 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[0]),
        .O(\sub_ln232_reg_3207[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00450000)) 
    \sub_ln232_reg_3207[10]_i_1 
       (.I0(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .I1(q0_reg_0),
        .I2(ap_enable_reg_pp0_iter16_reg_0),
        .I3(\xBar_V_loc_0_fu_290_reg[10] ),
        .I4(\icmp_ln1073_reg_3198_reg[0]_i_4_n_3 ),
        .O(\sub_ln232_reg_3207[10]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[10]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .O(\sub_ln232_reg_3207[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[10]_i_4 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .O(\sub_ln232_reg_3207[10]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[10]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[10]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [10]),
        .O(\sub_ln232_reg_3207[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[10]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[9]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [9]),
        .O(\sub_ln232_reg_3207[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[10]_i_7 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[8]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [8]),
        .O(\sub_ln232_reg_3207[10]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[3]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .O(\sub_ln232_reg_3207[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln232_reg_3207[3]_i_3 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .O(\sub_ln232_reg_3207[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[3]_i_5 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .O(\sub_ln232_reg_3207[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln232_reg_3207[3]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[2]),
        .I2(\xBar_V_loc_0_fu_290_reg[10]_0 [2]),
        .O(\sub_ln232_reg_3207[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln232_reg_3207[3]_i_7 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [1]),
        .O(\sub_ln232_reg_3207[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln232_reg_3207[3]_i_8 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[0]),
        .O(\sub_ln232_reg_3207[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[7]_i_2 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .O(\sub_ln232_reg_3207[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[7]_i_3 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .O(\sub_ln232_reg_3207[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[7]_i_4 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .O(\sub_ln232_reg_3207[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln232_reg_3207[7]_i_5 
       (.I0(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .O(\sub_ln232_reg_3207[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[7]_i_6 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[7]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [7]),
        .O(\sub_ln232_reg_3207[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[7]_i_7 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[6]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [6]),
        .O(\sub_ln232_reg_3207[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[7]_i_8 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[5]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [5]),
        .O(\sub_ln232_reg_3207[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln232_reg_3207[7]_i_9 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[3]),
        .I1(\xBar_V_loc_0_fu_290_reg[10]_0 [3]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[4]),
        .I3(\xBar_V_loc_0_fu_290_reg[10]_0 [4]),
        .O(\sub_ln232_reg_3207[7]_i_9_n_3 ));
  FDRE \sub_ln232_reg_3207_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[0]),
        .Q(sub_ln232_reg_3207[0]),
        .R(1'b0));
  CARRY4 \sub_ln232_reg_3207_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln232_reg_3207_reg[0]_i_1_n_3 ,\sub_ln232_reg_3207_reg[0]_i_1_n_4 ,\sub_ln232_reg_3207_reg[0]_i_1_n_5 ,\sub_ln232_reg_3207_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\sub_ln232_reg_3207[0]_i_2_n_3 ,\sub_ln232_reg_3207[0]_i_3_n_3 ,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1],\xBar_V_loc_0_fu_290_reg[10]_0 [0]}),
        .O({\NLW_sub_ln232_reg_3207_reg[0]_i_1_O_UNCONNECTED [3:1],sub_ln232_fu_1258_p2[0]}),
        .S({\sub_ln232_reg_3207[0]_i_4_n_3 ,\sub_ln232_reg_3207[0]_i_5_n_3 ,\sub_ln232_reg_3207[0]_i_6_n_3 ,\sub_ln232_reg_3207[0]_i_7_n_3 }));
  FDRE \sub_ln232_reg_3207_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[10]),
        .Q(sub_ln232_reg_3207[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[10]_i_2 
       (.CI(\sub_ln232_reg_3207_reg[7]_i_1_n_3 ),
        .CO({\NLW_sub_ln232_reg_3207_reg[10]_i_2_CO_UNCONNECTED [3:2],\sub_ln232_reg_3207_reg[10]_i_2_n_5 ,\sub_ln232_reg_3207_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln232_reg_3207[10]_i_3_n_3 ,\sub_ln232_reg_3207[10]_i_4_n_3 }),
        .O({\NLW_sub_ln232_reg_3207_reg[10]_i_2_O_UNCONNECTED [3],sub_ln232_fu_1258_p2[10:8]}),
        .S({1'b0,\sub_ln232_reg_3207[10]_i_5_n_3 ,\sub_ln232_reg_3207[10]_i_6_n_3 ,\sub_ln232_reg_3207[10]_i_7_n_3 }));
  FDRE \sub_ln232_reg_3207_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[1]),
        .Q(sub_ln232_reg_3207[1]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[2]),
        .Q(sub_ln232_reg_3207[2]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[3]),
        .Q(sub_ln232_reg_3207[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln232_reg_3207_reg[3]_i_1_n_3 ,\sub_ln232_reg_3207_reg[3]_i_1_n_4 ,\sub_ln232_reg_3207_reg[3]_i_1_n_5 ,\sub_ln232_reg_3207_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\sub_ln232_reg_3207[3]_i_2_n_3 ,\sub_ln232_reg_3207[3]_i_3_n_3 ,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth[1],\xBar_V_loc_0_fu_290_reg[10]_0 [0]}),
        .O({sub_ln232_fu_1258_p2[3:1],\NLW_sub_ln232_reg_3207_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln232_reg_3207[3]_i_5_n_3 ,\sub_ln232_reg_3207[3]_i_6_n_3 ,\sub_ln232_reg_3207[3]_i_7_n_3 ,\sub_ln232_reg_3207[3]_i_8_n_3 }));
  FDRE \sub_ln232_reg_3207_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[4]),
        .Q(sub_ln232_reg_3207[4]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[5]),
        .Q(sub_ln232_reg_3207[5]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[6]),
        .Q(sub_ln232_reg_3207[6]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[7]),
        .Q(sub_ln232_reg_3207[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln232_reg_3207_reg[7]_i_1 
       (.CI(\sub_ln232_reg_3207_reg[3]_i_1_n_3 ),
        .CO({\sub_ln232_reg_3207_reg[7]_i_1_n_3 ,\sub_ln232_reg_3207_reg[7]_i_1_n_4 ,\sub_ln232_reg_3207_reg[7]_i_1_n_5 ,\sub_ln232_reg_3207_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\sub_ln232_reg_3207[7]_i_2_n_3 ,\sub_ln232_reg_3207[7]_i_3_n_3 ,\sub_ln232_reg_3207[7]_i_4_n_3 ,\sub_ln232_reg_3207[7]_i_5_n_3 }),
        .O(sub_ln232_fu_1258_p2[7:4]),
        .S({\sub_ln232_reg_3207[7]_i_6_n_3 ,\sub_ln232_reg_3207[7]_i_7_n_3 ,\sub_ln232_reg_3207[7]_i_8_n_3 ,\sub_ln232_reg_3207[7]_i_9_n_3 }));
  FDRE \sub_ln232_reg_3207_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[8]),
        .Q(sub_ln232_reg_3207[8]),
        .R(1'b0));
  FDRE \sub_ln232_reg_3207_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln232_reg_3207[10]_i_1_n_3 ),
        .D(sub_ln232_fu_1258_p2[9]),
        .Q(sub_ln232_reg_3207[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8700000)) 
    \tmp_3_reg_3373[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .I1(trunc_ln520_reg_3117_pp0_iter13_reg),
        .I2(or_ln1592_1_reg_1255),
        .I3(or_ln1592_2_reg_1260),
        .I4(\tmp_3_reg_3373_reg[0]_0 ),
        .O(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[0]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [0]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[1]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [1]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[2]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [2]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[3]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [3]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[4]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [4]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[5]),
        .Q(\tmp_3_reg_3373_reg[5]_0 [5]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[6]),
        .Q(tmp_3_reg_3373[6]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_3_reg_3373_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[7]),
        .Q(tmp_3_reg_3373[7]),
        .R(\tmp_3_reg_3373[7]_i_1_n_3 ));
  FDRE \tmp_5_reg_3378_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[0]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[1]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[2]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[3]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[4]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[5]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[6]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_5_reg_3378_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_5_reg_3378_reg[7]_1 ),
        .D(tmp_5_fu_1896_p3[7]),
        .Q(\tmp_5_reg_3378_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [0]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [1]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [2]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [3]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [4]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [5]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [6]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_val_1_reg_3368[7]_i_1 
       (.I0(or_ln1592_2_reg_1260),
        .I1(\tmp_3_reg_3373_reg[0]_0 ),
        .O(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_val_1_reg_3368[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_266_reg[7]_0 [7]),
        .I1(icmp_ln1584_reg_3144_pp0_iter13_reg),
        .O(select_ln1584_fu_1716_p3[7]));
  FDRE \tmp_val_1_reg_3368_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[0]),
        .Q(tmp_val_1_reg_3368[0]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[1]),
        .Q(tmp_val_1_reg_3368[1]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[2]),
        .Q(tmp_val_1_reg_3368[2]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[3]),
        .Q(tmp_val_1_reg_3368[3]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[4]),
        .Q(tmp_val_1_reg_3368[4]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[5]),
        .Q(tmp_val_1_reg_3368[5]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[6]),
        .Q(tmp_val_1_reg_3368[6]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  FDRE \tmp_val_1_reg_3368_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[7]),
        .Q(tmp_val_1_reg_3368[7]),
        .R(\tmp_val_1_reg_3368[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_val_3_reg_3363[7]_i_1 
       (.I0(or_ln1592_reg_1250),
        .I1(\tmp_3_reg_3373_reg[0]_0 ),
        .O(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[0]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [0]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[1]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [1]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[2]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [2]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[3]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [3]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[4]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [4]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[5]),
        .Q(\tmp_val_3_reg_3363_reg_n_3_[5] ),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[6]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [5]),
        .R(tmp_val_3_reg_3363));
  FDRE \tmp_val_3_reg_3363_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_3373_reg[0]_0 ),
        .D(select_ln1584_fu_1716_p3[7]),
        .Q(\tmp_val_3_reg_3363_reg[7]_0 [6]),
        .R(tmp_val_3_reg_3363));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R tpgBarSelRgb_b_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1]_3 ),
        .\q0_reg[1]_1 (\q0_reg[1]_4 ));
  FDRE \tpgBarSelRgb_b_load_reg_3481_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tpgBarSelRgb_b_load_reg_3481_reg[1]_0 ),
        .Q(tpgBarSelRgb_b_load_reg_3481),
        .R(1'b0));
  FDRE \tpgBarSelRgb_g_load_reg_3476_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tpgBarSelRgb_g_load_reg_3476_reg[1]_1 ),
        .Q(tpgBarSelRgb_g_load_reg_3476),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R tpgBarSelRgb_r_U
       (.E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[7]_1 [0]),
        .\q0_reg[1]_1 (\q0_reg[1]_5 ));
  FDRE \tpgBarSelRgb_r_load_reg_3471_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tpgBarSelRgb_r_load_reg_3471_reg[1]_0 ),
        .Q(tpgBarSelRgb_r_load_reg_3471),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.E(blkYuv_ce0),
        .Q({tpgBarSelYuv_u_U_n_3,tpgBarSelYuv_u_U_n_4}),
        .ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7]_4 ));
  FDRE \tpgBarSelYuv_u_load_reg_3466_reg[0] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_6),
        .Q(tpgBarSelYuv_u_load_reg_3466[0]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_u_load_reg_3466_reg[5] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ),
        .D(tpgBarSelYuv_u_U_n_4),
        .Q(tpgBarSelYuv_u_load_reg_3466[5]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_u_load_reg_3466_reg[6] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_4),
        .Q(tpgBarSelYuv_u_load_reg_3466[6]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_u_load_reg_3466_reg[7] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_u_load_reg_3466_reg[7]_1 ),
        .D(tpgBarSelYuv_u_U_n_3),
        .Q(tpgBarSelYuv_u_load_reg_3466[7]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.D({tpgBarSelYuv_v_U_n_3,tpgBarSelYuv_v_U_n_4,tpgBarSelYuv_v_U_n_5,tpgBarSelYuv_v_U_n_6}),
        .E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\q0_reg[0]_0 (\q0_reg[0]_0 ),
        .\q0_reg[6]_0 (q0_reg_6_sn_1));
  FDRE \tpgBarSelYuv_v_load_reg_3460_reg[0] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_6),
        .Q(tpgBarSelYuv_v_load_reg_3460[0]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_v_load_reg_3460_reg[4] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_5),
        .Q(tpgBarSelYuv_v_load_reg_3460[4]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_v_load_reg_3460_reg[6] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_4),
        .Q(tpgBarSelYuv_v_load_reg_3460[6]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_v_load_reg_3460_reg[7] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_v_U_n_3),
        .Q(tpgBarSelYuv_v_load_reg_3460[7]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D({\q0_reg[7]_1 [1],tpgBarSelYuv_y_U_n_4,tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9}),
        .E(blkYuv_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .hBarSel_4_loc_0_fu_294(hBarSel_4_loc_0_fu_294),
        .\q0_reg[7]_0 (q0_reg_0),
        .\q0_reg[7]_1 (ap_enable_reg_pp0_iter16_reg_0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[0] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_9),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[1] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_8),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[2] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_7),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[3] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_6),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[4] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_5),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[5] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(tpgBarSelYuv_y_U_n_4),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[6] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(\q0_reg[7]_1 [0]),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tpgBarSelYuv_y_load_reg_3455_reg[7] 
       (.C(ap_clk),
        .CE(\tpgBarSelYuv_v_load_reg_3460_reg[7]_1 ),
        .D(\q0_reg[7]_1 [1]),
        .Q(\tpgBarSelYuv_y_load_reg_3455_reg[7]_0 [7]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R tpgSinTableArray_9bit_U
       (.A({tpgSinTableArray_9bit_U_n_26,grp_fu_2813_p0}),
        .ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,sel,tpgSinTableArray_9bit_address2[1:0]}),
        .B(tpgSinTableArray_9bit_address2[10:2]),
        .D({tpgSinTableArray_9bit_U_n_3,q0_reg}),
        .DOADO(q1_reg),
        .DOBDO(q2_reg),
        .SS(b_reg_3223),
        .ap_clk(ap_clk),
        .\b_reg_3223_reg[0] (p_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .q0_reg_0(tpgSinTableArray_9bit_U_n_42),
        .q0_reg_1(tpgSinTableArray_9bit_U_n_44),
        .q0_reg_2(q0_reg_0),
        .q0_reg_3(ap_enable_reg_pp0_iter16_reg_0),
        .q1_reg_0({tpgSinTableArray_9bit_U_n_34,grp_fu_2822_p0}),
        .q1_reg_1(tpgSinTableArray_9bit_U_n_43),
        .q1_reg_2(tpgSinTableArray_9bit_U_n_45),
        .q1_reg_3(q1_reg_0),
        .q1_reg_4({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_10 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_17),
        .O(\trunc_ln1311_1_reg_3303[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_11 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_18),
        .O(\trunc_ln1311_1_reg_3303[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_13 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_19),
        .O(\trunc_ln1311_1_reg_3303[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_14 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_20),
        .O(\trunc_ln1311_1_reg_3303[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_15 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_21),
        .O(\trunc_ln1311_1_reg_3303[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_16 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_22),
        .O(\trunc_ln1311_1_reg_3303[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_18 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_23),
        .O(\trunc_ln1311_1_reg_3303[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_19 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_24),
        .O(\trunc_ln1311_1_reg_3303[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_20 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_25),
        .O(\trunc_ln1311_1_reg_3303[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_21 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_26),
        .O(\trunc_ln1311_1_reg_3303[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_22 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_27),
        .O(\trunc_ln1311_1_reg_3303[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_23 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_28),
        .O(\trunc_ln1311_1_reg_3303[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_24 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_29),
        .O(\trunc_ln1311_1_reg_3303[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_11),
        .O(\trunc_ln1311_1_reg_3303[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_12),
        .O(\trunc_ln1311_1_reg_3303[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_5 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_13),
        .O(\trunc_ln1311_1_reg_3303[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_6 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_14),
        .O(\trunc_ln1311_1_reg_3303[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_8 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_15),
        .O(\trunc_ln1311_1_reg_3303[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[0]_i_9 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_16),
        .O(\trunc_ln1311_1_reg_3303[0]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[4]_i_2 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_7),
        .O(\trunc_ln1311_1_reg_3303[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[4]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_8),
        .O(\trunc_ln1311_1_reg_3303[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[4]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_9),
        .O(\trunc_ln1311_1_reg_3303[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[4]_i_5 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_10),
        .O(\trunc_ln1311_1_reg_3303[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[7]_i_2 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_4),
        .O(\trunc_ln1311_1_reg_3303[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[7]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_5),
        .O(\trunc_ln1311_1_reg_3303[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_3303[7]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U54_n_6),
        .O(\trunc_ln1311_1_reg_3303[7]_i_4_n_3 ));
  FDRE \trunc_ln1311_1_reg_3303_reg[0] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[19]),
        .Q(trunc_ln1311_1_reg_3303[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[0]_i_1 
       (.CI(\trunc_ln1311_1_reg_3303_reg[0]_i_2_n_3 ),
        .CO({\trunc_ln1311_1_reg_3303_reg[0]_i_1_n_3 ,\trunc_ln1311_1_reg_3303_reg[0]_i_1_n_4 ,\trunc_ln1311_1_reg_3303_reg[0]_i_1_n_5 ,\trunc_ln1311_1_reg_3303_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1311_fu_1602_p2[19],\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\trunc_ln1311_1_reg_3303[0]_i_3_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_4_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_5_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[0]_i_12 
       (.CI(\trunc_ln1311_1_reg_3303_reg[0]_i_17_n_3 ),
        .CO({\trunc_ln1311_1_reg_3303_reg[0]_i_12_n_3 ,\trunc_ln1311_1_reg_3303_reg[0]_i_12_n_4 ,\trunc_ln1311_1_reg_3303_reg[0]_i_12_n_5 ,\trunc_ln1311_1_reg_3303_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1311_1_reg_3303[0]_i_18_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_19_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_20_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_21_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\trunc_ln1311_1_reg_3303_reg[0]_i_17_n_3 ,\trunc_ln1311_1_reg_3303_reg[0]_i_17_n_4 ,\trunc_ln1311_1_reg_3303_reg[0]_i_17_n_5 ,\trunc_ln1311_1_reg_3303_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1311_1_reg_3303[0]_i_22_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_23_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_24_n_3 ,mul_mul_20s_8ns_28_4_1_U54_n_30}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[0]_i_2 
       (.CI(\trunc_ln1311_1_reg_3303_reg[0]_i_7_n_3 ),
        .CO({\trunc_ln1311_1_reg_3303_reg[0]_i_2_n_3 ,\trunc_ln1311_1_reg_3303_reg[0]_i_2_n_4 ,\trunc_ln1311_1_reg_3303_reg[0]_i_2_n_5 ,\trunc_ln1311_1_reg_3303_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1311_1_reg_3303[0]_i_8_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_9_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_10_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[0]_i_7 
       (.CI(\trunc_ln1311_1_reg_3303_reg[0]_i_12_n_3 ),
        .CO({\trunc_ln1311_1_reg_3303_reg[0]_i_7_n_3 ,\trunc_ln1311_1_reg_3303_reg[0]_i_7_n_4 ,\trunc_ln1311_1_reg_3303_reg[0]_i_7_n_5 ,\trunc_ln1311_1_reg_3303_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_1_reg_3303_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1311_1_reg_3303[0]_i_13_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_14_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_15_n_3 ,\trunc_ln1311_1_reg_3303[0]_i_16_n_3 }));
  FDRE \trunc_ln1311_1_reg_3303_reg[1] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[20]),
        .Q(trunc_ln1311_1_reg_3303[1]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_3303_reg[2] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[21]),
        .Q(trunc_ln1311_1_reg_3303[2]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_3303_reg[3] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[22]),
        .Q(trunc_ln1311_1_reg_3303[3]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_3303_reg[4] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[23]),
        .Q(trunc_ln1311_1_reg_3303[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[4]_i_1 
       (.CI(\trunc_ln1311_1_reg_3303_reg[0]_i_1_n_3 ),
        .CO({\trunc_ln1311_1_reg_3303_reg[4]_i_1_n_3 ,\trunc_ln1311_1_reg_3303_reg[4]_i_1_n_4 ,\trunc_ln1311_1_reg_3303_reg[4]_i_1_n_5 ,\trunc_ln1311_1_reg_3303_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1311_fu_1602_p2[23:20]),
        .S({\trunc_ln1311_1_reg_3303[4]_i_2_n_3 ,\trunc_ln1311_1_reg_3303[4]_i_3_n_3 ,\trunc_ln1311_1_reg_3303[4]_i_4_n_3 ,\trunc_ln1311_1_reg_3303[4]_i_5_n_3 }));
  FDRE \trunc_ln1311_1_reg_3303_reg[5] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[24]),
        .Q(trunc_ln1311_1_reg_3303[5]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_3303_reg[6] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[25]),
        .Q(trunc_ln1311_1_reg_3303[6]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_3303_reg[7] 
       (.C(ap_clk),
        .CE(p_reg_reg_0),
        .D(sub_ln1311_fu_1602_p2[26]),
        .Q(trunc_ln1311_1_reg_3303[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1311_1_reg_3303_reg[7]_i_1 
       (.CI(\trunc_ln1311_1_reg_3303_reg[4]_i_1_n_3 ),
        .CO({\NLW_trunc_ln1311_1_reg_3303_reg[7]_i_1_CO_UNCONNECTED [3:2],\trunc_ln1311_1_reg_3303_reg[7]_i_1_n_5 ,\trunc_ln1311_1_reg_3303_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1311_1_reg_3303_reg[7]_i_1_O_UNCONNECTED [3],sub_ln1311_fu_1602_p2[26:24]}),
        .S({1'b0,\trunc_ln1311_1_reg_3303[7]_i_2_n_3 ,\trunc_ln1311_1_reg_3303[7]_i_3_n_3 ,\trunc_ln1311_1_reg_3303[7]_i_4_n_3 }));
  FDRE \trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_3117_pp0_iter9_reg),
        .Q(\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \trunc_ln520_reg_3117_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0]_0 ),
        .Q(trunc_ln520_reg_3117_pp0_iter11_reg),
        .R(1'b0));
  FDRE \trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_3117_pp0_iter11_reg),
        .Q(trunc_ln520_reg_3117_pp0_iter12_reg),
        .R(1'b0));
  FDRE \trunc_ln520_reg_3117_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_3117_pp0_iter12_reg),
        .Q(trunc_ln520_reg_3117_pp0_iter13_reg),
        .R(1'b0));
  FDRE \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_reg_3117_pp0_iter13_reg),
        .Q(\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \trunc_ln520_reg_3117_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[0]),
        .Q(\trunc_ln520_reg_3117_pp0_iter8_reg_reg[0]_srl9_n_3 ));
  FDRE \trunc_ln520_reg_3117_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln520_reg_3117_pp0_iter8_reg_reg[0]_srl9_n_3 ),
        .Q(trunc_ln520_reg_3117_pp0_iter9_reg),
        .R(1'b0));
  FDRE \whiYuv_load_reg_3486_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\whiYuv_load_reg_3486_reg[6]_0 ),
        .Q(whiYuv_load_reg_3486),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[0]_i_1 
       (.I0(sub_ln232_reg_3207[0]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[0]),
        .O(\sub_ln232_reg_3207_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[10]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .I3(\xBar_V_loc_0_fu_290_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h80AA808000000000)) 
    \xBar_V[10]_i_2 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .I3(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\xBar_V_loc_0_fu_290_reg[0] ),
        .O(xBar_V0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[10]_i_3 
       (.I0(sub_ln232_reg_3207[10]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[10]),
        .O(\sub_ln232_reg_3207_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[1]_i_1 
       (.I0(sub_ln232_reg_3207[1]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[1]),
        .O(\sub_ln232_reg_3207_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[2]_i_1 
       (.I0(sub_ln232_reg_3207[2]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[2]),
        .O(\sub_ln232_reg_3207_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[3]_i_1 
       (.I0(sub_ln232_reg_3207[3]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[3]),
        .O(\sub_ln232_reg_3207_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[4]_i_1 
       (.I0(sub_ln232_reg_3207[4]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[4]),
        .O(\sub_ln232_reg_3207_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[5]_i_1 
       (.I0(sub_ln232_reg_3207[5]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[5]),
        .O(\sub_ln232_reg_3207_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[6]_i_1 
       (.I0(sub_ln232_reg_3207[6]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[6]),
        .O(\sub_ln232_reg_3207_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[7]_i_1 
       (.I0(sub_ln232_reg_3207[7]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[7]),
        .O(\sub_ln232_reg_3207_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[8]_i_1 
       (.I0(sub_ln232_reg_3207[8]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[8]),
        .O(\sub_ln232_reg_3207_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \xBar_V[9]_i_1 
       (.I0(sub_ln232_reg_3207[9]),
        .I1(icmp_ln1073_reg_3198),
        .I2(\icmp_ln1027_reg_3138_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(add_ln232_reg_3202[9]),
        .O(\sub_ln232_reg_3207_reg[9]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xBar_V_loc_0_fu_290[10]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .O(\xBar_V_loc_0_fu_290[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xBar_V_loc_0_fu_290[7]_i_2 
       (.I0(\icmp_ln1027_reg_3138_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\xBar_V_loc_0_fu_290_reg[10] ),
        .O(\xBar_V_loc_0_fu_290[7]_i_2_n_3 ));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [9]),
        .Q(x_4_reg_3109_pp0_iter10_reg[10]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [10]),
        .Q(x_4_reg_3109_pp0_iter10_reg[11]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [11]),
        .Q(x_4_reg_3109_pp0_iter10_reg[12]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [12]),
        .Q(x_4_reg_3109_pp0_iter10_reg[13]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [13]),
        .Q(x_4_reg_3109_pp0_iter10_reg[14]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [14]),
        .Q(\x_4_reg_3109_pp0_iter10_reg_reg[15]_0 ),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [0]),
        .Q(x_4_reg_3109_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [1]),
        .Q(x_4_reg_3109_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [2]),
        .Q(x_4_reg_3109_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [3]),
        .Q(x_4_reg_3109_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [4]),
        .Q(x_4_reg_3109_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [5]),
        .Q(x_4_reg_3109_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [6]),
        .Q(x_4_reg_3109_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [7]),
        .Q(x_4_reg_3109_pp0_iter10_reg[8]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter10_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [8]),
        .Q(x_4_reg_3109_pp0_iter10_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[10]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[10]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[10]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[10]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[11]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[11]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[11]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[12]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[12]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(B[0]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[12]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[13]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[13]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(B[1]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[13]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[14]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[14]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(B[2]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[14]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[15]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[15]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[15]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[1]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[1]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[1]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[2]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[2]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[3]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[3]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[4]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[4]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[5]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[5]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[6]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[6]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[7]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[7]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[8]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[8]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[8]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[8]_srl9_n_3 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter8_reg_reg[9]_srl9 " *) 
  SRL16E \x_4_reg_3109_pp0_iter8_reg_reg[9]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tpgSinTableArray_9bit_address2[9]),
        .Q(\x_4_reg_3109_pp0_iter8_reg_reg[9]_srl9_n_3 ));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[10]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[11]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[12]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[13]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[14]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[15]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[1]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[2]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[3]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[4]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[5]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[6]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[7]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[8]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \x_4_reg_3109_pp0_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_3109_pp0_iter8_reg_reg[9]_srl9_n_3 ),
        .Q(\x_4_reg_3109_pp0_iter9_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \x_fu_450_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[0]),
        .Q(\x_fu_450_reg[0]_0 ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[10]),
        .Q(\x_fu_450_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[11]),
        .Q(\x_fu_450_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[12]),
        .Q(\x_fu_450_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[13]),
        .Q(\x_fu_450_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[14]),
        .Q(\x_fu_450_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[15]),
        .Q(\x_fu_450_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[1]),
        .Q(\x_fu_450_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[2]),
        .Q(\x_fu_450_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[3]),
        .Q(\x_fu_450_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[4]),
        .Q(\x_fu_450_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[5]),
        .Q(\x_fu_450_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[6]),
        .Q(\x_fu_450_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[7]),
        .Q(\x_fu_450_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[8]),
        .Q(\x_fu_450_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \x_fu_450_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_450),
        .D(x_5_fu_1135_p2[9]),
        .Q(\x_fu_450_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \zext_ln1032_cast_reg_3089_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1211),
        .Q(zext_ln1032_cast_reg_3089_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_3089_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .Q(zext_ln1032_cast_reg_3089_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[10]),
        .O(\rampStart_load_reg_1211_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[11]),
        .O(\rampStart_load_reg_1211_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[12]),
        .O(\rampStart_load_reg_1211_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(rampStart_load_reg_1211),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[13]),
        .O(\rampStart_load_reg_1211_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[14]),
        .O(\rampStart_load_reg_1211_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hA2220000)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(\zonePlateVAddr[15]_i_3_n_3 ),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(p_reg_reg_0),
        .O(zonePlateVAddr0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[15]),
        .O(\rampStart_load_reg_1211_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \zonePlateVAddr[15]_i_3 
       (.I0(and_ln1292_reg_3168_pp0_iter4_reg),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter5),
        .O(\zonePlateVAddr[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .I1(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(p_reg_reg_0),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[8]),
        .O(\rampStart_load_reg_1211_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1285_reg_3164_pp0_iter3_reg),
        .I3(add_ln1296_fu_1471_p2[9]),
        .O(\rampStart_load_reg_1211_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[0]_i_1 
       (.I0(zonePlateVAddr[0]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[0]),
        .O(\zonePlateVAddr_reg[15] [0]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[0]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [0]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[0]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[10]_i_1 
       (.I0(zonePlateVAddr[10]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [10]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[10]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[10]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[2]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[10]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [10]),
        .O(\zonePlateVAddr_loc_0_fu_286[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[11]_i_1 
       (.I0(zonePlateVAddr[11]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [11]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[11]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[11]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[3]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[11]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [11]),
        .O(\zonePlateVAddr_loc_0_fu_286[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[12]_i_1 
       (.I0(zonePlateVAddr[12]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [12]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[12]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[12]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[4]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[12]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [12]),
        .O(\zonePlateVAddr_loc_0_fu_286[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[13]_i_1 
       (.I0(zonePlateVAddr[13]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [13]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[13]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[13]_i_2 
       (.I0(rampStart_load_reg_1211),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[13]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [13]),
        .O(\zonePlateVAddr_loc_0_fu_286[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[14]_i_1 
       (.I0(zonePlateVAddr[14]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [14]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[14]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[14]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[6]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[14]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [14]),
        .O(\zonePlateVAddr_loc_0_fu_286[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAAAAAAA)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I4(p_reg_reg_0),
        .I5(\rampVal_2_flag_0_reg_412_reg[0] [2]),
        .O(\and_ln1292_reg_3168_pp0_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_2 
       (.I0(zonePlateVAddr[15]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [15]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[15]_i_3 
       (.I0(\zext_ln1032_cast_reg_3089_reg[7]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[15]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [15]),
        .O(\zonePlateVAddr_loc_0_fu_286[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[1]_i_1 
       (.I0(zonePlateVAddr[1]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[1]),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[1]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [1]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[1]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[2]_i_1 
       (.I0(zonePlateVAddr[2]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[2]),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[2]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [2]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[2]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[3]_i_1 
       (.I0(zonePlateVAddr[3]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[3]),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[3]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [3]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[3]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[3]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[4]_i_1 
       (.I0(zonePlateVAddr[4]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[4]),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[4]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [4]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[4]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[4]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[5]_i_1 
       (.I0(zonePlateVAddr[5]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[5]),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[5]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [5]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[5]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[5]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[6]_i_1 
       (.I0(zonePlateVAddr[6]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[6]),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[6]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [6]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[6]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[6]));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \zonePlateVAddr_loc_0_fu_286[7]_i_1 
       (.I0(zonePlateVAddr[7]),
        .I1(\rampVal_2_flag_0_reg_412_reg[0] [0]),
        .I2(start_for_tpgForeground_U0_full_n),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[7] ),
        .I4(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[7]),
        .O(\zonePlateVAddr_reg[15] [7]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F4F0B0F0)) 
    \zonePlateVAddr_loc_0_fu_286[7]_i_2 
       (.I0(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [7]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(add_ln1296_fu_1471_p2[7]),
        .I5(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVAddr_loc_1_out_o[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[8]_i_1 
       (.I0(zonePlateVAddr[8]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [8]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[8]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[8]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[0]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[8]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [8]),
        .O(\zonePlateVAddr_loc_0_fu_286[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \zonePlateVAddr_loc_0_fu_286[9]_i_1 
       (.I0(zonePlateVAddr[9]),
        .I1(ap_NS_fsm15_out),
        .I2(\zonePlateVAddr_loc_0_fu_286_reg[15] [9]),
        .I3(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\zonePlateVAddr_loc_0_fu_286[9]_i_2_n_3 ),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \zonePlateVAddr_loc_0_fu_286[9]_i_2 
       (.I0(\zext_ln1032_cast_reg_3089_reg[1]_0 ),
        .I1(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I2(add_ln1296_fu_1471_p2[9]),
        .I3(and_ln1292_reg_3168_pp0_iter4_reg),
        .I4(\zonePlateVAddr_loc_0_fu_286_reg[15] [9]),
        .O(\zonePlateVAddr_loc_0_fu_286[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[0]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [0]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[0]),
        .O(\zonePlateVDelta_loc_0_fu_282[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[10]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [10]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[10]),
        .O(\zonePlateVDelta_loc_0_fu_282[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[11]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [11]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[11]),
        .O(\zonePlateVDelta_loc_0_fu_282[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[12]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [12]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[12]),
        .O(\zonePlateVDelta_loc_0_fu_282[12]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[13]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [13]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[13]),
        .O(\zonePlateVDelta_loc_0_fu_282[13]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[14]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [14]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[14]),
        .O(\zonePlateVDelta_loc_0_fu_282[14]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[15]_i_4 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [15]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[15]),
        .O(\zonePlateVDelta_loc_0_fu_282[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[1]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [1]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[1]),
        .O(\zonePlateVDelta_loc_0_fu_282[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[2]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [2]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[2]),
        .O(\zonePlateVDelta_loc_0_fu_282[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[3]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [3]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[3]),
        .O(\zonePlateVDelta_loc_0_fu_282[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[4]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [4]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[4]),
        .O(\zonePlateVDelta_loc_0_fu_282[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[5]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [5]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[5]),
        .O(\zonePlateVDelta_loc_0_fu_282[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[6]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [6]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[6]),
        .O(\zonePlateVDelta_loc_0_fu_282[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[7]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [7]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[7]),
        .O(\zonePlateVDelta_loc_0_fu_282[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[8]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [8]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[8]),
        .O(\zonePlateVDelta_loc_0_fu_282[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \zonePlateVDelta_loc_0_fu_282[9]_i_3 
       (.I0(\zonePlateVDelta_loc_0_fu_282_reg[15]_0 [9]),
        .I1(and_ln1292_reg_3168_pp0_iter4_reg),
        .I2(\icmp_ln1285_reg_3164_pp0_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(add_ln1298_fu_1483_p2[9]),
        .O(\zonePlateVDelta_loc_0_fu_282[9]_i_3_n_3 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    E,
    \q0_reg[7]_3 ,
    ap_clk,
    \grnYuv_load_reg_3501_reg[5] ,
    \bluYuv_load_reg_3496_reg[4] ,
    \bluYuv_load_reg_3496_reg[4]_0 ,
    grnYuv_load_reg_3501,
    bluYuv_load_reg_3496);
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  input [0:0]E;
  input \q0_reg[7]_3 ;
  input ap_clk;
  input \grnYuv_load_reg_3501_reg[5] ;
  input \bluYuv_load_reg_3496_reg[4] ;
  input [1:0]\bluYuv_load_reg_3496_reg[4]_0 ;
  input [0:0]grnYuv_load_reg_3501;
  input [1:0]bluYuv_load_reg_3496;

  wire [0:0]E;
  wire ap_clk;
  wire [1:0]bluYuv_load_reg_3496;
  wire \bluYuv_load_reg_3496_reg[4] ;
  wire [1:0]\bluYuv_load_reg_3496_reg[4]_0 ;
  wire [0:0]grnYuv_load_reg_3501;
  wire \grnYuv_load_reg_3501_reg[5] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg_n_3_[7] ;

  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \bluYuv_load_reg_3496[4]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\bluYuv_load_reg_3496_reg[4] ),
        .I2(\grnYuv_load_reg_3501_reg[5] ),
        .I3(\bluYuv_load_reg_3496_reg[4]_0 [1]),
        .I4(\bluYuv_load_reg_3496_reg[4]_0 [0]),
        .I5(bluYuv_load_reg_3496[0]),
        .O(\q0_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \bluYuv_load_reg_3496[7]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\bluYuv_load_reg_3496_reg[4] ),
        .I2(\grnYuv_load_reg_3501_reg[5] ),
        .I3(\bluYuv_load_reg_3496_reg[4]_0 [1]),
        .I4(\bluYuv_load_reg_3496_reg[4]_0 [0]),
        .I5(bluYuv_load_reg_3496[1]),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \grnYuv_load_reg_3501[5]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\grnYuv_load_reg_3501_reg[5] ),
        .I2(\bluYuv_load_reg_3496_reg[4] ),
        .I3(\bluYuv_load_reg_3496_reg[4]_0 [1]),
        .I4(\bluYuv_load_reg_3496_reg[4]_0 [0]),
        .I5(grnYuv_load_reg_3501),
        .O(\q0_reg[7]_0 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    E,
    \q0_reg[7]_3 ,
    ap_clk,
    \redYuv_load_reg_3506_reg[3] ,
    \redYuv_load_reg_3506_reg[3]_0 ,
    \grnYuv_load_reg_3501_reg[4] ,
    \redYuv_load_reg_3506_reg[3]_1 ,
    redYuv_load_reg_3506,
    \grnYuv_load_reg_3501_reg[4]_0 ,
    \grnYuv_load_reg_3501_reg[4]_1 ,
    grnYuv_load_reg_3501);
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  input [0:0]E;
  input \q0_reg[7]_3 ;
  input ap_clk;
  input \redYuv_load_reg_3506_reg[3] ;
  input \redYuv_load_reg_3506_reg[3]_0 ;
  input \grnYuv_load_reg_3501_reg[4] ;
  input \redYuv_load_reg_3506_reg[3]_1 ;
  input [1:0]redYuv_load_reg_3506;
  input \grnYuv_load_reg_3501_reg[4]_0 ;
  input [1:0]\grnYuv_load_reg_3501_reg[4]_1 ;
  input [0:0]grnYuv_load_reg_3501;

  wire [0:0]E;
  wire ap_clk;
  wire [0:0]grnYuv_load_reg_3501;
  wire \grnYuv_load_reg_3501_reg[4] ;
  wire \grnYuv_load_reg_3501_reg[4]_0 ;
  wire [1:0]\grnYuv_load_reg_3501_reg[4]_1 ;
  wire [7:7]q0;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [1:0]redYuv_load_reg_3506;
  wire \redYuv_load_reg_3506_reg[3] ;
  wire \redYuv_load_reg_3506_reg[3]_0 ;
  wire \redYuv_load_reg_3506_reg[3]_1 ;

  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \grnYuv_load_reg_3501[4]_i_1 
       (.I0(q0),
        .I1(\grnYuv_load_reg_3501_reg[4]_0 ),
        .I2(\grnYuv_load_reg_3501_reg[4] ),
        .I3(\grnYuv_load_reg_3501_reg[4]_1 [1]),
        .I4(\grnYuv_load_reg_3501_reg[4]_1 [0]),
        .I5(grnYuv_load_reg_3501),
        .O(\q0_reg[7]_2 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_3 ),
        .Q(q0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \redYuv_load_reg_3506[3]_i_1 
       (.I0(q0),
        .I1(\redYuv_load_reg_3506_reg[3] ),
        .I2(\redYuv_load_reg_3506_reg[3]_0 ),
        .I3(\grnYuv_load_reg_3501_reg[4] ),
        .I4(\redYuv_load_reg_3506_reg[3]_1 ),
        .I5(redYuv_load_reg_3506[0]),
        .O(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \redYuv_load_reg_3506[7]_i_1 
       (.I0(q0),
        .I1(\redYuv_load_reg_3506_reg[3] ),
        .I2(\redYuv_load_reg_3506_reg[3]_0 ),
        .I3(\grnYuv_load_reg_3501_reg[4] ),
        .I4(\redYuv_load_reg_3506_reg[3]_1 ),
        .I5(redYuv_load_reg_3506[1]),
        .O(\q0_reg[7]_0 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R
   (D,
    DOBDO,
    DOADO,
    SS,
    A,
    q1_reg_0,
    q0_reg_0,
    q1_reg_1,
    q0_reg_1,
    q1_reg_2,
    ap_clk,
    q1_reg_3,
    ADDRARDADDR,
    B,
    q1_reg_4,
    \b_reg_3223_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg,
    q0_reg_2,
    q0_reg_3);
  output [7:0]D;
  output [6:0]DOBDO;
  output [6:0]DOADO;
  output [0:0]SS;
  output [7:0]A;
  output [7:0]q1_reg_0;
  output q0_reg_0;
  output q1_reg_1;
  output q0_reg_1;
  output q1_reg_2;
  input ap_clk;
  input q1_reg_3;
  input [10:0]ADDRARDADDR;
  input [8:0]B;
  input [9:0]q1_reg_4;
  input \b_reg_3223_reg[0] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  input q0_reg_2;
  input q0_reg_3;

  wire [7:0]A;
  wire [10:0]ADDRARDADDR;
  wire [8:0]B;
  wire [7:0]D;
  wire [6:0]DOADO;
  wire [6:0]DOBDO;
  wire [0:0]SS;
  wire ap_clk;
  wire \b_reg_3223_reg[0] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg;
  wire [8:7]\^q0_reg ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire [8:7]\^q1_reg ;
  wire [7:0]q1_reg_0;
  wire q1_reg_1;
  wire q1_reg_2;
  wire q1_reg_3;
  wire [9:0]q1_reg_4;
  wire [8:7]q2_reg;
  wire tpgSinTableArray_9bit_ce0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:1]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:1]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \b_reg_3223[6]_i_1 
       (.I0(\b_reg_3223_reg[0] ),
        .I1(\^q0_reg [7]),
        .I2(\^q0_reg [8]),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \b_reg_3223[7]_i_1 
       (.I0(\^q0_reg [7]),
        .I1(\^q0_reg [8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \g_reg_3218[6]_i_1 
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(\b_reg_3223_reg[0] ),
        .O(q1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \g_reg_3218[7]_i_1 
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .O(q1_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .O(q1_reg_0[7]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[6]),
        .O(q1_reg_0[6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[5]),
        .O(q1_reg_0[5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[4]),
        .O(q1_reg_0[4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__0
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__1
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[3]),
        .O(q1_reg_0[3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[2]),
        .O(q1_reg_0[2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[1]),
        .O(q1_reg_0[1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(DOBDO[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__0
       (.I0(\^q1_reg [8]),
        .I1(\^q1_reg [7]),
        .I2(DOADO[0]),
        .O(q1_reg_0[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({B,ADDRARDADDR[1:0],1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],\^q0_reg [7],D[6:0]}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q2_reg[7],DOBDO}),
        .DOPADOP({NLW_q0_reg_DOPADOP_UNCONNECTED[1],\^q0_reg [8]}),
        .DOPBDOP({NLW_q0_reg_DOPBDOP_UNCONNECTED[1],q2_reg[8]}),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(tpgSinTableArray_9bit_ce0),
        .REGCEAREGCE(q1_reg_3),
        .REGCEB(q1_reg_3),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h8A)) 
    q0_reg_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg),
        .I1(q0_reg_2),
        .I2(q0_reg_3),
        .O(tpgSinTableArray_9bit_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({q1_reg_4,ADDRARDADDR[0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],\^q1_reg [7],DOADO}),
        .DOBDO(NLW_q1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP({NLW_q1_reg_DOPADOP_UNCONNECTED[1],\^q1_reg [8]}),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(tpgSinTableArray_9bit_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(q1_reg_3),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \r_reg_3212[6]_i_1 
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .I2(\b_reg_3223_reg[0] ),
        .O(q0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_reg_3212[7]_i_2 
       (.I0(q2_reg[8]),
        .I1(q2_reg[7]),
        .O(q0_reg_0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground
   (\icmp_ln729_reg_853_reg[0] ,
    trunc_ln729_reg_847_pp0_iter1_reg,
    \icmp_ln729_reg_853_reg[0]_0 ,
    D,
    Q,
    \boxHCoord_loc_0_fu_104_reg[15]_0 ,
    \int_width_reg[14] ,
    \int_height_reg[14] ,
    CO,
    start_once_reg,
    internal_empty_n4_out,
    \icmp_ln729_reg_853_reg[0]_1 ,
    \mOutPtr_reg[0] ,
    \icmp_ln729_reg_853_reg[0]_2 ,
    \icmp_ln729_reg_853_reg[0]_3 ,
    shiftReg_ce,
    internal_full_n_reg,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \x_fu_126_reg[14] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ,
    ap_clk,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ,
    out,
    icmp_ln1918_1_fu_549_p2_carry__0,
    \and_ln1918_reg_885_reg[0] ,
    \boxVCoord_reg[3]_0 ,
    \boxHCoord_reg[3]_0 ,
    boxRight_fu_598_p2_carry__2,
    i__carry_i_4__3,
    i__carry__0_i_4__1,
    i__carry__1_i_4__1,
    i__carry__2_i_4__1,
    i__carry_i_4__4,
    i__carry__0_i_4__2,
    i__carry__1_i_4__2,
    i__carry__2_i_4__2,
    \icmp_ln729_reg_853_reg[0]_4 ,
    icmp_ln1844_fu_421_p2_carry_i_4,
    icmp_ln1844_fu_421_p2_carry_i_2,
    icmp_ln1844_fu_421_p2_carry__0_i_4,
    icmp_ln1844_fu_421_p2_carry__0_i_6,
    \hDir_reg[0] ,
    icmp_ln1849_fu_433_p2_carry__0,
    icmp_ln1849_fu_433_p2_carry__0_0,
    icmp_ln1861_fu_465_p2_carry__0,
    icmp_ln1861_fu_465_p2_carry__0_0,
    icmp_ln1856_fu_453_p2_carry__0_i_6,
    icmp_ln1856_fu_453_p2_carry_i_4,
    icmp_ln1856_fu_453_p2_carry_i_2,
    icmp_ln1856_fu_453_p2_carry__0_i_4,
    icmp_ln1856_fu_453_p2_carry__0_i_6_0,
    \vDir_reg[0] ,
    start_once_reg_reg_0,
    icmp_ln1918_fu_379_p2_carry__0_0,
    \icmp_ln1918_reg_526_reg[0]_0 ,
    SS,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[1] ,
    shiftReg_ce_0,
    ap_rst_n,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ,
    cmp2_i322_fu_630_p2,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    \icmp_ln1892_1_reg_929_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    B_V_data_1_sel_wr01_out,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ,
    tpgForeground_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    icmp_ln1918_1_fu_549_p2_carry__0_0,
    \boxHCoord_reg[7]_0 ,
    icmp_ln1918_fu_379_p2_carry__0_1,
    \and_ln1918_reg_885_reg[0]_0 );
  output \icmp_ln729_reg_853_reg[0] ;
  output trunc_ln729_reg_847_pp0_iter1_reg;
  output \icmp_ln729_reg_853_reg[0]_0 ;
  output [3:0]D;
  output [15:0]Q;
  output [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  output [3:0]\int_width_reg[14] ;
  output [3:0]\int_height_reg[14] ;
  output [0:0]CO;
  output start_once_reg;
  output internal_empty_n4_out;
  output [0:0]\icmp_ln729_reg_853_reg[0]_1 ;
  output [0:0]\mOutPtr_reg[0] ;
  output \icmp_ln729_reg_853_reg[0]_2 ;
  output \icmp_ln729_reg_853_reg[0]_3 ;
  output shiftReg_ce;
  output internal_full_n_reg;
  output internal_empty_n_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [11:0]\x_fu_126_reg[14] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  input [23:0]out;
  input [2:0]icmp_ln1918_1_fu_549_p2_carry__0;
  input [0:0]\and_ln1918_reg_885_reg[0] ;
  input [0:0]\boxVCoord_reg[3]_0 ;
  input [0:0]\boxHCoord_reg[3]_0 ;
  input [15:0]boxRight_fu_598_p2_carry__2;
  input [3:0]i__carry_i_4__3;
  input [3:0]i__carry__0_i_4__1;
  input [3:0]i__carry__1_i_4__1;
  input [2:0]i__carry__2_i_4__1;
  input [3:0]i__carry_i_4__4;
  input [3:0]i__carry__0_i_4__2;
  input [3:0]i__carry__1_i_4__2;
  input [2:0]i__carry__2_i_4__2;
  input [15:0]\icmp_ln729_reg_853_reg[0]_4 ;
  input [3:0]icmp_ln1844_fu_421_p2_carry_i_4;
  input [3:0]icmp_ln1844_fu_421_p2_carry_i_2;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0_i_4;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0_i_6;
  input [1:0]\hDir_reg[0] ;
  input [0:0]icmp_ln1849_fu_433_p2_carry__0;
  input [2:0]icmp_ln1849_fu_433_p2_carry__0_0;
  input [0:0]icmp_ln1861_fu_465_p2_carry__0;
  input [2:0]icmp_ln1861_fu_465_p2_carry__0_0;
  input [14:0]icmp_ln1856_fu_453_p2_carry__0_i_6;
  input [3:0]icmp_ln1856_fu_453_p2_carry_i_4;
  input [3:0]icmp_ln1856_fu_453_p2_carry_i_2;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_i_4;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_i_6_0;
  input [1:0]\vDir_reg[0] ;
  input [0:0]start_once_reg_reg_0;
  input [0:0]icmp_ln1918_fu_379_p2_carry__0_0;
  input [0:0]\icmp_ln1918_reg_526_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [1:0]\mOutPtr_reg[1] ;
  input shiftReg_ce_0;
  input ap_rst_n;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  input cmp2_i322_fu_630_p2;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input \icmp_ln1892_1_reg_929_reg[0] ;
  input \mOutPtr_reg[1]_0 ;
  input B_V_data_1_sel_wr01_out;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  input tpgForeground_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [3:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  input [7:0]\boxHCoord_reg[7]_0 ;
  input [11:0]icmp_ln1918_fu_379_p2_carry__0_1;
  input \and_ln1918_reg_885_reg[0]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]CO;
  wire [3:0]D;
  wire [15:0]Q;
  wire [0:0]SS;
  wire [0:0]\and_ln1918_reg_885_reg[0] ;
  wire \and_ln1918_reg_885_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [15:0]boxHCoord;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  wire [0:0]\boxHCoord_reg[3]_0 ;
  wire [7:0]\boxHCoord_reg[7]_0 ;
  wire [15:0]boxRight_fu_598_p2_carry__2;
  wire [15:0]boxVCoord;
  wire \boxVCoord_loc_0_fu_100[15]_i_12_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_13_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_9_n_3 ;
  wire [0:0]\boxVCoord_reg[3]_0 ;
  wire cmp2_i322_fu_630_p2;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg;
  wire [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord;
  wire [15:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord;
  wire [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_64;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_65;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_66;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_67;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_68;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_69;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_70;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_71;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_72;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_73;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_74;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_75;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_76;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_77;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_78;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_79;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_92;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93;
  wire [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_6;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_3;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_4;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_5;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_6;
  wire [1:0]\hDir_reg[0] ;
  wire [3:0]i__carry__0_i_4__1;
  wire [3:0]i__carry__0_i_4__2;
  wire [3:0]i__carry__1_i_4__1;
  wire [3:0]i__carry__1_i_4__2;
  wire i__carry__2_i_1__0_n_3;
  wire i__carry__2_i_1_n_3;
  wire i__carry__2_i_2__0_n_3;
  wire i__carry__2_i_2_n_3;
  wire i__carry__2_i_3__0_n_3;
  wire i__carry__2_i_3_n_3;
  wire i__carry__2_i_4__0_n_3;
  wire [2:0]i__carry__2_i_4__1;
  wire [2:0]i__carry__2_i_4__2;
  wire i__carry__2_i_4_n_3;
  wire [3:0]i__carry_i_4__3;
  wire [3:0]i__carry_i_4__4;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0_i_4;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0_i_6;
  wire [3:0]icmp_ln1844_fu_421_p2_carry_i_2;
  wire [3:0]icmp_ln1844_fu_421_p2_carry_i_4;
  wire [0:0]icmp_ln1849_fu_433_p2_carry__0;
  wire [2:0]icmp_ln1849_fu_433_p2_carry__0_0;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_i_4;
  wire [14:0]icmp_ln1856_fu_453_p2_carry__0_i_6;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_i_6_0;
  wire [3:0]icmp_ln1856_fu_453_p2_carry_i_2;
  wire [3:0]icmp_ln1856_fu_453_p2_carry_i_4;
  wire [0:0]icmp_ln1861_fu_465_p2_carry__0;
  wire [2:0]icmp_ln1861_fu_465_p2_carry__0_0;
  wire \icmp_ln1892_1_reg_929_reg[0] ;
  wire [2:0]icmp_ln1918_1_fu_549_p2_carry__0;
  wire [3:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  wire icmp_ln1918_fu_379_p2;
  wire [0:0]icmp_ln1918_fu_379_p2_carry__0_0;
  wire [11:0]icmp_ln1918_fu_379_p2_carry__0_1;
  wire icmp_ln1918_fu_379_p2_carry__0_i_2_n_3;
  wire icmp_ln1918_fu_379_p2_carry__0_n_6;
  wire icmp_ln1918_fu_379_p2_carry_i_1_n_3;
  wire icmp_ln1918_fu_379_p2_carry_i_2_n_3;
  wire icmp_ln1918_fu_379_p2_carry_i_3_n_3;
  wire icmp_ln1918_fu_379_p2_carry_n_3;
  wire icmp_ln1918_fu_379_p2_carry_n_4;
  wire icmp_ln1918_fu_379_p2_carry_n_5;
  wire icmp_ln1918_fu_379_p2_carry_n_6;
  wire icmp_ln1918_reg_526;
  wire \icmp_ln1918_reg_526[0]_i_1_n_3 ;
  wire [0:0]\icmp_ln1918_reg_526_reg[0]_0 ;
  wire icmp_ln727_fu_368_p2_carry__0_i_2_n_3;
  wire icmp_ln727_fu_368_p2_carry__0_n_6;
  wire icmp_ln727_fu_368_p2_carry_i_1_n_3;
  wire icmp_ln727_fu_368_p2_carry_i_2_n_3;
  wire icmp_ln727_fu_368_p2_carry_i_3_n_3;
  wire icmp_ln727_fu_368_p2_carry_i_4_n_3;
  wire icmp_ln727_fu_368_p2_carry_n_3;
  wire icmp_ln727_fu_368_p2_carry_n_4;
  wire icmp_ln727_fu_368_p2_carry_n_5;
  wire icmp_ln727_fu_368_p2_carry_n_6;
  wire \icmp_ln729_reg_853_reg[0] ;
  wire \icmp_ln729_reg_853_reg[0]_0 ;
  wire [0:0]\icmp_ln729_reg_853_reg[0]_1 ;
  wire \icmp_ln729_reg_853_reg[0]_2 ;
  wire \icmp_ln729_reg_853_reg[0]_3 ;
  wire [15:0]\icmp_ln729_reg_853_reg[0]_4 ;
  wire [3:0]\int_height_reg[14] ;
  wire [3:0]\int_width_reg[14] ;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [1:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [23:0]out;
  wire ovrlayYUV_full_n;
  wire [15:0]p_1_in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire [0:0]start_once_reg_reg_0;
  wire tpgForeground_U0_ap_start;
  wire trunc_ln729_reg_847_pp0_iter1_reg;
  wire [1:0]\vDir_reg[0] ;
  wire [11:0]\x_fu_126_reg[14] ;
  wire [15:0]y_1_reg_518;
  wire \y_fu_96[0]_i_3_n_3 ;
  wire [14:3]y_fu_96_reg;
  wire \y_fu_96_reg[0]_i_2_n_10 ;
  wire \y_fu_96_reg[0]_i_2_n_3 ;
  wire \y_fu_96_reg[0]_i_2_n_4 ;
  wire \y_fu_96_reg[0]_i_2_n_5 ;
  wire \y_fu_96_reg[0]_i_2_n_6 ;
  wire \y_fu_96_reg[0]_i_2_n_7 ;
  wire \y_fu_96_reg[0]_i_2_n_8 ;
  wire \y_fu_96_reg[0]_i_2_n_9 ;
  wire \y_fu_96_reg[12]_i_1_n_10 ;
  wire \y_fu_96_reg[12]_i_1_n_4 ;
  wire \y_fu_96_reg[12]_i_1_n_5 ;
  wire \y_fu_96_reg[12]_i_1_n_6 ;
  wire \y_fu_96_reg[12]_i_1_n_7 ;
  wire \y_fu_96_reg[12]_i_1_n_8 ;
  wire \y_fu_96_reg[12]_i_1_n_9 ;
  wire \y_fu_96_reg[4]_i_1_n_10 ;
  wire \y_fu_96_reg[4]_i_1_n_3 ;
  wire \y_fu_96_reg[4]_i_1_n_4 ;
  wire \y_fu_96_reg[4]_i_1_n_5 ;
  wire \y_fu_96_reg[4]_i_1_n_6 ;
  wire \y_fu_96_reg[4]_i_1_n_7 ;
  wire \y_fu_96_reg[4]_i_1_n_8 ;
  wire \y_fu_96_reg[4]_i_1_n_9 ;
  wire \y_fu_96_reg[8]_i_1_n_10 ;
  wire \y_fu_96_reg[8]_i_1_n_3 ;
  wire \y_fu_96_reg[8]_i_1_n_4 ;
  wire \y_fu_96_reg[8]_i_1_n_5 ;
  wire \y_fu_96_reg[8]_i_1_n_6 ;
  wire \y_fu_96_reg[8]_i_1_n_7 ;
  wire \y_fu_96_reg[8]_i_1_n_8 ;
  wire \y_fu_96_reg[8]_i_1_n_9 ;
  wire [3:3]NLW_grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_fu_379_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1918_fu_379_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_fu_379_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln727_fu_368_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln727_fu_368_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln727_fu_368_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_y_fu_96_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tpgForeground_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  FDRE \boxHCoord_loc_0_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[0]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[10]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[11]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[12]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[13]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[14]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[15]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[1]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[2]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[3]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[4]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[5]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[6]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[7]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[8]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(p_1_in[9]),
        .Q(\boxHCoord_loc_0_fu_104_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[0]),
        .Q(boxHCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[10]),
        .Q(boxHCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[11]),
        .Q(boxHCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[12]),
        .Q(boxHCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[13]),
        .Q(boxHCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[14]),
        .Q(boxHCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[15]),
        .Q(boxHCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[1]),
        .Q(boxHCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[2]),
        .Q(boxHCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[3]),
        .Q(boxHCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[4]),
        .Q(boxHCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[5]),
        .Q(boxHCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[6]),
        .Q(boxHCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[7]),
        .Q(boxHCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[8]),
        .Q(boxHCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord[9]),
        .Q(boxHCoord[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_12 
       (.I0(y_1_reg_518[7]),
        .I1(y_1_reg_518[3]),
        .I2(y_1_reg_518[12]),
        .I3(y_1_reg_518[4]),
        .I4(y_1_reg_518[10]),
        .I5(y_1_reg_518[11]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_13 
       (.I0(y_1_reg_518[14]),
        .I1(y_1_reg_518[8]),
        .I2(y_1_reg_518[15]),
        .I3(y_1_reg_518[9]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord_loc_0_fu_100[15]_i_9 
       (.I0(y_1_reg_518[1]),
        .I1(y_1_reg_518[0]),
        .I2(y_1_reg_518[5]),
        .I3(y_1_reg_518[6]),
        .O(\boxVCoord_loc_0_fu_100[15]_i_9_n_3 ));
  FDRE \boxVCoord_loc_0_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_79),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_69),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_68),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_67),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_66),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_65),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_64),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_78),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_77),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_76),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_75),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_74),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_73),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_72),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_71),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_70),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[0]),
        .Q(boxVCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[10]),
        .Q(boxVCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[11]),
        .Q(boxVCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[12]),
        .Q(boxVCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[13]),
        .Q(boxVCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[14]),
        .Q(boxVCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[15]),
        .Q(boxVCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[1]),
        .Q(boxVCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[2]),
        .Q(boxVCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[3]),
        .Q(boxVCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[4]),
        .Q(boxVCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[5]),
        .Q(boxVCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[6]),
        .Q(boxVCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[7]),
        .Q(boxVCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[8]),
        .Q(boxVCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord[9]),
        .Q(boxVCoord[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxVCoord),
        .E(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_45),
        .Q(Q),
        .S({i__carry__2_i_1_n_3,i__carry__2_i_2_n_3,i__carry__2_i_3__0_n_3,i__carry__2_i_4__0_n_3}),
        .SS(SS),
        .\and_ln1918_reg_885_reg[0]_0 (\and_ln1918_reg_885_reg[0] ),
        .\and_ln1918_reg_885_reg[0]_1 (\and_ln1918_reg_885_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .\ap_CS_fsm_reg[2]_0 (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_92),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 (\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_1 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 (\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 (\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_104_reg[13] (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_boxHCoord),
        .\boxHCoord_loc_0_fu_104_reg[15] (\boxHCoord_loc_0_fu_104_reg[15]_0 ),
        .\boxHCoord_loc_0_fu_104_reg[15]_0 (boxHCoord),
        .\boxHCoord_reg[15] (p_1_in),
        .\boxHCoord_reg[15]_0 ({i__carry__2_i_1__0_n_3,i__carry__2_i_2__0_n_3,i__carry__2_i_3_n_3,i__carry__2_i_4_n_3}),
        .\boxHCoord_reg[3] (\boxHCoord_reg[3]_0 ),
        .\boxHCoord_reg[7] (\boxHCoord_reg[7]_0 ),
        .boxRight_fu_598_p2_carry__2_0(boxRight_fu_598_p2_carry__2),
        .\boxVCoord_loc_0_fu_100[15]_i_3 (\boxVCoord_loc_0_fu_100[15]_i_9_n_3 ),
        .\boxVCoord_loc_0_fu_100[15]_i_3_0 (\boxVCoord_loc_0_fu_100[15]_i_12_n_3 ),
        .\boxVCoord_loc_0_fu_100[15]_i_3_1 (\boxVCoord_loc_0_fu_100[15]_i_13_n_3 ),
        .\boxVCoord_loc_0_fu_100_reg[15] (boxVCoord),
        .\boxVCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_64,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_65,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_66,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_67,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_68,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_69,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_70,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_71,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_72,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_73,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_74,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_75,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_76,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_77,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_78,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_79}),
        .\boxVCoord_reg[3] (\boxVCoord_reg[3]_0 ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_93),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax),
        .\hDir_reg[0]_0 (\hDir_reg[0] ),
        .i__carry__0_i_4__1_0(i__carry__0_i_4__1),
        .i__carry__0_i_4__2_0(i__carry__0_i_4__2),
        .i__carry__1_i_4__1_0(i__carry__1_i_4__1),
        .i__carry__1_i_4__2_0(i__carry__1_i_4__2),
        .i__carry__2_i_4__1_0(i__carry__2_i_4__1),
        .i__carry__2_i_4__2_0(i__carry__2_i_4__2),
        .i__carry_i_4__3_0(i__carry_i_4__3),
        .i__carry_i_4__4_0(i__carry_i_4__4),
        .icmp_ln1844_fu_421_p2_carry__0_0(\int_width_reg[14] ),
        .icmp_ln1849_fu_433_p2_carry__0_0(icmp_ln1849_fu_433_p2_carry__0),
        .icmp_ln1849_fu_433_p2_carry__0_1(icmp_ln1849_fu_433_p2_carry__0_0),
        .icmp_ln1856_fu_453_p2_carry__0_0(\int_height_reg[14] ),
        .icmp_ln1861_fu_465_p2_carry__0_0(icmp_ln1861_fu_465_p2_carry__0),
        .icmp_ln1861_fu_465_p2_carry__0_1(icmp_ln1861_fu_465_p2_carry__0_0),
        .\icmp_ln1887_1_reg_919_reg[0]_0 (y_1_reg_518),
        .\icmp_ln1892_1_reg_929_reg[0]_0 (\icmp_ln1892_1_reg_929_reg[0] ),
        .icmp_ln1918_1_fu_549_p2_carry__0_0(icmp_ln1918_1_fu_549_p2_carry__0),
        .icmp_ln1918_1_fu_549_p2_carry__0_1(icmp_ln1918_1_fu_549_p2_carry__0_0),
        .icmp_ln1918_reg_526(icmp_ln1918_reg_526),
        .\icmp_ln729_reg_853_reg[0]_0 (\icmp_ln729_reg_853_reg[0] ),
        .\icmp_ln729_reg_853_reg[0]_1 (\icmp_ln729_reg_853_reg[0]_0 ),
        .\icmp_ln729_reg_853_reg[0]_2 (\icmp_ln729_reg_853_reg[0]_1 ),
        .\icmp_ln729_reg_853_reg[0]_3 (\icmp_ln729_reg_853_reg[0]_2 ),
        .\icmp_ln729_reg_853_reg[0]_4 (\icmp_ln729_reg_853_reg[0]_3 ),
        .\icmp_ln729_reg_853_reg[0]_5 (\icmp_ln729_reg_853_reg[0]_4 ),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .out(out),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .trunc_ln729_reg_847_pp0_iter1_reg(trunc_ln729_reg_847_pp0_iter1_reg),
        .\vDir_reg[0]_0 (\vDir_reg[0] ),
        .\x_fu_126_reg[14]_0 (\x_fu_126_reg[14] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_n_92),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry
       (.CI(1'b0),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\icmp_ln729_reg_853_reg[0]_4 [3:0]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[3:0]),
        .S(icmp_ln1844_fu_421_p2_carry_i_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry_n_3),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln729_reg_853_reg[0]_4 [7:4]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[7:4]),
        .S(icmp_ln1844_fu_421_p2_carry_i_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__0_n_3),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\icmp_ln729_reg_853_reg[0]_4 [11:8]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[11:8]),
        .S(icmp_ln1844_fu_421_p2_carry__0_i_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__1_n_3),
        .CO({NLW_grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_CO_UNCONNECTED[3],grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\icmp_ln729_reg_853_reg[0]_4 [14:12]}),
        .O(\int_width_reg[14] ),
        .S(icmp_ln1844_fu_421_p2_carry__0_i_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry
       (.CI(1'b0),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_6}),
        .CYINIT(1'b1),
        .DI(icmp_ln1856_fu_453_p2_carry__0_i_6[3:0]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[3:0]),
        .S(icmp_ln1856_fu_453_p2_carry_i_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry_n_3),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln1856_fu_453_p2_carry__0_i_6[7:4]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[7:4]),
        .S(icmp_ln1856_fu_453_p2_carry_i_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__0_n_3),
        .CO({grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_3,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln1856_fu_453_p2_carry__0_i_6[11:8]),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[11:8]),
        .S(icmp_ln1856_fu_453_p2_carry__0_i_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2
       (.CI(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__1_n_3),
        .CO({NLW_grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_CO_UNCONNECTED[3],grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_4,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_5,grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln1856_fu_453_p2_carry__0_i_6[14:12]}),
        .O(\int_height_reg[14] ),
        .S(icmp_ln1856_fu_453_p2_carry__0_i_6_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(i__carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__0
       (.I0(\boxHCoord_loc_0_fu_104_reg[15]_0 [14]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15]_0 [15]),
        .O(i__carry__2_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(i__carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__0
       (.I0(\boxHCoord_loc_0_fu_104_reg[15]_0 [13]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15]_0 [14]),
        .O(i__carry__2_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15]_0 [12]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15]_0 [13]),
        .O(i__carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(i__carry__2_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4
       (.I0(\boxHCoord_loc_0_fu_104_reg[15]_0 [11]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15]_0 [12]),
        .O(i__carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(i__carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1918_fu_379_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1918_fu_379_p2_carry_n_3,icmp_ln1918_fu_379_p2_carry_n_4,icmp_ln1918_fu_379_p2_carry_n_5,icmp_ln1918_fu_379_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_icmp_ln1918_fu_379_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1918_fu_379_p2_carry_i_1_n_3,icmp_ln1918_fu_379_p2_carry_i_2_n_3,icmp_ln1918_fu_379_p2_carry_i_3_n_3,icmp_ln1918_fu_379_p2_carry__0_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1918_fu_379_p2_carry__0
       (.CI(icmp_ln1918_fu_379_p2_carry_n_3),
        .CO({NLW_icmp_ln1918_fu_379_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1918_fu_379_p2,icmp_ln1918_fu_379_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_icmp_ln1918_fu_379_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\icmp_ln1918_reg_526_reg[0]_0 ,icmp_ln1918_fu_379_p2_carry__0_i_2_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_379_p2_carry__0_i_2
       (.I0(y_fu_96_reg[12]),
        .I1(icmp_ln1918_fu_379_p2_carry__0_1[9]),
        .I2(y_fu_96_reg[14]),
        .I3(icmp_ln1918_fu_379_p2_carry__0_1[11]),
        .I4(icmp_ln1918_fu_379_p2_carry__0_1[10]),
        .I5(y_fu_96_reg[13]),
        .O(icmp_ln1918_fu_379_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_379_p2_carry_i_1
       (.I0(y_fu_96_reg[10]),
        .I1(icmp_ln1918_fu_379_p2_carry__0_1[7]),
        .I2(y_fu_96_reg[11]),
        .I3(icmp_ln1918_fu_379_p2_carry__0_1[8]),
        .I4(icmp_ln1918_fu_379_p2_carry__0_1[6]),
        .I5(y_fu_96_reg[9]),
        .O(icmp_ln1918_fu_379_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_379_p2_carry_i_2
       (.I0(y_fu_96_reg[7]),
        .I1(icmp_ln1918_fu_379_p2_carry__0_1[4]),
        .I2(y_fu_96_reg[8]),
        .I3(icmp_ln1918_fu_379_p2_carry__0_1[5]),
        .I4(icmp_ln1918_fu_379_p2_carry__0_1[3]),
        .I5(y_fu_96_reg[6]),
        .O(icmp_ln1918_fu_379_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1918_fu_379_p2_carry_i_3
       (.I0(y_fu_96_reg[3]),
        .I1(icmp_ln1918_fu_379_p2_carry__0_1[0]),
        .I2(y_fu_96_reg[5]),
        .I3(icmp_ln1918_fu_379_p2_carry__0_1[2]),
        .I4(icmp_ln1918_fu_379_p2_carry__0_1[1]),
        .I5(y_fu_96_reg[4]),
        .O(icmp_ln1918_fu_379_p2_carry_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1918_reg_526[0]_i_1 
       (.I0(icmp_ln1918_fu_379_p2),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .I3(icmp_ln1918_reg_526),
        .O(\icmp_ln1918_reg_526[0]_i_1_n_3 ));
  FDRE \icmp_ln1918_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1918_reg_526[0]_i_1_n_3 ),
        .Q(icmp_ln1918_reg_526),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln727_fu_368_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln727_fu_368_p2_carry_n_3,icmp_ln727_fu_368_p2_carry_n_4,icmp_ln727_fu_368_p2_carry_n_5,icmp_ln727_fu_368_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln727_fu_368_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln727_fu_368_p2_carry_i_1_n_3,icmp_ln727_fu_368_p2_carry_i_2_n_3,icmp_ln727_fu_368_p2_carry_i_3_n_3,icmp_ln727_fu_368_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln727_fu_368_p2_carry__0
       (.CI(icmp_ln727_fu_368_p2_carry_n_3),
        .CO({NLW_icmp_ln727_fu_368_p2_carry__0_CO_UNCONNECTED[3:2],CO,icmp_ln727_fu_368_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln727_fu_368_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,start_once_reg_reg_0,icmp_ln727_fu_368_p2_carry__0_i_2_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_368_p2_carry__0_i_2
       (.I0(y_fu_96_reg[14]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_i_6[14]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_i_6[12]),
        .I3(y_fu_96_reg[12]),
        .I4(icmp_ln1856_fu_453_p2_carry__0_i_6[13]),
        .I5(y_fu_96_reg[13]),
        .O(icmp_ln727_fu_368_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_368_p2_carry_i_1
       (.I0(y_fu_96_reg[11]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_i_6[11]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_i_6[10]),
        .I3(y_fu_96_reg[10]),
        .I4(icmp_ln1856_fu_453_p2_carry__0_i_6[9]),
        .I5(y_fu_96_reg[9]),
        .O(icmp_ln727_fu_368_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_368_p2_carry_i_2
       (.I0(y_fu_96_reg[8]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_i_6[8]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_i_6[6]),
        .I3(y_fu_96_reg[6]),
        .I4(icmp_ln1856_fu_453_p2_carry__0_i_6[7]),
        .I5(y_fu_96_reg[7]),
        .O(icmp_ln727_fu_368_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_368_p2_carry_i_3
       (.I0(y_fu_96_reg[5]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_i_6[5]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_i_6[4]),
        .I3(y_fu_96_reg[4]),
        .I4(icmp_ln1856_fu_453_p2_carry__0_i_6[3]),
        .I5(y_fu_96_reg[3]),
        .O(icmp_ln727_fu_368_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln727_fu_368_p2_carry_i_4
       (.I0(D[1]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_i_6[1]),
        .I2(icmp_ln1856_fu_453_p2_carry__0_i_6[0]),
        .I3(D[0]),
        .I4(icmp_ln1856_fu_453_p2_carry__0_i_6[2]),
        .I5(D[2]),
        .O(icmp_ln727_fu_368_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2__0
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_2
       (.I0(tpgForeground_U0_ap_start),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__0
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(tpgForeground_U0_ap_start),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(SS));
  FDRE \y_1_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(D[0]),
        .Q(y_1_reg_518[0]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[10]),
        .Q(y_1_reg_518[10]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[11]),
        .Q(y_1_reg_518[11]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[12]),
        .Q(y_1_reg_518[12]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[13]),
        .Q(y_1_reg_518[13]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[14]),
        .Q(y_1_reg_518[14]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(D[3]),
        .Q(y_1_reg_518[15]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(D[1]),
        .Q(y_1_reg_518[1]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(D[2]),
        .Q(y_1_reg_518[2]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[3]),
        .Q(y_1_reg_518[3]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[4]),
        .Q(y_1_reg_518[4]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[5]),
        .Q(y_1_reg_518[5]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[6]),
        .Q(y_1_reg_518[6]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[7]),
        .Q(y_1_reg_518[7]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[8]),
        .Q(y_1_reg_518[8]),
        .R(1'b0));
  FDRE \y_1_reg_518_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_fu_96_reg[9]),
        .Q(y_1_reg_518[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \y_fu_96[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(tpgForeground_U0_ap_start),
        .O(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_96[0]_i_3 
       (.I0(D[0]),
        .O(\y_fu_96[0]_i_3_n_3 ));
  FDRE \y_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[0]_i_2_n_10 ),
        .Q(D[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_96_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_96_reg[0]_i_2_n_3 ,\y_fu_96_reg[0]_i_2_n_4 ,\y_fu_96_reg[0]_i_2_n_5 ,\y_fu_96_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_96_reg[0]_i_2_n_7 ,\y_fu_96_reg[0]_i_2_n_8 ,\y_fu_96_reg[0]_i_2_n_9 ,\y_fu_96_reg[0]_i_2_n_10 }),
        .S({y_fu_96_reg[3],D[2:1],\y_fu_96[0]_i_3_n_3 }));
  FDRE \y_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[8]_i_1_n_8 ),
        .Q(y_fu_96_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[8]_i_1_n_7 ),
        .Q(y_fu_96_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[12]_i_1_n_10 ),
        .Q(y_fu_96_reg[12]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_96_reg[12]_i_1 
       (.CI(\y_fu_96_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_96_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_96_reg[12]_i_1_n_4 ,\y_fu_96_reg[12]_i_1_n_5 ,\y_fu_96_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_96_reg[12]_i_1_n_7 ,\y_fu_96_reg[12]_i_1_n_8 ,\y_fu_96_reg[12]_i_1_n_9 ,\y_fu_96_reg[12]_i_1_n_10 }),
        .S({D[3],y_fu_96_reg[14:12]}));
  FDRE \y_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[12]_i_1_n_9 ),
        .Q(y_fu_96_reg[13]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[12]_i_1_n_8 ),
        .Q(y_fu_96_reg[14]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[12]_i_1_n_7 ),
        .Q(D[3]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[0]_i_2_n_9 ),
        .Q(D[1]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[0]_i_2_n_8 ),
        .Q(D[2]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[0]_i_2_n_7 ),
        .Q(y_fu_96_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[4]_i_1_n_10 ),
        .Q(y_fu_96_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_96_reg[4]_i_1 
       (.CI(\y_fu_96_reg[0]_i_2_n_3 ),
        .CO({\y_fu_96_reg[4]_i_1_n_3 ,\y_fu_96_reg[4]_i_1_n_4 ,\y_fu_96_reg[4]_i_1_n_5 ,\y_fu_96_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_96_reg[4]_i_1_n_7 ,\y_fu_96_reg[4]_i_1_n_8 ,\y_fu_96_reg[4]_i_1_n_9 ,\y_fu_96_reg[4]_i_1_n_10 }),
        .S(y_fu_96_reg[7:4]));
  FDRE \y_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[4]_i_1_n_9 ),
        .Q(y_fu_96_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[4]_i_1_n_8 ),
        .Q(y_fu_96_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[4]_i_1_n_7 ),
        .Q(y_fu_96_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \y_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[8]_i_1_n_10 ),
        .Q(y_fu_96_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_96_reg[8]_i_1 
       (.CI(\y_fu_96_reg[4]_i_1_n_3 ),
        .CO({\y_fu_96_reg[8]_i_1_n_3 ,\y_fu_96_reg[8]_i_1_n_4 ,\y_fu_96_reg[8]_i_1_n_5 ,\y_fu_96_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_96_reg[8]_i_1_n_7 ,\y_fu_96_reg[8]_i_1_n_8 ,\y_fu_96_reg[8]_i_1_n_9 ,\y_fu_96_reg[8]_i_1_n_10 }),
        .S(y_fu_96_reg[11:8]));
  FDRE \y_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_96_reg[8]_i_1_n_9 ),
        .Q(y_fu_96_reg[9]),
        .R(ap_NS_fsm12_out));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2
   (\icmp_ln729_reg_853_reg[0]_0 ,
    trunc_ln729_reg_847_pp0_iter1_reg,
    \icmp_ln729_reg_853_reg[0]_1 ,
    D,
    \boxHCoord_loc_0_fu_104_reg[13] ,
    internal_empty_n4_out,
    \icmp_ln729_reg_853_reg[0]_2 ,
    \mOutPtr_reg[0] ,
    \icmp_ln729_reg_853_reg[0]_3 ,
    \icmp_ln729_reg_853_reg[0]_4 ,
    shiftReg_ce,
    internal_full_n_reg,
    E,
    \ap_CS_fsm_reg[2] ,
    \boxHCoord_reg[15] ,
    \boxVCoord_reg[15] ,
    \x_fu_126_reg[14]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ,
    ap_clk,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ,
    out,
    icmp_ln1918_1_fu_549_p2_carry__0_0,
    \and_ln1918_reg_885_reg[0]_0 ,
    Q,
    \boxVCoord_reg[3] ,
    S,
    \boxHCoord_loc_0_fu_104_reg[15] ,
    \boxHCoord_reg[3] ,
    \boxHCoord_reg[15]_0 ,
    boxRight_fu_598_p2_carry__2_0,
    i__carry_i_4__3_0,
    i__carry__0_i_4__1_0,
    i__carry__1_i_4__1_0,
    i__carry__2_i_4__1_0,
    \icmp_ln1887_1_reg_919_reg[0]_0 ,
    i__carry_i_4__4_0,
    i__carry__0_i_4__2_0,
    i__carry__1_i_4__2_0,
    i__carry__2_i_4__2_0,
    \hDir_reg[0]_0 ,
    icmp_ln1849_fu_433_p2_carry__0_0,
    icmp_ln1849_fu_433_p2_carry__0_1,
    icmp_ln1861_fu_465_p2_carry__0_0,
    icmp_ln1861_fu_465_p2_carry__0_1,
    \vDir_reg[0]_0 ,
    SS,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \ap_CS_fsm_reg[1] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce_0,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 ,
    cmp2_i322_fu_630_p2,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6]_0 ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_1 ,
    ovrlayYUV_full_n,
    bckgndYUV_empty_n,
    \icmp_ln1892_1_reg_929_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    B_V_data_1_sel_wr01_out,
    ap_NS_fsm12_out,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 ,
    \boxHCoord_loc_0_fu_104_reg[15]_0 ,
    \boxVCoord_loc_0_fu_100_reg[15] ,
    \icmp_ln729_reg_853_reg[0]_5 ,
    \boxVCoord_loc_0_fu_100[15]_i_3 ,
    icmp_ln1918_1_fu_549_p2_carry__0_1,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out,
    icmp_ln1844_fu_421_p2_carry__0_0,
    \boxHCoord_reg[7] ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax,
    icmp_ln1856_fu_453_p2_carry__0_0,
    \boxVCoord_loc_0_fu_100[15]_i_3_0 ,
    \boxVCoord_loc_0_fu_100[15]_i_3_1 ,
    icmp_ln1918_reg_526,
    \and_ln1918_reg_885_reg[0]_1 );
  output \icmp_ln729_reg_853_reg[0]_0 ;
  output trunc_ln729_reg_847_pp0_iter1_reg;
  output \icmp_ln729_reg_853_reg[0]_1 ;
  output [15:0]D;
  output [15:0]\boxHCoord_loc_0_fu_104_reg[13] ;
  output internal_empty_n4_out;
  output [0:0]\icmp_ln729_reg_853_reg[0]_2 ;
  output [0:0]\mOutPtr_reg[0] ;
  output \icmp_ln729_reg_853_reg[0]_3 ;
  output \icmp_ln729_reg_853_reg[0]_4 ;
  output shiftReg_ce;
  output internal_full_n_reg;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [15:0]\boxHCoord_reg[15] ;
  output [15:0]\boxVCoord_reg[15] ;
  output [11:0]\x_fu_126_reg[14]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ;
  input [23:0]out;
  input [2:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  input [0:0]\and_ln1918_reg_885_reg[0]_0 ;
  input [15:0]Q;
  input [0:0]\boxVCoord_reg[3] ;
  input [3:0]S;
  input [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  input [0:0]\boxHCoord_reg[3] ;
  input [3:0]\boxHCoord_reg[15]_0 ;
  input [15:0]boxRight_fu_598_p2_carry__2_0;
  input [3:0]i__carry_i_4__3_0;
  input [3:0]i__carry__0_i_4__1_0;
  input [3:0]i__carry__1_i_4__1_0;
  input [2:0]i__carry__2_i_4__1_0;
  input [15:0]\icmp_ln1887_1_reg_919_reg[0]_0 ;
  input [3:0]i__carry_i_4__4_0;
  input [3:0]i__carry__0_i_4__2_0;
  input [3:0]i__carry__1_i_4__2_0;
  input [2:0]i__carry__2_i_4__2_0;
  input [1:0]\hDir_reg[0]_0 ;
  input [0:0]icmp_ln1849_fu_433_p2_carry__0_0;
  input [2:0]icmp_ln1849_fu_433_p2_carry__0_1;
  input [0:0]icmp_ln1861_fu_465_p2_carry__0_0;
  input [2:0]icmp_ln1861_fu_465_p2_carry__0_1;
  input [1:0]\vDir_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [1:0]\mOutPtr_reg[1] ;
  input shiftReg_ce_0;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 ;
  input cmp2_i322_fu_630_p2;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_1 ;
  input ovrlayYUV_full_n;
  input bckgndYUV_empty_n;
  input \icmp_ln1892_1_reg_929_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input B_V_data_1_sel_wr01_out;
  input ap_NS_fsm12_out;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 ;
  input [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  input [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  input [15:0]\icmp_ln729_reg_853_reg[0]_5 ;
  input \boxVCoord_loc_0_fu_100[15]_i_3 ;
  input [3:0]icmp_ln1918_1_fu_549_p2_carry__0_1;
  input [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0_0;
  input [7:0]\boxHCoord_reg[7] ;
  input [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_0;
  input \boxVCoord_loc_0_fu_100[15]_i_3_0 ;
  input \boxVCoord_loc_0_fu_100[15]_i_3_1 ;
  input icmp_ln1918_reg_526;
  input \and_ln1918_reg_885_reg[0]_1 ;

  wire B_V_data_1_sel_wr01_out;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire \_inferred__2/i__carry__0_n_3 ;
  wire \_inferred__2/i__carry__0_n_4 ;
  wire \_inferred__2/i__carry__0_n_5 ;
  wire \_inferred__2/i__carry__0_n_6 ;
  wire \_inferred__2/i__carry__1_n_3 ;
  wire \_inferred__2/i__carry__1_n_4 ;
  wire \_inferred__2/i__carry__1_n_5 ;
  wire \_inferred__2/i__carry__1_n_6 ;
  wire \_inferred__2/i__carry__2_n_4 ;
  wire \_inferred__2/i__carry__2_n_5 ;
  wire \_inferred__2/i__carry__2_n_6 ;
  wire \_inferred__2/i__carry_n_3 ;
  wire \_inferred__2/i__carry_n_4 ;
  wire \_inferred__2/i__carry_n_5 ;
  wire \_inferred__2/i__carry_n_6 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__0_n_4 ;
  wire \_inferred__4/i__carry__0_n_5 ;
  wire \_inferred__4/i__carry__0_n_6 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__1_n_4 ;
  wire \_inferred__4/i__carry__1_n_5 ;
  wire \_inferred__4/i__carry__1_n_6 ;
  wire \_inferred__4/i__carry__2_n_4 ;
  wire \_inferred__4/i__carry__2_n_5 ;
  wire \_inferred__4/i__carry__2_n_6 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__5/i__carry__0_n_3 ;
  wire \_inferred__5/i__carry__0_n_4 ;
  wire \_inferred__5/i__carry__0_n_5 ;
  wire \_inferred__5/i__carry__0_n_6 ;
  wire \_inferred__5/i__carry__1_n_3 ;
  wire \_inferred__5/i__carry__1_n_4 ;
  wire \_inferred__5/i__carry__1_n_5 ;
  wire \_inferred__5/i__carry__1_n_6 ;
  wire \_inferred__5/i__carry__2_n_3 ;
  wire \_inferred__5/i__carry__2_n_4 ;
  wire \_inferred__5/i__carry__2_n_5 ;
  wire \_inferred__5/i__carry__2_n_6 ;
  wire \_inferred__5/i__carry_n_3 ;
  wire \_inferred__5/i__carry_n_4 ;
  wire \_inferred__5/i__carry_n_5 ;
  wire \_inferred__5/i__carry_n_6 ;
  wire \_inferred__6/i__carry__0_n_3 ;
  wire \_inferred__6/i__carry__0_n_4 ;
  wire \_inferred__6/i__carry__0_n_5 ;
  wire \_inferred__6/i__carry__0_n_6 ;
  wire \_inferred__6/i__carry__1_n_3 ;
  wire \_inferred__6/i__carry__1_n_4 ;
  wire \_inferred__6/i__carry__1_n_5 ;
  wire \_inferred__6/i__carry__1_n_6 ;
  wire \_inferred__6/i__carry__2_n_3 ;
  wire \_inferred__6/i__carry__2_n_4 ;
  wire \_inferred__6/i__carry__2_n_5 ;
  wire \_inferred__6/i__carry__2_n_6 ;
  wire \_inferred__6/i__carry_n_3 ;
  wire \_inferred__6/i__carry_n_4 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire and_ln1918_reg_885;
  wire and_ln1918_reg_885_pp0_iter1_reg;
  wire [0:0]\and_ln1918_reg_885_reg[0]_0 ;
  wire \and_ln1918_reg_885_reg[0]_1 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_phi_mux_empty_60_phi_fu_308_p8;
  wire ap_phi_mux_empty_61_phi_fu_291_p8;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_reg_352;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ;
  wire ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_3_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 ;
  wire ap_rst_n;
  wire [15:0]ap_sig_allocacmp_x_1;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_603_p2_carry__0_n_10;
  wire boxBottom_fu_603_p2_carry__0_n_3;
  wire boxBottom_fu_603_p2_carry__0_n_4;
  wire boxBottom_fu_603_p2_carry__0_n_5;
  wire boxBottom_fu_603_p2_carry__0_n_6;
  wire boxBottom_fu_603_p2_carry__0_n_7;
  wire boxBottom_fu_603_p2_carry__0_n_8;
  wire boxBottom_fu_603_p2_carry__0_n_9;
  wire boxBottom_fu_603_p2_carry__1_n_10;
  wire boxBottom_fu_603_p2_carry__1_n_3;
  wire boxBottom_fu_603_p2_carry__1_n_4;
  wire boxBottom_fu_603_p2_carry__1_n_5;
  wire boxBottom_fu_603_p2_carry__1_n_6;
  wire boxBottom_fu_603_p2_carry__1_n_7;
  wire boxBottom_fu_603_p2_carry__1_n_8;
  wire boxBottom_fu_603_p2_carry__1_n_9;
  wire boxBottom_fu_603_p2_carry__2_i_1_n_3;
  wire boxBottom_fu_603_p2_carry__2_n_10;
  wire boxBottom_fu_603_p2_carry__2_n_4;
  wire boxBottom_fu_603_p2_carry__2_n_5;
  wire boxBottom_fu_603_p2_carry__2_n_6;
  wire boxBottom_fu_603_p2_carry__2_n_7;
  wire boxBottom_fu_603_p2_carry__2_n_8;
  wire boxBottom_fu_603_p2_carry__2_n_9;
  wire boxBottom_fu_603_p2_carry_n_10;
  wire boxBottom_fu_603_p2_carry_n_3;
  wire boxBottom_fu_603_p2_carry_n_4;
  wire boxBottom_fu_603_p2_carry_n_5;
  wire boxBottom_fu_603_p2_carry_n_6;
  wire boxBottom_fu_603_p2_carry_n_7;
  wire boxBottom_fu_603_p2_carry_n_8;
  wire boxBottom_fu_603_p2_carry_n_9;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[13] ;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15]_0 ;
  wire [15:0]\boxHCoord_reg[15] ;
  wire [3:0]\boxHCoord_reg[15]_0 ;
  wire [0:0]\boxHCoord_reg[3] ;
  wire [7:0]\boxHCoord_reg[7] ;
  wire boxRight_fu_598_p2_carry__0_n_10;
  wire boxRight_fu_598_p2_carry__0_n_3;
  wire boxRight_fu_598_p2_carry__0_n_4;
  wire boxRight_fu_598_p2_carry__0_n_5;
  wire boxRight_fu_598_p2_carry__0_n_6;
  wire boxRight_fu_598_p2_carry__0_n_7;
  wire boxRight_fu_598_p2_carry__0_n_8;
  wire boxRight_fu_598_p2_carry__0_n_9;
  wire boxRight_fu_598_p2_carry__1_n_10;
  wire boxRight_fu_598_p2_carry__1_n_3;
  wire boxRight_fu_598_p2_carry__1_n_4;
  wire boxRight_fu_598_p2_carry__1_n_5;
  wire boxRight_fu_598_p2_carry__1_n_6;
  wire boxRight_fu_598_p2_carry__1_n_7;
  wire boxRight_fu_598_p2_carry__1_n_8;
  wire boxRight_fu_598_p2_carry__1_n_9;
  wire [15:0]boxRight_fu_598_p2_carry__2_0;
  wire boxRight_fu_598_p2_carry__2_i_1_n_3;
  wire boxRight_fu_598_p2_carry__2_n_10;
  wire boxRight_fu_598_p2_carry__2_n_4;
  wire boxRight_fu_598_p2_carry__2_n_5;
  wire boxRight_fu_598_p2_carry__2_n_6;
  wire boxRight_fu_598_p2_carry__2_n_7;
  wire boxRight_fu_598_p2_carry__2_n_8;
  wire boxRight_fu_598_p2_carry__2_n_9;
  wire boxRight_fu_598_p2_carry_n_10;
  wire boxRight_fu_598_p2_carry_n_3;
  wire boxRight_fu_598_p2_carry_n_4;
  wire boxRight_fu_598_p2_carry_n_5;
  wire boxRight_fu_598_p2_carry_n_6;
  wire boxRight_fu_598_p2_carry_n_7;
  wire boxRight_fu_598_p2_carry_n_8;
  wire boxRight_fu_598_p2_carry_n_9;
  wire \boxVCoord[15]_i_6_n_3 ;
  wire \boxVCoord[15]_i_9_n_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_3 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_3_0 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_3_1 ;
  wire \boxVCoord_loc_0_fu_100[15]_i_6_n_3 ;
  wire [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  wire [15:0]\boxVCoord_reg[15] ;
  wire [0:0]\boxVCoord_reg[3] ;
  wire cmp2_i322_fu_630_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg;
  wire [0:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg;
  wire [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out;
  wire [11:0]grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax;
  wire hDir;
  wire [1:0]\hDir_reg[0]_0 ;
  wire i__carry__0_i_1__3_n_3;
  wire i__carry__0_i_1__4_n_3;
  wire i__carry__0_i_2__2_n_3;
  wire i__carry__0_i_2__3_n_3;
  wire i__carry__0_i_3__1_n_3;
  wire i__carry__0_i_3__2_n_3;
  wire [3:0]i__carry__0_i_4__1_0;
  wire i__carry__0_i_4__1_n_3;
  wire [3:0]i__carry__0_i_4__2_0;
  wire i__carry__0_i_4__2_n_3;
  wire i__carry__1_i_1__0_n_3;
  wire i__carry__1_i_1__1_n_3;
  wire i__carry__1_i_1__2_n_3;
  wire i__carry__1_i_1_n_3;
  wire i__carry__1_i_2__0_n_3;
  wire i__carry__1_i_2__1_n_3;
  wire i__carry__1_i_2__2_n_3;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3__0_n_3;
  wire i__carry__1_i_3__1_n_3;
  wire i__carry__1_i_3__2_n_3;
  wire i__carry__1_i_3_n_3;
  wire i__carry__1_i_4__0_n_3;
  wire [3:0]i__carry__1_i_4__1_0;
  wire i__carry__1_i_4__1_n_3;
  wire [3:0]i__carry__1_i_4__2_0;
  wire i__carry__1_i_4__2_n_3;
  wire i__carry__1_i_4_n_3;
  wire i__carry__2_i_1__1_n_3;
  wire i__carry__2_i_1__2_n_3;
  wire i__carry__2_i_2__1_n_3;
  wire i__carry__2_i_2__2_n_3;
  wire i__carry__2_i_3__1_n_3;
  wire i__carry__2_i_3__2_n_3;
  wire [2:0]i__carry__2_i_4__1_0;
  wire i__carry__2_i_4__1_n_3;
  wire [2:0]i__carry__2_i_4__2_0;
  wire i__carry__2_i_4__2_n_3;
  wire i__carry_i_1__3_n_3;
  wire i__carry_i_1__4_n_3;
  wire i__carry_i_2__3_n_3;
  wire i__carry_i_2__4_n_3;
  wire i__carry_i_3__3_n_3;
  wire i__carry_i_3__4_n_3;
  wire [3:0]i__carry_i_4__3_0;
  wire i__carry_i_4__3_n_3;
  wire [3:0]i__carry_i_4__4_0;
  wire i__carry_i_4__4_n_3;
  wire icmp_ln1844_fu_421_p2;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0_0;
  wire icmp_ln1844_fu_421_p2_carry__0_i_1_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_i_2_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_i_3_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_i_4_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_i_7_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_i_8_n_3;
  wire icmp_ln1844_fu_421_p2_carry__0_n_4;
  wire icmp_ln1844_fu_421_p2_carry__0_n_5;
  wire icmp_ln1844_fu_421_p2_carry__0_n_6;
  wire icmp_ln1844_fu_421_p2_carry_i_1_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_2_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_3_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_4_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_5_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_6_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_7_n_3;
  wire icmp_ln1844_fu_421_p2_carry_i_8_n_3;
  wire icmp_ln1844_fu_421_p2_carry_n_3;
  wire icmp_ln1844_fu_421_p2_carry_n_4;
  wire icmp_ln1844_fu_421_p2_carry_n_5;
  wire icmp_ln1844_fu_421_p2_carry_n_6;
  wire icmp_ln1849_fu_433_p2;
  wire [0:0]icmp_ln1849_fu_433_p2_carry__0_0;
  wire [2:0]icmp_ln1849_fu_433_p2_carry__0_1;
  wire icmp_ln1849_fu_433_p2_carry__0_i_1_n_3;
  wire icmp_ln1849_fu_433_p2_carry__0_i_2_n_3;
  wire icmp_ln1849_fu_433_p2_carry__0_i_3_n_3;
  wire icmp_ln1849_fu_433_p2_carry__0_i_4_n_3;
  wire icmp_ln1849_fu_433_p2_carry__0_i_5_n_3;
  wire icmp_ln1849_fu_433_p2_carry__0_n_4;
  wire icmp_ln1849_fu_433_p2_carry__0_n_5;
  wire icmp_ln1849_fu_433_p2_carry__0_n_6;
  wire icmp_ln1849_fu_433_p2_carry_i_1_n_3;
  wire icmp_ln1849_fu_433_p2_carry_i_2_n_3;
  wire icmp_ln1849_fu_433_p2_carry_i_3_n_3;
  wire icmp_ln1849_fu_433_p2_carry_i_8_n_3;
  wire icmp_ln1849_fu_433_p2_carry_n_3;
  wire icmp_ln1849_fu_433_p2_carry_n_4;
  wire icmp_ln1849_fu_433_p2_carry_n_5;
  wire icmp_ln1849_fu_433_p2_carry_n_6;
  wire icmp_ln1856_fu_453_p2;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_0;
  wire icmp_ln1856_fu_453_p2_carry__0_i_1_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_i_2_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_i_3_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_i_4_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_i_7_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_i_8_n_3;
  wire icmp_ln1856_fu_453_p2_carry__0_n_4;
  wire icmp_ln1856_fu_453_p2_carry__0_n_5;
  wire icmp_ln1856_fu_453_p2_carry__0_n_6;
  wire icmp_ln1856_fu_453_p2_carry_i_1_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_2_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_3_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_4_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_5_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_6_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_7_n_3;
  wire icmp_ln1856_fu_453_p2_carry_i_8_n_3;
  wire icmp_ln1856_fu_453_p2_carry_n_3;
  wire icmp_ln1856_fu_453_p2_carry_n_4;
  wire icmp_ln1856_fu_453_p2_carry_n_5;
  wire icmp_ln1856_fu_453_p2_carry_n_6;
  wire icmp_ln1861_fu_465_p2;
  wire [0:0]icmp_ln1861_fu_465_p2_carry__0_0;
  wire [2:0]icmp_ln1861_fu_465_p2_carry__0_1;
  wire icmp_ln1861_fu_465_p2_carry__0_i_1_n_3;
  wire icmp_ln1861_fu_465_p2_carry__0_i_2_n_3;
  wire icmp_ln1861_fu_465_p2_carry__0_i_3_n_3;
  wire icmp_ln1861_fu_465_p2_carry__0_i_4_n_3;
  wire icmp_ln1861_fu_465_p2_carry__0_i_5_n_3;
  wire icmp_ln1861_fu_465_p2_carry__0_n_4;
  wire icmp_ln1861_fu_465_p2_carry__0_n_5;
  wire icmp_ln1861_fu_465_p2_carry__0_n_6;
  wire icmp_ln1861_fu_465_p2_carry_i_1_n_3;
  wire icmp_ln1861_fu_465_p2_carry_i_2_n_3;
  wire icmp_ln1861_fu_465_p2_carry_i_3_n_3;
  wire icmp_ln1861_fu_465_p2_carry_i_8_n_3;
  wire icmp_ln1861_fu_465_p2_carry_n_3;
  wire icmp_ln1861_fu_465_p2_carry_n_4;
  wire icmp_ln1861_fu_465_p2_carry_n_5;
  wire icmp_ln1861_fu_465_p2_carry_n_6;
  wire icmp_ln1887_1_fu_613_p2;
  wire icmp_ln1887_1_reg_919;
  wire icmp_ln1887_1_reg_9190;
  wire [15:0]\icmp_ln1887_1_reg_919_reg[0]_0 ;
  wire icmp_ln1887_fu_608_p2;
  wire icmp_ln1887_fu_608_p2_carry__0_i_1_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_2_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_3_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_4_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_5_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_6_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_7_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_i_8_n_3;
  wire icmp_ln1887_fu_608_p2_carry__0_n_4;
  wire icmp_ln1887_fu_608_p2_carry__0_n_5;
  wire icmp_ln1887_fu_608_p2_carry__0_n_6;
  wire icmp_ln1887_fu_608_p2_carry_i_1_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_2_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_3_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_4_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_5_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_6_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_7_n_3;
  wire icmp_ln1887_fu_608_p2_carry_i_8_n_3;
  wire icmp_ln1887_fu_608_p2_carry_n_3;
  wire icmp_ln1887_fu_608_p2_carry_n_4;
  wire icmp_ln1887_fu_608_p2_carry_n_5;
  wire icmp_ln1887_fu_608_p2_carry_n_6;
  wire icmp_ln1887_reg_914;
  wire icmp_ln1892_1_fu_623_p2;
  wire icmp_ln1892_1_reg_929;
  wire \icmp_ln1892_1_reg_929_reg[0]_0 ;
  wire icmp_ln1892_fu_618_p2;
  wire icmp_ln1892_fu_618_p2_carry__0_i_1_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_2_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_3_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_4_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_5_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_6_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_7_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_i_8_n_3;
  wire icmp_ln1892_fu_618_p2_carry__0_n_4;
  wire icmp_ln1892_fu_618_p2_carry__0_n_5;
  wire icmp_ln1892_fu_618_p2_carry__0_n_6;
  wire icmp_ln1892_fu_618_p2_carry_i_1_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_2_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_3_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_4_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_5_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_6_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_7_n_3;
  wire icmp_ln1892_fu_618_p2_carry_i_8_n_3;
  wire icmp_ln1892_fu_618_p2_carry_n_3;
  wire icmp_ln1892_fu_618_p2_carry_n_4;
  wire icmp_ln1892_fu_618_p2_carry_n_5;
  wire icmp_ln1892_fu_618_p2_carry_n_6;
  wire icmp_ln1892_reg_924;
  wire icmp_ln1918_1_fu_549_p2;
  wire [2:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  wire [3:0]icmp_ln1918_1_fu_549_p2_carry__0_1;
  wire icmp_ln1918_1_fu_549_p2_carry__0_n_6;
  wire icmp_ln1918_1_fu_549_p2_carry_n_3;
  wire icmp_ln1918_1_fu_549_p2_carry_n_4;
  wire icmp_ln1918_1_fu_549_p2_carry_n_5;
  wire icmp_ln1918_1_fu_549_p2_carry_n_6;
  wire icmp_ln1918_reg_526;
  wire icmp_ln729_fu_389_p223_in;
  wire \icmp_ln729_fu_389_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln729_fu_389_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln729_fu_389_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln729_fu_389_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln729_fu_389_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln729_reg_853_reg[0]_0 ;
  wire \icmp_ln729_reg_853_reg[0]_1 ;
  wire [0:0]\icmp_ln729_reg_853_reg[0]_2 ;
  wire \icmp_ln729_reg_853_reg[0]_3 ;
  wire \icmp_ln729_reg_853_reg[0]_4 ;
  wire [15:0]\icmp_ln729_reg_853_reg[0]_5 ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [1:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire or_ln1918_reg_934;
  wire \or_ln1918_reg_934[0]_i_1_n_3 ;
  wire [23:0]out;
  wire ovrlayYUV_full_n;
  wire [7:0]pixIn_val_V_5_reg_900;
  wire [7:0]pixIn_val_V_6_reg_907;
  wire [7:0]pixIn_val_V_reg_893;
  wire \pixIn_val_V_reg_893[7]_i_1_n_3 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire trunc_ln729_reg_847_pp0_iter1_reg;
  wire vDir;
  wire [1:0]\vDir_reg[0]_0 ;
  wire [15:0]x_1_reg_841;
  wire [15:0]x_2_fu_395_p2;
  wire x_2_fu_395_p2_carry__0_n_3;
  wire x_2_fu_395_p2_carry__0_n_4;
  wire x_2_fu_395_p2_carry__0_n_5;
  wire x_2_fu_395_p2_carry__0_n_6;
  wire x_2_fu_395_p2_carry__1_n_3;
  wire x_2_fu_395_p2_carry__1_n_4;
  wire x_2_fu_395_p2_carry__1_n_5;
  wire x_2_fu_395_p2_carry__1_n_6;
  wire x_2_fu_395_p2_carry__2_n_5;
  wire x_2_fu_395_p2_carry__2_n_6;
  wire x_2_fu_395_p2_carry_n_3;
  wire x_2_fu_395_p2_carry_n_4;
  wire x_2_fu_395_p2_carry_n_5;
  wire x_2_fu_395_p2_carry_n_6;
  wire x_fu_126;
  wire [11:0]\x_fu_126_reg[14]_0 ;
  wire \x_fu_126_reg_n_3_[0] ;
  wire \x_fu_126_reg_n_3_[10] ;
  wire \x_fu_126_reg_n_3_[11] ;
  wire \x_fu_126_reg_n_3_[12] ;
  wire \x_fu_126_reg_n_3_[13] ;
  wire \x_fu_126_reg_n_3_[14] ;
  wire \x_fu_126_reg_n_3_[15] ;
  wire \x_fu_126_reg_n_3_[1] ;
  wire \x_fu_126_reg_n_3_[2] ;
  wire \x_fu_126_reg_n_3_[3] ;
  wire \x_fu_126_reg_n_3_[4] ;
  wire \x_fu_126_reg_n_3_[5] ;
  wire \x_fu_126_reg_n_3_[6] ;
  wire \x_fu_126_reg_n_3_[7] ;
  wire \x_fu_126_reg_n_3_[8] ;
  wire \x_fu_126_reg_n_3_[9] ;
  wire [3:3]\NLW__inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__4/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__5/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__5/i__carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__6/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__6/i__carry__3_O_UNCONNECTED ;
  wire [3:3]NLW_boxBottom_fu_603_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_boxRight_fu_598_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1844_fu_421_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1844_fu_421_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1849_fu_433_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1849_fu_433_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1856_fu_453_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1856_fu_453_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1861_fu_465_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1861_fu_465_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1887_fu_608_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1887_fu_608_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1892_fu_618_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1892_fu_618_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_1_fu_549_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1918_1_fu_549_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1918_1_fu_549_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:2]NLW_x_2_fu_395_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_x_2_fu_395_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFB00000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(bckgndYUV_empty_n),
        .I3(ovrlayYUV_full_n),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(shiftReg_ce));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__2/i__carry_n_3 ,\_inferred__2/i__carry_n_4 ,\_inferred__2/i__carry_n_5 ,\_inferred__2/i__carry_n_6 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],ap_phi_mux_empty_60_phi_fu_308_p8}),
        .O(D[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,\boxVCoord_reg[3] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry__0 
       (.CI(\_inferred__2/i__carry_n_3 ),
        .CO({\_inferred__2/i__carry__0_n_3 ,\_inferred__2/i__carry__0_n_4 ,\_inferred__2/i__carry__0_n_5 ,\_inferred__2/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry__1 
       (.CI(\_inferred__2/i__carry__0_n_3 ),
        .CO({\_inferred__2/i__carry__1_n_3 ,\_inferred__2/i__carry__1_n_4 ,\_inferred__2/i__carry__1_n_5 ,\_inferred__2/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({Q[10:8],i__carry__1_i_1__0_n_3}),
        .O(D[11:8]),
        .S({i__carry__1_i_2__0_n_3,i__carry__1_i_3__0_n_3,i__carry__1_i_4__0_n_3,flow_control_loop_pipe_sequential_init_U_n_103}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__2/i__carry__2 
       (.CI(\_inferred__2/i__carry__1_n_3 ),
        .CO({\NLW__inferred__2/i__carry__2_CO_UNCONNECTED [3],\_inferred__2/i__carry__2_n_4 ,\_inferred__2/i__carry__2_n_5 ,\_inferred__2/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[13:11]}),
        .O(D[15:12]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_3 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 }),
        .CYINIT(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .DI({\boxHCoord_loc_0_fu_104_reg[15] [3:1],ap_phi_mux_empty_61_phi_fu_291_p8}),
        .O(\boxHCoord_loc_0_fu_104_reg[13] [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,\boxHCoord_reg[3] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_3 ),
        .CO({\_inferred__4/i__carry__0_n_3 ,\_inferred__4/i__carry__0_n_4 ,\_inferred__4/i__carry__0_n_5 ,\_inferred__4/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\boxHCoord_loc_0_fu_104_reg[15] [7:4]),
        .O(\boxHCoord_loc_0_fu_104_reg[13] [7:4]),
        .S({flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_3 ),
        .CO({\_inferred__4/i__carry__1_n_3 ,\_inferred__4/i__carry__1_n_4 ,\_inferred__4/i__carry__1_n_5 ,\_inferred__4/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxHCoord_loc_0_fu_104_reg[15] [10:8],i__carry__1_i_1_n_3}),
        .O(\boxHCoord_loc_0_fu_104_reg[13] [11:8]),
        .S({i__carry__1_i_2_n_3,i__carry__1_i_3_n_3,i__carry__1_i_4_n_3,flow_control_loop_pipe_sequential_init_U_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_3 ),
        .CO({\NLW__inferred__4/i__carry__2_CO_UNCONNECTED [3],\_inferred__4/i__carry__2_n_4 ,\_inferred__4/i__carry__2_n_5 ,\_inferred__4/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxHCoord_loc_0_fu_104_reg[15] [13:11]}),
        .O(\boxHCoord_loc_0_fu_104_reg[13] [15:12]),
        .S(\boxHCoord_reg[15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__5/i__carry_n_3 ,\_inferred__5/i__carry_n_4 ,\_inferred__5/i__carry_n_5 ,\_inferred__5/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(\icmp_ln1887_1_reg_919_reg[0]_0 [3:0]),
        .O(\NLW__inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_3,i__carry_i_2__3_n_3,i__carry_i_3__3_n_3,i__carry_i_4__3_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__0 
       (.CI(\_inferred__5/i__carry_n_3 ),
        .CO({\_inferred__5/i__carry__0_n_3 ,\_inferred__5/i__carry__0_n_4 ,\_inferred__5/i__carry__0_n_5 ,\_inferred__5/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\icmp_ln1887_1_reg_919_reg[0]_0 [7:4]),
        .O(\NLW__inferred__5/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__3_n_3,i__carry__0_i_2__2_n_3,i__carry__0_i_3__1_n_3,i__carry__0_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__1 
       (.CI(\_inferred__5/i__carry__0_n_3 ),
        .CO({\_inferred__5/i__carry__1_n_3 ,\_inferred__5/i__carry__1_n_4 ,\_inferred__5/i__carry__1_n_5 ,\_inferred__5/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(\icmp_ln1887_1_reg_919_reg[0]_0 [11:8]),
        .O(\NLW__inferred__5/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__1_n_3,i__carry__1_i_2__1_n_3,i__carry__1_i_3__1_n_3,i__carry__1_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__2 
       (.CI(\_inferred__5/i__carry__1_n_3 ),
        .CO({\_inferred__5/i__carry__2_n_3 ,\_inferred__5/i__carry__2_n_4 ,\_inferred__5/i__carry__2_n_5 ,\_inferred__5/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(\icmp_ln1887_1_reg_919_reg[0]_0 [15:12]),
        .O(\NLW__inferred__5/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__1_n_3,i__carry__2_i_2__1_n_3,i__carry__2_i_3__1_n_3,i__carry__2_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__5/i__carry__3 
       (.CI(\_inferred__5/i__carry__2_n_3 ),
        .CO(\NLW__inferred__5/i__carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__5/i__carry__3_O_UNCONNECTED [3:1],icmp_ln1887_1_fu_613_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__6/i__carry_n_3 ,\_inferred__6/i__carry_n_4 ,\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(x_1_reg_841[3:0]),
        .O(\NLW__inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_3,i__carry_i_2__4_n_3,i__carry_i_3__4_n_3,i__carry_i_4__4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__6/i__carry__0 
       (.CI(\_inferred__6/i__carry_n_3 ),
        .CO({\_inferred__6/i__carry__0_n_3 ,\_inferred__6/i__carry__0_n_4 ,\_inferred__6/i__carry__0_n_5 ,\_inferred__6/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_841[7:4]),
        .O(\NLW__inferred__6/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__4_n_3,i__carry__0_i_2__3_n_3,i__carry__0_i_3__2_n_3,i__carry__0_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__6/i__carry__1 
       (.CI(\_inferred__6/i__carry__0_n_3 ),
        .CO({\_inferred__6/i__carry__1_n_3 ,\_inferred__6/i__carry__1_n_4 ,\_inferred__6/i__carry__1_n_5 ,\_inferred__6/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_841[11:8]),
        .O(\NLW__inferred__6/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__2_n_3,i__carry__1_i_2__2_n_3,i__carry__1_i_3__2_n_3,i__carry__1_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__6/i__carry__2 
       (.CI(\_inferred__6/i__carry__1_n_3 ),
        .CO({\_inferred__6/i__carry__2_n_3 ,\_inferred__6/i__carry__2_n_4 ,\_inferred__6/i__carry__2_n_5 ,\_inferred__6/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(x_1_reg_841[15:12]),
        .O(\NLW__inferred__6/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__2_n_3,i__carry__2_i_2__2_n_3,i__carry__2_i_3__2_n_3,i__carry__2_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__6/i__carry__3 
       (.CI(\_inferred__6/i__carry__2_n_3 ),
        .CO(\NLW__inferred__6/i__carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__6/i__carry__3_O_UNCONNECTED [3:1],icmp_ln1892_1_fu_623_p2}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \and_ln1918_reg_885_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln1918_reg_885),
        .Q(and_ln1918_reg_885_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1918_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(and_ln1918_reg_885),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCFFCCC8C800C8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'hAABAAA8AFFFFAA8A)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln729_reg_853_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ovrlayYUV_full_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[8]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[9]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[10]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[11]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[12]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[13]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[14]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[15]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[16]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[17]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[18]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[19]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[20]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[21]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[22]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[23]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hC8C800C8)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]_i_2 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(\icmp_ln729_reg_853_reg[0]_1 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[0]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[1]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[2]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[3]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[4]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[5]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[6]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln729_reg_853_reg[0]_1 ),
        .D(out[7]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_1 
       (.I0(pixIn_val_V_5_reg_900[0]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[0]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_5_reg_900[0]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_1 
       (.I0(pixIn_val_V_5_reg_900[1]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[1]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_5_reg_900[1]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_1 
       (.I0(pixIn_val_V_5_reg_900[2]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2]_0 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[2]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_5_reg_900[2]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_1 
       (.I0(pixIn_val_V_5_reg_900[3]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[3]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_5_reg_900[3]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBB88B8B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_1 
       (.I0(pixIn_val_V_5_reg_900[4]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_2 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(pixIn_val_V_5_reg_900[4]),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[4]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBB88B8B8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_1 
       (.I0(pixIn_val_V_5_reg_900[5]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5]_0 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_2 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(pixIn_val_V_5_reg_900[5]),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[5]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_1 
       (.I0(pixIn_val_V_5_reg_900[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB0FFB000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_3 
       (.I0(pixIn_val_V_5_reg_900[6]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[6]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_1 
       (.I0(pixIn_val_V_5_reg_900[7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_1 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCFFFAAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_13_reg_337[7]),
        .I1(pixIn_val_V_5_reg_900[7]),
        .I2(and_ln1918_reg_885_pp0_iter1_reg),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[1]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[2]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[3]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[4]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[5]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[6]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337[7]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_1 
       (.I0(pixIn_val_V_6_reg_907[0]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[0]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_6_reg_907[0]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_1 
       (.I0(pixIn_val_V_6_reg_907[1]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[1]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_6_reg_907[1]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_1 
       (.I0(pixIn_val_V_6_reg_907[2]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[2]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_6_reg_907[2]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [3]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_6_reg_907[3]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h80AA00AA80000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I1(pixIn_val_V_6_reg_907[3]),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(and_ln1918_reg_885_pp0_iter1_reg),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[3]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_1 
       (.I0(pixIn_val_V_6_reg_907[4]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [4]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFACFFFCFFACFF0C)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_3_n_3 ),
        .I1(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[4]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(or_ln1918_reg_934),
        .I5(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_3 
       (.I0(pixIn_val_V_6_reg_907[4]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_1 
       (.I0(pixIn_val_V_6_reg_907[5]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [5]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFACFFFCFFACFF0C)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_3_n_3 ),
        .I1(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[5]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(or_ln1918_reg_934),
        .I5(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_3 
       (.I0(pixIn_val_V_6_reg_907[5]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_1 
       (.I0(pixIn_val_V_6_reg_907[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [6]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2 
       (.I0(\icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(\icmp_ln1892_1_reg_929_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFACFFFCFFACFF0C)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_4_n_3 ),
        .I1(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[6]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(or_ln1918_reg_934),
        .I5(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_4 
       (.I0(pixIn_val_V_6_reg_907[6]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(cmp2_i322_fu_630_p2),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F8F8F888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_1 [7]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_3_n_3 ),
        .I4(pixIn_val_V_6_reg_907[7]),
        .I5(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I1(ap_phi_reg_pp0_iter2_pix_val_V_14_reg_322[7]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_3 
       (.I0(or_ln1918_reg_934),
        .I1(\icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ),
        .I2(\and_ln1918_reg_885_reg[0]_1 ),
        .I3(and_ln1918_reg_885_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[1]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[2]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[3]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[4]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[5]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[7]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_1 
       (.I0(pixIn_val_V_reg_893[0]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[0]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_reg_893[0]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[1]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h80AA00AA80000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I1(pixIn_val_V_reg_893[1]),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(and_ln1918_reg_885_pp0_iter1_reg),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[1]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_1 
       (.I0(pixIn_val_V_reg_893[2]),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[2]),
        .I1(and_ln1918_reg_885_pp0_iter1_reg),
        .I2(pixIn_val_V_reg_893[2]),
        .I3(or_ln1918_reg_934),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [3]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[3]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h80AA00AA80000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I1(pixIn_val_V_reg_893[3]),
        .I2(or_ln1918_reg_934),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I4(and_ln1918_reg_885_pp0_iter1_reg),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[3]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [4]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[4]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF700FF00F7000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_2 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(or_ln1918_reg_934),
        .I2(pixIn_val_V_reg_893[4]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[4]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [5]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[5]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF700FF00F7000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_2 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(or_ln1918_reg_934),
        .I2(pixIn_val_V_reg_893[5]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[5]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [6]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[6]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF700FF00F7000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_2 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(or_ln1918_reg_934),
        .I2(pixIn_val_V_reg_893[6]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[6]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAA8AAA8A0000AA8A)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln729_reg_853_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ovrlayYUV_full_n),
        .O(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_3_n_3 ),
        .I1(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_1 [7]),
        .I2(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ),
        .I3(pixIn_val_V_reg_893[7]),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF700FF00F7000000)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_3 
       (.I0(and_ln1918_reg_885_pp0_iter1_reg),
        .I1(or_ln1918_reg_934),
        .I2(pixIn_val_V_reg_893[7]),
        .I3(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ),
        .I5(ap_phi_reg_pp0_iter2_pix_val_V_reg_352[7]),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4 
       (.I0(icmp_ln1892_reg_924),
        .I1(icmp_ln1887_1_reg_919),
        .I2(icmp_ln1892_1_reg_929),
        .I3(icmp_ln1887_reg_914),
        .I4(\icmp_ln1892_1_reg_929_reg[0]_0 ),
        .I5(\icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322[6]_i_2_n_3 ),
        .I1(icmp_ln1892_reg_924),
        .I2(icmp_ln1887_1_reg_919),
        .I3(icmp_ln1892_1_reg_929),
        .I4(icmp_ln1887_reg_914),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6 
       (.I0(\icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(\and_ln1918_reg_885_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_6_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[0]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[1]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[2]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[3]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[4]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[5]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[6]_i_1_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_13_reg_3370),
        .D(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352[7]_i_2_n_3 ),
        .Q(\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_603_p2_carry
       (.CI(1'b0),
        .CO({boxBottom_fu_603_p2_carry_n_3,boxBottom_fu_603_p2_carry_n_4,boxBottom_fu_603_p2_carry_n_5,boxBottom_fu_603_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[3:0]),
        .O({boxBottom_fu_603_p2_carry_n_7,boxBottom_fu_603_p2_carry_n_8,boxBottom_fu_603_p2_carry_n_9,boxBottom_fu_603_p2_carry_n_10}),
        .S(i__carry_i_4__3_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_603_p2_carry__0
       (.CI(boxBottom_fu_603_p2_carry_n_3),
        .CO({boxBottom_fu_603_p2_carry__0_n_3,boxBottom_fu_603_p2_carry__0_n_4,boxBottom_fu_603_p2_carry__0_n_5,boxBottom_fu_603_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[7:4]),
        .O({boxBottom_fu_603_p2_carry__0_n_7,boxBottom_fu_603_p2_carry__0_n_8,boxBottom_fu_603_p2_carry__0_n_9,boxBottom_fu_603_p2_carry__0_n_10}),
        .S(i__carry__0_i_4__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_603_p2_carry__1
       (.CI(boxBottom_fu_603_p2_carry__0_n_3),
        .CO({boxBottom_fu_603_p2_carry__1_n_3,boxBottom_fu_603_p2_carry__1_n_4,boxBottom_fu_603_p2_carry__1_n_5,boxBottom_fu_603_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[11:8]),
        .O({boxBottom_fu_603_p2_carry__1_n_7,boxBottom_fu_603_p2_carry__1_n_8,boxBottom_fu_603_p2_carry__1_n_9,boxBottom_fu_603_p2_carry__1_n_10}),
        .S(i__carry__1_i_4__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_603_p2_carry__2
       (.CI(boxBottom_fu_603_p2_carry__1_n_3),
        .CO({NLW_boxBottom_fu_603_p2_carry__2_CO_UNCONNECTED[3],boxBottom_fu_603_p2_carry__2_n_4,boxBottom_fu_603_p2_carry__2_n_5,boxBottom_fu_603_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,boxRight_fu_598_p2_carry__2_0[14:12]}),
        .O({boxBottom_fu_603_p2_carry__2_n_7,boxBottom_fu_603_p2_carry__2_n_8,boxBottom_fu_603_p2_carry__2_n_9,boxBottom_fu_603_p2_carry__2_n_10}),
        .S({boxBottom_fu_603_p2_carry__2_i_1_n_3,i__carry__2_i_4__1_0}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_603_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(boxRight_fu_598_p2_carry__2_0[15]),
        .O(boxBottom_fu_603_p2_carry__2_i_1_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_598_p2_carry
       (.CI(1'b0),
        .CO({boxRight_fu_598_p2_carry_n_3,boxRight_fu_598_p2_carry_n_4,boxRight_fu_598_p2_carry_n_5,boxRight_fu_598_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[3:0]),
        .O({boxRight_fu_598_p2_carry_n_7,boxRight_fu_598_p2_carry_n_8,boxRight_fu_598_p2_carry_n_9,boxRight_fu_598_p2_carry_n_10}),
        .S(i__carry_i_4__4_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_598_p2_carry__0
       (.CI(boxRight_fu_598_p2_carry_n_3),
        .CO({boxRight_fu_598_p2_carry__0_n_3,boxRight_fu_598_p2_carry__0_n_4,boxRight_fu_598_p2_carry__0_n_5,boxRight_fu_598_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[7:4]),
        .O({boxRight_fu_598_p2_carry__0_n_7,boxRight_fu_598_p2_carry__0_n_8,boxRight_fu_598_p2_carry__0_n_9,boxRight_fu_598_p2_carry__0_n_10}),
        .S(i__carry__0_i_4__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_598_p2_carry__1
       (.CI(boxRight_fu_598_p2_carry__0_n_3),
        .CO({boxRight_fu_598_p2_carry__1_n_3,boxRight_fu_598_p2_carry__1_n_4,boxRight_fu_598_p2_carry__1_n_5,boxRight_fu_598_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(boxRight_fu_598_p2_carry__2_0[11:8]),
        .O({boxRight_fu_598_p2_carry__1_n_7,boxRight_fu_598_p2_carry__1_n_8,boxRight_fu_598_p2_carry__1_n_9,boxRight_fu_598_p2_carry__1_n_10}),
        .S(i__carry__1_i_4__2_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_598_p2_carry__2
       (.CI(boxRight_fu_598_p2_carry__1_n_3),
        .CO({NLW_boxRight_fu_598_p2_carry__2_CO_UNCONNECTED[3],boxRight_fu_598_p2_carry__2_n_4,boxRight_fu_598_p2_carry__2_n_5,boxRight_fu_598_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,boxRight_fu_598_p2_carry__2_0[14:12]}),
        .O({boxRight_fu_598_p2_carry__2_n_7,boxRight_fu_598_p2_carry__2_n_8,boxRight_fu_598_p2_carry__2_n_9,boxRight_fu_598_p2_carry__2_n_10}),
        .S({boxRight_fu_598_p2_carry__2_i_1_n_3,i__carry__2_i_4__2_0}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_598_p2_carry__2_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .I1(boxRight_fu_598_p2_carry__2_0[15]),
        .O(boxRight_fu_598_p2_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_6 
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [15]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [7]),
        .I2(\icmp_ln1887_1_reg_919_reg[0]_0 [5]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [10]),
        .I4(icmp_ln729_fu_389_p223_in),
        .I5(\icmp_ln1887_1_reg_919_reg[0]_0 [11]),
        .O(\boxVCoord[15]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_9 
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [2]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [6]),
        .I2(\icmp_ln1887_1_reg_919_reg[0]_0 [8]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [9]),
        .O(\boxVCoord[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \boxVCoord_loc_0_fu_100[15]_i_6 
       (.I0(\boxVCoord_loc_0_fu_100[15]_i_3_0 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .I2(icmp_ln729_fu_389_p223_in),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [2]),
        .I4(\icmp_ln1887_1_reg_919_reg[0]_0 [13]),
        .I5(\boxVCoord_loc_0_fu_100[15]_i_3_1 ),
        .O(\boxVCoord_loc_0_fu_100[15]_i_6_n_3 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln729_fu_389_p223_in),
        .D(D),
        .DI(ap_phi_mux_empty_61_phi_fu_291_p8),
        .E(x_fu_126),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_4),
        .SS(SS),
        .and_ln1918_reg_885(and_ln1918_reg_885),
        .\and_ln1918_reg_885_reg[0] (icmp_ln1918_1_fu_549_p2),
        .\and_ln1918_reg_885_reg[0]_0 (\and_ln1918_reg_885_reg[0]_1 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\icmp_ln729_reg_853_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (E),
        .ap_NS_fsm12_out(ap_NS_fsm12_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(x_2_fu_395_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_x_1(ap_sig_allocacmp_x_1[0]),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_104_reg[15] (\boxHCoord_loc_0_fu_104_reg[15]_0 ),
        .\boxHCoord_loc_0_fu_104_reg[15]_0 (\boxHCoord_loc_0_fu_104_reg[15] ),
        .\boxHCoord_loc_0_fu_104_reg[15]_1 (\boxHCoord_loc_0_fu_104_reg[13] ),
        .\boxHCoord_loc_0_fu_104_reg[8] (flow_control_loop_pipe_sequential_init_U_n_102),
        .\boxHCoord_reg[15] (\boxHCoord_reg[15] ),
        .\boxHCoord_reg[7] (\boxHCoord_reg[7] [7:1]),
        .\boxVCoord[15]_i_2_0 (\boxVCoord[15]_i_9_n_3 ),
        .\boxVCoord[15]_i_2_1 ({\icmp_ln1887_1_reg_919_reg[0]_0 [14:12],\icmp_ln1887_1_reg_919_reg[0]_0 [4:3],\icmp_ln1887_1_reg_919_reg[0]_0 [1:0]}),
        .\boxVCoord_loc_0_fu_100[15]_i_3_0 (\boxVCoord_loc_0_fu_100[15]_i_3 ),
        .\boxVCoord_loc_0_fu_100_reg[15] (\boxVCoord_loc_0_fu_100_reg[15] ),
        .\boxVCoord_loc_0_fu_100_reg[15]_0 (\boxVCoord_loc_0_fu_100[15]_i_6_n_3 ),
        .\boxVCoord_loc_0_fu_100_reg[8] (flow_control_loop_pipe_sequential_init_U_n_103),
        .\boxVCoord_reg[15] (\boxVCoord_reg[15] ),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_100),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg_0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_ap_start_reg_reg),
        .hDir(hDir),
        .\hDir_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\hDir_reg[0]_0 ({flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93}),
        .\hDir_reg[0]_1 ({flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97}),
        .\hDir_reg[0]_2 (icmp_ln1844_fu_421_p2),
        .\hDir_reg[0]_3 (icmp_ln1849_fu_433_p2),
        .\hDir_reg[0]_4 (\icmp_ln1892_1_reg_929_reg[0]_0 ),
        .\hDir_reg[0]_5 (\boxVCoord[15]_i_6_n_3 ),
        .icmp_ln1918_1_fu_549_p2_carry__0(icmp_ln1918_1_fu_549_p2_carry__0_1),
        .icmp_ln1918_reg_526(icmp_ln1918_reg_526),
        .\icmp_ln1918_reg_526_reg[0] (flow_control_loop_pipe_sequential_init_U_n_99),
        .\icmp_ln729_reg_853_reg[0] (\icmp_ln729_reg_853_reg[0]_5 ),
        .\int_crossHairX_reg[0] (flow_control_loop_pipe_sequential_init_U_n_67),
        .\int_crossHairX_reg[15] (flow_control_loop_pipe_sequential_init_U_n_104),
        .\int_width_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .vDir(vDir),
        .\vDir_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\vDir_reg[0]_0 (ap_phi_mux_empty_60_phi_fu_308_p8),
        .\vDir_reg[0]_1 ({flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\vDir_reg[0]_2 ({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90}),
        .\vDir_reg[0]_3 (icmp_ln1856_fu_453_p2),
        .\vDir_reg[0]_4 (icmp_ln1861_fu_465_p2),
        .\x_1_reg_841_reg[15] ({\x_fu_126_reg_n_3_[15] ,\x_fu_126_reg_n_3_[14] ,\x_fu_126_reg_n_3_[13] ,\x_fu_126_reg_n_3_[12] ,\x_fu_126_reg_n_3_[11] ,\x_fu_126_reg_n_3_[10] ,\x_fu_126_reg_n_3_[9] ,\x_fu_126_reg_n_3_[8] ,\x_fu_126_reg_n_3_[7] ,\x_fu_126_reg_n_3_[6] ,\x_fu_126_reg_n_3_[5] ,\x_fu_126_reg_n_3_[4] ,\x_fu_126_reg_n_3_[3] ,\x_fu_126_reg_n_3_[2] ,\x_fu_126_reg_n_3_[1] ,\x_fu_126_reg_n_3_[0] }),
        .\x_fu_126_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80}),
        .\x_fu_126_reg[15] ({ap_sig_allocacmp_x_1[15],\x_fu_126_reg[14]_0 ,ap_sig_allocacmp_x_1[2:1]}),
        .\x_fu_126_reg[15]_0 ({flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83}),
        .\x_fu_126_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .\x_fu_126_reg[8] ({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(hDir),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [7]),
        .I1(boxBottom_fu_603_p2_carry__0_n_7),
        .O(i__carry__0_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(x_1_reg_841[7]),
        .I1(boxRight_fu_598_p2_carry__0_n_7),
        .O(i__carry__0_i_1__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [6]),
        .I1(boxBottom_fu_603_p2_carry__0_n_8),
        .O(i__carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(x_1_reg_841[6]),
        .I1(boxRight_fu_598_p2_carry__0_n_8),
        .O(i__carry__0_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [5]),
        .I1(boxBottom_fu_603_p2_carry__0_n_9),
        .O(i__carry__0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(x_1_reg_841[5]),
        .I1(boxRight_fu_598_p2_carry__0_n_9),
        .O(i__carry__0_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [4]),
        .I1(boxBottom_fu_603_p2_carry__0_n_10),
        .O(i__carry__0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(x_1_reg_841[4]),
        .I1(boxRight_fu_598_p2_carry__0_n_10),
        .O(i__carry__0_i_4__2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .O(i__carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(Q[8]),
        .O(i__carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [11]),
        .I1(boxBottom_fu_603_p2_carry__1_n_7),
        .O(i__carry__1_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__2
       (.I0(x_1_reg_841[11]),
        .I1(boxRight_fu_598_p2_carry__1_n_7),
        .O(i__carry__1_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .O(i__carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(i__carry__1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [10]),
        .I1(boxBottom_fu_603_p2_carry__1_n_8),
        .O(i__carry__1_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(x_1_reg_841[10]),
        .I1(boxRight_fu_598_p2_carry__1_n_8),
        .O(i__carry__1_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .O(i__carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(i__carry__1_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [9]),
        .I1(boxBottom_fu_603_p2_carry__1_n_9),
        .O(i__carry__1_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(x_1_reg_841[9]),
        .I1(boxRight_fu_598_p2_carry__1_n_9),
        .O(i__carry__1_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .O(i__carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(i__carry__1_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [8]),
        .I1(boxBottom_fu_603_p2_carry__1_n_10),
        .O(i__carry__1_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(x_1_reg_841[8]),
        .I1(boxRight_fu_598_p2_carry__1_n_10),
        .O(i__carry__1_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [15]),
        .I1(boxBottom_fu_603_p2_carry__2_n_7),
        .O(i__carry__2_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(x_1_reg_841[15]),
        .I1(boxRight_fu_598_p2_carry__2_n_7),
        .O(i__carry__2_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [14]),
        .I1(boxBottom_fu_603_p2_carry__2_n_8),
        .O(i__carry__2_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(x_1_reg_841[14]),
        .I1(boxRight_fu_598_p2_carry__2_n_8),
        .O(i__carry__2_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [13]),
        .I1(boxBottom_fu_603_p2_carry__2_n_9),
        .O(i__carry__2_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(x_1_reg_841[13]),
        .I1(boxRight_fu_598_p2_carry__2_n_9),
        .O(i__carry__2_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [12]),
        .I1(boxBottom_fu_603_p2_carry__2_n_10),
        .O(i__carry__2_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(x_1_reg_841[12]),
        .I1(boxRight_fu_598_p2_carry__2_n_10),
        .O(i__carry__2_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [3]),
        .I1(boxBottom_fu_603_p2_carry_n_7),
        .O(i__carry_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(x_1_reg_841[3]),
        .I1(boxRight_fu_598_p2_carry_n_7),
        .O(i__carry_i_1__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [2]),
        .I1(boxBottom_fu_603_p2_carry_n_8),
        .O(i__carry_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__4
       (.I0(x_1_reg_841[2]),
        .I1(boxRight_fu_598_p2_carry_n_8),
        .O(i__carry_i_2__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [1]),
        .I1(boxBottom_fu_603_p2_carry_n_9),
        .O(i__carry_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(x_1_reg_841[1]),
        .I1(boxRight_fu_598_p2_carry_n_9),
        .O(i__carry_i_3__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [0]),
        .I1(boxBottom_fu_603_p2_carry_n_10),
        .O(i__carry_i_4__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__4
       (.I0(x_1_reg_841[0]),
        .I1(boxRight_fu_598_p2_carry_n_10),
        .O(i__carry_i_4__4_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1844_fu_421_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1844_fu_421_p2_carry_n_3,icmp_ln1844_fu_421_p2_carry_n_4,icmp_ln1844_fu_421_p2_carry_n_5,icmp_ln1844_fu_421_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1844_fu_421_p2_carry_i_1_n_3,icmp_ln1844_fu_421_p2_carry_i_2_n_3,icmp_ln1844_fu_421_p2_carry_i_3_n_3,icmp_ln1844_fu_421_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1844_fu_421_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1844_fu_421_p2_carry_i_5_n_3,icmp_ln1844_fu_421_p2_carry_i_6_n_3,icmp_ln1844_fu_421_p2_carry_i_7_n_3,icmp_ln1844_fu_421_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1844_fu_421_p2_carry__0
       (.CI(icmp_ln1844_fu_421_p2_carry_n_3),
        .CO({icmp_ln1844_fu_421_p2,icmp_ln1844_fu_421_p2_carry__0_n_4,icmp_ln1844_fu_421_p2_carry__0_n_5,icmp_ln1844_fu_421_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1844_fu_421_p2_carry__0_i_1_n_3,icmp_ln1844_fu_421_p2_carry__0_i_2_n_3,icmp_ln1844_fu_421_p2_carry__0_i_3_n_3,icmp_ln1844_fu_421_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1844_fu_421_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\hDir_reg[0]_0 ,icmp_ln1844_fu_421_p2_carry__0_i_7_n_3,icmp_ln1844_fu_421_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry__0_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[3]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [14]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[2]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry__0_i_2
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [13]),
        .I1(icmp_ln1844_fu_421_p2_carry__0_0[1]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [12]),
        .I3(icmp_ln1844_fu_421_p2_carry__0_0[0]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry__0_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[11]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[10]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry__0_i_4
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[9]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[8]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry__0_i_7
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[11]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[10]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry__0_i_8
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[9]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[8]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .O(icmp_ln1844_fu_421_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[7]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[6]),
        .O(icmp_ln1844_fu_421_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry_i_2
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[5]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[4]),
        .O(icmp_ln1844_fu_421_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[3]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[2]),
        .O(icmp_ln1844_fu_421_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_421_p2_carry_i_4
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[1]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[0]),
        .O(icmp_ln1844_fu_421_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry_i_5
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[7]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[6]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .O(icmp_ln1844_fu_421_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry_i_6
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[5]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[4]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .O(icmp_ln1844_fu_421_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry_i_7
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[3]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[2]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .O(icmp_ln1844_fu_421_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_421_p2_carry_i_8
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[1]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out[0]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .O(icmp_ln1844_fu_421_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1849_fu_433_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1849_fu_433_p2_carry_n_3,icmp_ln1849_fu_433_p2_carry_n_4,icmp_ln1849_fu_433_p2_carry_n_5,icmp_ln1849_fu_433_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1849_fu_433_p2_carry_i_1_n_3,icmp_ln1849_fu_433_p2_carry_i_2_n_3,icmp_ln1849_fu_433_p2_carry_i_3_n_3,icmp_ln1849_fu_433_p2_carry__0_0}),
        .O(NLW_icmp_ln1849_fu_433_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1849_fu_433_p2_carry__0_1,icmp_ln1849_fu_433_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1849_fu_433_p2_carry__0
       (.CI(icmp_ln1849_fu_433_p2_carry_n_3),
        .CO({icmp_ln1849_fu_433_p2,icmp_ln1849_fu_433_p2_carry__0_n_4,icmp_ln1849_fu_433_p2_carry__0_n_5,icmp_ln1849_fu_433_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1849_fu_433_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1849_fu_433_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1849_fu_433_p2_carry__0_i_2_n_3,icmp_ln1849_fu_433_p2_carry__0_i_3_n_3,icmp_ln1849_fu_433_p2_carry__0_i_4_n_3,icmp_ln1849_fu_433_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1849_fu_433_p2_carry__0_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(\boxHCoord_reg[7] [7]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .O(icmp_ln1849_fu_433_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_433_p2_carry__0_i_2
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [14]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .O(icmp_ln1849_fu_433_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_433_p2_carry__0_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [13]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [12]),
        .O(icmp_ln1849_fu_433_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_433_p2_carry__0_i_4
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .O(icmp_ln1849_fu_433_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_433_p2_carry__0_i_5
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(\boxHCoord_reg[7] [7]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .O(icmp_ln1849_fu_433_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_433_p2_carry_i_1
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I1(\boxHCoord_reg[7] [6]),
        .I2(\boxHCoord_reg[7] [5]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .O(icmp_ln1849_fu_433_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_433_p2_carry_i_2
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I1(\boxHCoord_reg[7] [4]),
        .I2(\boxHCoord_reg[7] [3]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .O(icmp_ln1849_fu_433_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_433_p2_carry_i_3
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I1(\boxHCoord_reg[7] [2]),
        .I2(\boxHCoord_reg[7] [1]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .O(icmp_ln1849_fu_433_p2_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_433_p2_carry_i_8
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .I1(\boxHCoord_reg[7] [0]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .O(icmp_ln1849_fu_433_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1856_fu_453_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1856_fu_453_p2_carry_n_3,icmp_ln1856_fu_453_p2_carry_n_4,icmp_ln1856_fu_453_p2_carry_n_5,icmp_ln1856_fu_453_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1856_fu_453_p2_carry_i_1_n_3,icmp_ln1856_fu_453_p2_carry_i_2_n_3,icmp_ln1856_fu_453_p2_carry_i_3_n_3,icmp_ln1856_fu_453_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1856_fu_453_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1856_fu_453_p2_carry_i_5_n_3,icmp_ln1856_fu_453_p2_carry_i_6_n_3,icmp_ln1856_fu_453_p2_carry_i_7_n_3,icmp_ln1856_fu_453_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1856_fu_453_p2_carry__0
       (.CI(icmp_ln1856_fu_453_p2_carry_n_3),
        .CO({icmp_ln1856_fu_453_p2,icmp_ln1856_fu_453_p2_carry__0_n_4,icmp_ln1856_fu_453_p2_carry__0_n_5,icmp_ln1856_fu_453_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1856_fu_453_p2_carry__0_i_1_n_3,icmp_ln1856_fu_453_p2_carry__0_i_2_n_3,icmp_ln1856_fu_453_p2_carry__0_i_3_n_3,icmp_ln1856_fu_453_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1856_fu_453_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({\vDir_reg[0]_0 ,icmp_ln1856_fu_453_p2_carry__0_i_7_n_3,icmp_ln1856_fu_453_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_0[3]),
        .I2(Q[14]),
        .I3(icmp_ln1856_fu_453_p2_carry__0_0[2]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(icmp_ln1856_fu_453_p2_carry__0_0[1]),
        .I2(Q[12]),
        .I3(icmp_ln1856_fu_453_p2_carry__0_0[0]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[11]),
        .I2(Q[10]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[10]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[9]),
        .I2(Q[8]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[8]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry__0_i_7
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[11]),
        .I1(Q[11]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[10]),
        .I3(Q[10]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry__0_i_8
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[9]),
        .I1(Q[9]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[8]),
        .I3(Q[8]),
        .O(icmp_ln1856_fu_453_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry_i_1
       (.I0(Q[7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[7]),
        .I2(Q[6]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[6]),
        .O(icmp_ln1856_fu_453_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry_i_2
       (.I0(Q[5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[5]),
        .I2(Q[4]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[4]),
        .O(icmp_ln1856_fu_453_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[3]),
        .I2(Q[2]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[2]),
        .O(icmp_ln1856_fu_453_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_453_p2_carry_i_4
       (.I0(Q[1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[1]),
        .I2(Q[0]),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[0]),
        .O(icmp_ln1856_fu_453_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry_i_5
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[7]),
        .I1(Q[7]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[6]),
        .I3(Q[6]),
        .O(icmp_ln1856_fu_453_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry_i_6
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[5]),
        .I1(Q[5]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[4]),
        .I3(Q[4]),
        .O(icmp_ln1856_fu_453_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry_i_7
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[3]),
        .I1(Q[3]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[2]),
        .I3(Q[2]),
        .O(icmp_ln1856_fu_453_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_453_p2_carry_i_8
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[1]),
        .I1(Q[1]),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax[0]),
        .I3(Q[0]),
        .O(icmp_ln1856_fu_453_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1861_fu_465_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1861_fu_465_p2_carry_n_3,icmp_ln1861_fu_465_p2_carry_n_4,icmp_ln1861_fu_465_p2_carry_n_5,icmp_ln1861_fu_465_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1861_fu_465_p2_carry_i_1_n_3,icmp_ln1861_fu_465_p2_carry_i_2_n_3,icmp_ln1861_fu_465_p2_carry_i_3_n_3,icmp_ln1861_fu_465_p2_carry__0_0}),
        .O(NLW_icmp_ln1861_fu_465_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1861_fu_465_p2_carry__0_1,icmp_ln1861_fu_465_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1861_fu_465_p2_carry__0
       (.CI(icmp_ln1861_fu_465_p2_carry_n_3),
        .CO({icmp_ln1861_fu_465_p2,icmp_ln1861_fu_465_p2_carry__0_n_4,icmp_ln1861_fu_465_p2_carry__0_n_5,icmp_ln1861_fu_465_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1861_fu_465_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1861_fu_465_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1861_fu_465_p2_carry__0_i_2_n_3,icmp_ln1861_fu_465_p2_carry__0_i_3_n_3,icmp_ln1861_fu_465_p2_carry__0_i_4_n_3,icmp_ln1861_fu_465_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1861_fu_465_p2_carry__0_i_1
       (.I0(Q[9]),
        .I1(\boxHCoord_reg[7] [7]),
        .I2(Q[8]),
        .O(icmp_ln1861_fu_465_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_465_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(icmp_ln1861_fu_465_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_465_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(icmp_ln1861_fu_465_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_465_p2_carry__0_i_4
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(icmp_ln1861_fu_465_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_465_p2_carry__0_i_5
       (.I0(Q[9]),
        .I1(\boxHCoord_reg[7] [7]),
        .I2(Q[8]),
        .O(icmp_ln1861_fu_465_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1861_fu_465_p2_carry_i_1
       (.I0(Q[7]),
        .I1(\boxHCoord_reg[7] [6]),
        .I2(\boxHCoord_reg[7] [5]),
        .I3(Q[6]),
        .O(icmp_ln1861_fu_465_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1861_fu_465_p2_carry_i_2
       (.I0(Q[5]),
        .I1(\boxHCoord_reg[7] [4]),
        .I2(\boxHCoord_reg[7] [3]),
        .I3(Q[4]),
        .O(icmp_ln1861_fu_465_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1861_fu_465_p2_carry_i_3
       (.I0(Q[3]),
        .I1(\boxHCoord_reg[7] [2]),
        .I2(\boxHCoord_reg[7] [1]),
        .I3(Q[2]),
        .O(icmp_ln1861_fu_465_p2_carry_i_3_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_465_p2_carry_i_8
       (.I0(Q[0]),
        .I1(\boxHCoord_reg[7] [0]),
        .I2(Q[1]),
        .O(icmp_ln1861_fu_465_p2_carry_i_8_n_3));
  FDRE \icmp_ln1887_1_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1887_1_reg_9190),
        .D(icmp_ln1887_1_fu_613_p2),
        .Q(icmp_ln1887_1_reg_919),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1887_fu_608_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1887_fu_608_p2_carry_n_3,icmp_ln1887_fu_608_p2_carry_n_4,icmp_ln1887_fu_608_p2_carry_n_5,icmp_ln1887_fu_608_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1887_fu_608_p2_carry_i_1_n_3,icmp_ln1887_fu_608_p2_carry_i_2_n_3,icmp_ln1887_fu_608_p2_carry_i_3_n_3,icmp_ln1887_fu_608_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1887_fu_608_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1887_fu_608_p2_carry_i_5_n_3,icmp_ln1887_fu_608_p2_carry_i_6_n_3,icmp_ln1887_fu_608_p2_carry_i_7_n_3,icmp_ln1887_fu_608_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1887_fu_608_p2_carry__0
       (.CI(icmp_ln1887_fu_608_p2_carry_n_3),
        .CO({icmp_ln1887_fu_608_p2,icmp_ln1887_fu_608_p2_carry__0_n_4,icmp_ln1887_fu_608_p2_carry__0_n_5,icmp_ln1887_fu_608_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1887_fu_608_p2_carry__0_i_1_n_3,icmp_ln1887_fu_608_p2_carry__0_i_2_n_3,icmp_ln1887_fu_608_p2_carry__0_i_3_n_3,icmp_ln1887_fu_608_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1887_fu_608_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1887_fu_608_p2_carry__0_i_5_n_3,icmp_ln1887_fu_608_p2_carry__0_i_6_n_3,icmp_ln1887_fu_608_p2_carry__0_i_7_n_3,icmp_ln1887_fu_608_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry__0_i_1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [15]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [14]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry__0_i_2
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [13]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [12]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry__0_i_3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [11]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [10]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry__0_i_4
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [9]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [8]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [15]),
        .I2(Q[14]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [14]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry__0_i_6
       (.I0(Q[13]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [13]),
        .I2(Q[12]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [12]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [11]),
        .I2(Q[10]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [10]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [9]),
        .I2(Q[8]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [8]),
        .O(icmp_ln1887_fu_608_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry_i_1
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [7]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [6]),
        .O(icmp_ln1887_fu_608_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry_i_2
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [5]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [4]),
        .O(icmp_ln1887_fu_608_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry_i_3
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [2]),
        .O(icmp_ln1887_fu_608_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1887_fu_608_p2_carry_i_4
       (.I0(\icmp_ln1887_1_reg_919_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [0]),
        .O(icmp_ln1887_fu_608_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry_i_5
       (.I0(Q[7]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [7]),
        .I2(Q[6]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [6]),
        .O(icmp_ln1887_fu_608_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry_i_6
       (.I0(Q[5]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [5]),
        .I2(Q[4]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [4]),
        .O(icmp_ln1887_fu_608_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry_i_7
       (.I0(Q[3]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [3]),
        .I2(Q[2]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [2]),
        .O(icmp_ln1887_fu_608_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1887_fu_608_p2_carry_i_8
       (.I0(Q[1]),
        .I1(\icmp_ln1887_1_reg_919_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(\icmp_ln1887_1_reg_919_reg[0]_0 [0]),
        .O(icmp_ln1887_fu_608_p2_carry_i_8_n_3));
  LUT6 #(
    .INIT(64'h000000000000B0BB)) 
    \icmp_ln1887_reg_914[0]_i_1 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln729_reg_853_reg[0]_0 ),
        .I5(\icmp_ln1892_1_reg_929_reg[0]_0 ),
        .O(icmp_ln1887_1_reg_9190));
  FDRE \icmp_ln1887_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1887_1_reg_9190),
        .D(icmp_ln1887_fu_608_p2),
        .Q(icmp_ln1887_reg_914),
        .R(1'b0));
  FDRE \icmp_ln1892_1_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1887_1_reg_9190),
        .D(icmp_ln1892_1_fu_623_p2),
        .Q(icmp_ln1892_1_reg_929),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1892_fu_618_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1892_fu_618_p2_carry_n_3,icmp_ln1892_fu_618_p2_carry_n_4,icmp_ln1892_fu_618_p2_carry_n_5,icmp_ln1892_fu_618_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1892_fu_618_p2_carry_i_1_n_3,icmp_ln1892_fu_618_p2_carry_i_2_n_3,icmp_ln1892_fu_618_p2_carry_i_3_n_3,icmp_ln1892_fu_618_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1892_fu_618_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1892_fu_618_p2_carry_i_5_n_3,icmp_ln1892_fu_618_p2_carry_i_6_n_3,icmp_ln1892_fu_618_p2_carry_i_7_n_3,icmp_ln1892_fu_618_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1892_fu_618_p2_carry__0
       (.CI(icmp_ln1892_fu_618_p2_carry_n_3),
        .CO({icmp_ln1892_fu_618_p2,icmp_ln1892_fu_618_p2_carry__0_n_4,icmp_ln1892_fu_618_p2_carry__0_n_5,icmp_ln1892_fu_618_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1892_fu_618_p2_carry__0_i_1_n_3,icmp_ln1892_fu_618_p2_carry__0_i_2_n_3,icmp_ln1892_fu_618_p2_carry__0_i_3_n_3,icmp_ln1892_fu_618_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1892_fu_618_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1892_fu_618_p2_carry__0_i_5_n_3,icmp_ln1892_fu_618_p2_carry__0_i_6_n_3,icmp_ln1892_fu_618_p2_carry__0_i_7_n_3,icmp_ln1892_fu_618_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry__0_i_1
       (.I0(x_1_reg_841[15]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [14]),
        .I3(x_1_reg_841[14]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry__0_i_2
       (.I0(x_1_reg_841[13]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [13]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [12]),
        .I3(x_1_reg_841[12]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry__0_i_3
       (.I0(x_1_reg_841[11]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .I3(x_1_reg_841[10]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry__0_i_4
       (.I0(x_1_reg_841[9]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .I3(x_1_reg_841[8]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry__0_i_5
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [15]),
        .I1(x_1_reg_841[15]),
        .I2(x_1_reg_841[14]),
        .I3(\boxHCoord_loc_0_fu_104_reg[15] [14]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry__0_i_6
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [13]),
        .I1(x_1_reg_841[13]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [12]),
        .I3(x_1_reg_841[12]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry__0_i_7
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [11]),
        .I1(x_1_reg_841[11]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [10]),
        .I3(x_1_reg_841[10]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry__0_i_8
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [9]),
        .I1(x_1_reg_841[9]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [8]),
        .I3(x_1_reg_841[8]),
        .O(icmp_ln1892_fu_618_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry_i_1
       (.I0(x_1_reg_841[7]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .I3(x_1_reg_841[6]),
        .O(icmp_ln1892_fu_618_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry_i_2
       (.I0(x_1_reg_841[5]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .I3(x_1_reg_841[4]),
        .O(icmp_ln1892_fu_618_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry_i_3
       (.I0(x_1_reg_841[3]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .I3(x_1_reg_841[2]),
        .O(icmp_ln1892_fu_618_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1892_fu_618_p2_carry_i_4
       (.I0(x_1_reg_841[1]),
        .I1(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .I3(x_1_reg_841[0]),
        .O(icmp_ln1892_fu_618_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry_i_5
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [7]),
        .I1(x_1_reg_841[7]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [6]),
        .I3(x_1_reg_841[6]),
        .O(icmp_ln1892_fu_618_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry_i_6
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [5]),
        .I1(x_1_reg_841[5]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [4]),
        .I3(x_1_reg_841[4]),
        .O(icmp_ln1892_fu_618_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry_i_7
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [3]),
        .I1(x_1_reg_841[3]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [2]),
        .I3(x_1_reg_841[2]),
        .O(icmp_ln1892_fu_618_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1892_fu_618_p2_carry_i_8
       (.I0(\boxHCoord_loc_0_fu_104_reg[15] [1]),
        .I1(x_1_reg_841[1]),
        .I2(\boxHCoord_loc_0_fu_104_reg[15] [0]),
        .I3(x_1_reg_841[0]),
        .O(icmp_ln1892_fu_618_p2_carry_i_8_n_3));
  FDRE \icmp_ln1892_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1887_1_reg_9190),
        .D(icmp_ln1892_fu_618_p2),
        .Q(icmp_ln1892_reg_924),
        .R(1'b0));
  CARRY4 icmp_ln1918_1_fu_549_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1918_1_fu_549_p2_carry_n_3,icmp_ln1918_1_fu_549_p2_carry_n_4,icmp_ln1918_1_fu_549_p2_carry_n_5,icmp_ln1918_1_fu_549_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_icmp_ln1918_1_fu_549_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1918_1_fu_549_p2_carry__0_0,flow_control_loop_pipe_sequential_init_U_n_67}));
  CARRY4 icmp_ln1918_1_fu_549_p2_carry__0
       (.CI(icmp_ln1918_1_fu_549_p2_carry_n_3),
        .CO({NLW_icmp_ln1918_1_fu_549_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1918_1_fu_549_p2,icmp_ln1918_1_fu_549_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_icmp_ln1918_1_fu_549_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_104,\and_ln1918_reg_885_reg[0]_0 }));
  CARRY4 \icmp_ln729_fu_389_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln729_fu_389_p2_inferred__0/i__carry_n_3 ,\icmp_ln729_fu_389_p2_inferred__0/i__carry_n_4 ,\icmp_ln729_fu_389_p2_inferred__0/i__carry_n_5 ,\icmp_ln729_fu_389_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}));
  CARRY4 \icmp_ln729_fu_389_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln729_fu_389_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],icmp_ln729_fu_389_p223_in,\icmp_ln729_fu_389_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln729_fu_389_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65}));
  LUT5 #(
    .INIT(32'hFBFB00FB)) 
    \icmp_ln729_reg_853[0]_i_1 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln729_reg_853_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln729_reg_853_reg[0]_0 ),
        .Q(\icmp_ln729_reg_853_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln729_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln729_fu_389_p223_in),
        .Q(\icmp_ln729_reg_853_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    internal_empty_n_i_2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\icmp_ln729_reg_853_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\icmp_ln729_reg_853_reg[0]_1 ),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    internal_full_n_i_3
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .I5(\icmp_ln729_reg_853_reg[0]_0 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1] [0]),
        .I1(\icmp_ln729_reg_853_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\icmp_ln729_reg_853_reg[0]_1 ),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg[1] [1]),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hBF40404040404040)) 
    \mOutPtr[4]_i_1 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\icmp_ln729_reg_853_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(\icmp_ln729_reg_853_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \mOutPtr[4]_i_3 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\icmp_ln729_reg_853_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(\icmp_ln729_reg_853_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \mOutPtr[4]_i_3__0 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr01_out),
        .O(\icmp_ln729_reg_853_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    \or_ln1918_reg_934[0]_i_1 
       (.I0(and_ln1918_reg_885),
        .I1(cmp2_i322_fu_630_p2),
        .I2(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .I3(\and_ln1918_reg_885_reg[0]_1 ),
        .I4(or_ln1918_reg_934),
        .O(\or_ln1918_reg_934[0]_i_1_n_3 ));
  FDRE \or_ln1918_reg_934_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1918_reg_934[0]_i_1_n_3 ),
        .Q(or_ln1918_reg_934),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[8]),
        .Q(pixIn_val_V_5_reg_900[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[9]),
        .Q(pixIn_val_V_5_reg_900[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[10]),
        .Q(pixIn_val_V_5_reg_900[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[11]),
        .Q(pixIn_val_V_5_reg_900[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[12]),
        .Q(pixIn_val_V_5_reg_900[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[13]),
        .Q(pixIn_val_V_5_reg_900[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[14]),
        .Q(pixIn_val_V_5_reg_900[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[15]),
        .Q(pixIn_val_V_5_reg_900[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[16]),
        .Q(pixIn_val_V_6_reg_907[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[17]),
        .Q(pixIn_val_V_6_reg_907[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[18]),
        .Q(pixIn_val_V_6_reg_907[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[19]),
        .Q(pixIn_val_V_6_reg_907[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[20]),
        .Q(pixIn_val_V_6_reg_907[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[21]),
        .Q(pixIn_val_V_6_reg_907[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[22]),
        .Q(pixIn_val_V_6_reg_907[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_6_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[23]),
        .Q(pixIn_val_V_6_reg_907[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51510051)) 
    \pixIn_val_V_reg_893[7]_i_1 
       (.I0(\icmp_ln729_reg_853_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(\pixIn_val_V_reg_893[7]_i_1_n_3 ));
  FDRE \pixIn_val_V_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[0]),
        .Q(pixIn_val_V_reg_893[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[1] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[1]),
        .Q(pixIn_val_V_reg_893[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[2] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[2]),
        .Q(pixIn_val_V_reg_893[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[3] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[3]),
        .Q(pixIn_val_V_reg_893[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[4] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[4]),
        .Q(pixIn_val_V_reg_893[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[5] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[5]),
        .Q(pixIn_val_V_reg_893[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[6] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[6]),
        .Q(pixIn_val_V_reg_893[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_893_reg[7] 
       (.C(ap_clk),
        .CE(\pixIn_val_V_reg_893[7]_i_1_n_3 ),
        .D(out[7]),
        .Q(pixIn_val_V_reg_893[7]),
        .R(1'b0));
  FDRE \trunc_ln729_reg_847_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_1_reg_841[0]),
        .Q(trunc_ln729_reg_847_pp0_iter1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(vDir),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1[0]),
        .Q(x_1_reg_841[0]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [7]),
        .Q(x_1_reg_841[10]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [8]),
        .Q(x_1_reg_841[11]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [9]),
        .Q(x_1_reg_841[12]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [10]),
        .Q(x_1_reg_841[13]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [11]),
        .Q(x_1_reg_841[14]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1[15]),
        .Q(x_1_reg_841[15]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1[1]),
        .Q(x_1_reg_841[1]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_1[2]),
        .Q(x_1_reg_841[2]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [0]),
        .Q(x_1_reg_841[3]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [1]),
        .Q(x_1_reg_841[4]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [2]),
        .Q(x_1_reg_841[5]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [3]),
        .Q(x_1_reg_841[6]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [4]),
        .Q(x_1_reg_841[7]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [5]),
        .Q(x_1_reg_841[8]),
        .R(1'b0));
  FDRE \x_1_reg_841_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_126_reg[14]_0 [6]),
        .Q(x_1_reg_841[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_395_p2_carry
       (.CI(1'b0),
        .CO({x_2_fu_395_p2_carry_n_3,x_2_fu_395_p2_carry_n_4,x_2_fu_395_p2_carry_n_5,x_2_fu_395_p2_carry_n_6}),
        .CYINIT(ap_sig_allocacmp_x_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_395_p2[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_395_p2_carry__0
       (.CI(x_2_fu_395_p2_carry_n_3),
        .CO({x_2_fu_395_p2_carry__0_n_3,x_2_fu_395_p2_carry__0_n_4,x_2_fu_395_p2_carry__0_n_5,x_2_fu_395_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_395_p2[8:5]),
        .S({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_395_p2_carry__1
       (.CI(x_2_fu_395_p2_carry__0_n_3),
        .CO({x_2_fu_395_p2_carry__1_n_3,x_2_fu_395_p2_carry__1_n_4,x_2_fu_395_p2_carry__1_n_5,x_2_fu_395_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_395_p2[12:9]),
        .S({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 x_2_fu_395_p2_carry__2
       (.CI(x_2_fu_395_p2_carry__1_n_3),
        .CO({NLW_x_2_fu_395_p2_carry__2_CO_UNCONNECTED[3:2],x_2_fu_395_p2_carry__2_n_5,x_2_fu_395_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_x_2_fu_395_p2_carry__2_O_UNCONNECTED[3],x_2_fu_395_p2[15:13]}),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83}));
  FDRE \x_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[0]),
        .Q(\x_fu_126_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[10]),
        .Q(\x_fu_126_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[11]),
        .Q(\x_fu_126_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[12]),
        .Q(\x_fu_126_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[13]),
        .Q(\x_fu_126_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[14]),
        .Q(\x_fu_126_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[15]),
        .Q(\x_fu_126_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[1]),
        .Q(\x_fu_126_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[2]),
        .Q(\x_fu_126_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[3]),
        .Q(\x_fu_126_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[4]),
        .Q(\x_fu_126_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[5]),
        .Q(\x_fu_126_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[6]),
        .Q(\x_fu_126_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[7]),
        .Q(\x_fu_126_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[8]),
        .Q(\x_fu_126_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \x_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_126),
        .D(x_2_fu_395_p2[9]),
        .Q(\x_fu_126_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard
   (\q0_reg[1] ,
    \icmp_ln1518_1_reg_555_reg[0]_0 ,
    icmp_ln1518_reg_550,
    D,
    \q0_reg[1]_0 ,
    SR,
    \icmp_ln1518_reg_550_reg[0]_0 ,
    \icmp_ln1518_reg_550_reg[0]_1 ,
    SS,
    ap_block_pp0_stage0_subdone,
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg,
    ap_clk,
    icmp_ln1518_1_fu_267_p2,
    icmp_ln1518_fu_255_p2,
    trunc_ln5_fu_233_p4,
    add_ln1511_fu_249_p2,
    \ref_tmp35_2_reg_3398_reg[6] ,
    and_ln1379_1_reg_553_pp0_iter3_reg,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ,
    CO,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] ,
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] ,
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 );
  output \q0_reg[1] ;
  output \icmp_ln1518_1_reg_555_reg[0]_0 ;
  output icmp_ln1518_reg_550;
  output [0:0]D;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]SR;
  output [0:0]\icmp_ln1518_reg_550_reg[0]_0 ;
  output [1:0]\icmp_ln1518_reg_550_reg[0]_1 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input grp_tpgPatternCheckerBoard_fu_989_ap_start_reg;
  input ap_clk;
  input icmp_ln1518_1_fu_267_p2;
  input icmp_ln1518_fu_255_p2;
  input [9:0]trunc_ln5_fu_233_p4;
  input [9:0]add_ln1511_fu_249_p2;
  input \ref_tmp35_2_reg_3398_reg[6] ;
  input and_ln1379_1_reg_553_pp0_iter3_reg;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] ;
  input \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] ;
  input \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [9:0]add_ln1511_fu_249_p2;
  wire [9:0]add_ln886_fu_373_p2;
  wire and_ln1379_1_reg_553_pp0_iter3_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_205;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire \ap_phi_reg_pp0_iter2_hBarSel_3_loc_1_reg_210[0]_i_1_n_3 ;
  wire [0:0]\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg;
  wire \hBarSel_3[0]_i_10_n_3 ;
  wire \hBarSel_3[0]_i_11_n_3 ;
  wire \hBarSel_3[0]_i_12_n_3 ;
  wire \hBarSel_3[0]_i_13_n_3 ;
  wire \hBarSel_3[0]_i_1_n_3 ;
  wire \hBarSel_3[0]_i_4_n_3 ;
  wire \hBarSel_3[0]_i_5_n_3 ;
  wire \hBarSel_3[0]_i_6_n_3 ;
  wire \hBarSel_3[0]_i_7_n_3 ;
  wire \hBarSel_3[0]_i_8_n_3 ;
  wire \hBarSel_3[0]_i_9_n_3 ;
  wire \hBarSel_3_reg[0]_i_3_n_3 ;
  wire \hBarSel_3_reg[0]_i_3_n_4 ;
  wire \hBarSel_3_reg[0]_i_3_n_5 ;
  wire \hBarSel_3_reg[0]_i_3_n_6 ;
  wire \hBarSel_3_reg_n_3_[0] ;
  wire icmp_ln1073_3_fu_405_p2;
  wire icmp_ln1518_1_fu_267_p2;
  wire \icmp_ln1518_1_reg_555_reg[0]_0 ;
  wire icmp_ln1518_fu_255_p2;
  wire icmp_ln1518_reg_550;
  wire [0:0]\icmp_ln1518_reg_550_reg[0]_0 ;
  wire [1:0]\icmp_ln1518_reg_550_reg[0]_1 ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \ref_tmp35_2_reg_3398_reg[6] ;
  wire [4:0]sel;
  wire tpgCheckerBoardArray_U_n_3;
  wire [9:0]trunc_ln5_fu_233_p4;
  wire \vBarSel_2[0]_i_1_n_3 ;
  wire [0:0]vBarSel_2_reg;
  wire [9:0]xCount_V_3;
  wire [9:0]xCount_V_30_in;
  wire \xCount_V_3[3]_i_2_n_3 ;
  wire \xCount_V_3[3]_i_3_n_3 ;
  wire \xCount_V_3[3]_i_4_n_3 ;
  wire \xCount_V_3[3]_i_5_n_3 ;
  wire \xCount_V_3[3]_i_6_n_3 ;
  wire \xCount_V_3[7]_i_2_n_3 ;
  wire \xCount_V_3[7]_i_3_n_3 ;
  wire \xCount_V_3[7]_i_4_n_3 ;
  wire \xCount_V_3[7]_i_5_n_3 ;
  wire \xCount_V_3[7]_i_6_n_3 ;
  wire \xCount_V_3[7]_i_7_n_3 ;
  wire \xCount_V_3[9]_i_1_n_3 ;
  wire \xCount_V_3[9]_i_4_n_3 ;
  wire \xCount_V_3[9]_i_5_n_3 ;
  wire \xCount_V_3[9]_i_7_n_3 ;
  wire \xCount_V_3[9]_i_9_n_3 ;
  wire \xCount_V_3_reg[3]_i_1_n_3 ;
  wire \xCount_V_3_reg[3]_i_1_n_4 ;
  wire \xCount_V_3_reg[3]_i_1_n_5 ;
  wire \xCount_V_3_reg[3]_i_1_n_6 ;
  wire \xCount_V_3_reg[7]_i_1_n_3 ;
  wire \xCount_V_3_reg[7]_i_1_n_4 ;
  wire \xCount_V_3_reg[7]_i_1_n_5 ;
  wire \xCount_V_3_reg[7]_i_1_n_6 ;
  wire \xCount_V_3_reg[9]_i_3_n_6 ;
  wire yCount_V_3;
  wire \yCount_V_3[9]_i_11_n_3 ;
  wire \yCount_V_3[9]_i_12_n_3 ;
  wire \yCount_V_3[9]_i_13_n_3 ;
  wire \yCount_V_3[9]_i_14_n_3 ;
  wire \yCount_V_3[9]_i_16_n_3 ;
  wire \yCount_V_3[9]_i_18_n_3 ;
  wire \yCount_V_3[9]_i_19_n_3 ;
  wire \yCount_V_3[9]_i_1_n_3 ;
  wire \yCount_V_3[9]_i_20_n_3 ;
  wire \yCount_V_3[9]_i_21_n_3 ;
  wire \yCount_V_3[9]_i_22_n_3 ;
  wire \yCount_V_3[9]_i_5_n_3 ;
  wire \yCount_V_3[9]_i_7_n_3 ;
  wire \yCount_V_3[9]_i_8_n_3 ;
  wire \yCount_V_3[9]_i_9_n_3 ;
  wire [9:0]yCount_V_3_reg;
  wire \yCount_V_3_reg[9]_i_10_n_3 ;
  wire \yCount_V_3_reg[9]_i_10_n_4 ;
  wire \yCount_V_3_reg[9]_i_10_n_5 ;
  wire \yCount_V_3_reg[9]_i_10_n_6 ;
  wire \yCount_V_3_reg[9]_i_4_n_4 ;
  wire \yCount_V_3_reg[9]_i_4_n_5 ;
  wire \yCount_V_3_reg[9]_i_4_n_6 ;
  wire \yCount_V_3_reg[9]_i_6_n_3 ;
  wire \yCount_V_3_reg[9]_i_6_n_4 ;
  wire \yCount_V_3_reg[9]_i_6_n_5 ;
  wire \yCount_V_3_reg[9]_i_6_n_6 ;
  wire [3:1]\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_3_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_V_3_reg[9]_i_6_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF21FF00002100)) 
    \ap_phi_reg_pp0_iter2_hBarSel_3_loc_1_reg_210[0]_i_1 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(icmp_ln1518_reg_550),
        .I2(\hBarSel_3_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ),
        .I5(sel[0]),
        .O(\ap_phi_reg_pp0_iter2_hBarSel_3_loc_1_reg_210[0]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_hBarSel_3_loc_1_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_hBarSel_3_loc_1_reg_210[0]_i_1_n_3 ),
        .Q(sel[0]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[0]_i_1 
       (.I0(icmp_ln1518_reg_550),
        .I1(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ),
        .O(\icmp_ln1518_reg_550_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF144400001444)) 
    \ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_1 
       (.I0(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .I1(vBarSel_2_reg),
        .I2(icmp_ln1518_reg_550),
        .I3(\yCount_V_3_reg[9]_i_4_n_4 ),
        .I4(\ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_2_n_3 ),
        .I5(sel[4]),
        .O(\ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_2 
       (.I0(\q0_reg[1]_1 ),
        .I1(\q0_reg[1]_2 ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .O(\ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_195[0]_i_1_n_3 ),
        .Q(sel[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01111000)) 
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ),
        .I1(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .I2(icmp_ln1518_reg_550),
        .I3(CO),
        .I4(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] ),
        .O(\icmp_ln1518_reg_550_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[1]_i_1 
       (.I0(icmp_ln1518_reg_550),
        .I1(CO),
        .I2(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] ),
        .I3(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ),
        .O(\icmp_ln1518_reg_550_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h0A00AAAA9A99AAAA)) 
    \hBarSel_3[0]_i_1 
       (.I0(\hBarSel_3_reg_n_3_[0] ),
        .I1(icmp_ln1073_3_fu_405_p2),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[1]_2 ),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(icmp_ln1518_reg_550),
        .O(\hBarSel_3[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel_3[0]_i_10 
       (.I0(xCount_V_3[6]),
        .I1(trunc_ln5_fu_233_p4[7]),
        .I2(xCount_V_3[7]),
        .I3(trunc_ln5_fu_233_p4[6]),
        .I4(\xCount_V_3[9]_i_9_n_3 ),
        .O(\hBarSel_3[0]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel_3[0]_i_11 
       (.I0(xCount_V_3[4]),
        .I1(trunc_ln5_fu_233_p4[5]),
        .I2(xCount_V_3[5]),
        .I3(trunc_ln5_fu_233_p4[4]),
        .I4(\xCount_V_3[7]_i_7_n_3 ),
        .O(\hBarSel_3[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel_3[0]_i_12 
       (.I0(xCount_V_3[2]),
        .I1(trunc_ln5_fu_233_p4[3]),
        .I2(xCount_V_3[3]),
        .I3(trunc_ln5_fu_233_p4[2]),
        .I4(trunc_ln5_fu_233_p4[0]),
        .I5(trunc_ln5_fu_233_p4[1]),
        .O(\hBarSel_3[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \hBarSel_3[0]_i_13 
       (.I0(xCount_V_3[0]),
        .I1(trunc_ln5_fu_233_p4[0]),
        .I2(xCount_V_3[1]),
        .I3(trunc_ln5_fu_233_p4[1]),
        .O(\hBarSel_3[0]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h22B22127)) 
    \hBarSel_3[0]_i_4 
       (.I0(trunc_ln5_fu_233_p4[9]),
        .I1(xCount_V_3[9]),
        .I2(trunc_ln5_fu_233_p4[8]),
        .I3(xCount_V_3[8]),
        .I4(\xCount_V_3[9]_i_7_n_3 ),
        .O(\hBarSel_3[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h86101086)) 
    \hBarSel_3[0]_i_5 
       (.I0(\xCount_V_3[9]_i_7_n_3 ),
        .I1(trunc_ln5_fu_233_p4[8]),
        .I2(xCount_V_3[8]),
        .I3(xCount_V_3[9]),
        .I4(trunc_ln5_fu_233_p4[9]),
        .O(\hBarSel_3[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel_3[0]_i_6 
       (.I0(trunc_ln5_fu_233_p4[6]),
        .I1(\xCount_V_3[9]_i_9_n_3 ),
        .I2(trunc_ln5_fu_233_p4[7]),
        .I3(xCount_V_3[6]),
        .I4(xCount_V_3[7]),
        .O(\hBarSel_3[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel_3[0]_i_7 
       (.I0(trunc_ln5_fu_233_p4[4]),
        .I1(\xCount_V_3[7]_i_7_n_3 ),
        .I2(trunc_ln5_fu_233_p4[5]),
        .I3(xCount_V_3[4]),
        .I4(xCount_V_3[5]),
        .O(\hBarSel_3[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel_3[0]_i_8 
       (.I0(trunc_ln5_fu_233_p4[2]),
        .I1(trunc_ln5_fu_233_p4[0]),
        .I2(trunc_ln5_fu_233_p4[1]),
        .I3(trunc_ln5_fu_233_p4[3]),
        .I4(xCount_V_3[2]),
        .I5(xCount_V_3[3]),
        .O(\hBarSel_3[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h01B5)) 
    \hBarSel_3[0]_i_9 
       (.I0(trunc_ln5_fu_233_p4[0]),
        .I1(xCount_V_3[0]),
        .I2(trunc_ln5_fu_233_p4[1]),
        .I3(xCount_V_3[1]),
        .O(\hBarSel_3[0]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_3[0]_i_1_n_3 ),
        .Q(\hBarSel_3_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_3_reg[0]_i_2 
       (.CI(\hBarSel_3_reg[0]_i_3_n_3 ),
        .CO({\NLW_hBarSel_3_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln1073_3_fu_405_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_4_n_3 }),
        .O(\NLW_hBarSel_3_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel_3[0]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_3_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\hBarSel_3_reg[0]_i_3_n_3 ,\hBarSel_3_reg[0]_i_3_n_4 ,\hBarSel_3_reg[0]_i_3_n_5 ,\hBarSel_3_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\hBarSel_3[0]_i_6_n_3 ,\hBarSel_3[0]_i_7_n_3 ,\hBarSel_3[0]_i_8_n_3 ,\hBarSel_3[0]_i_9_n_3 }),
        .O(\NLW_hBarSel_3_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\hBarSel_3[0]_i_10_n_3 ,\hBarSel_3[0]_i_11_n_3 ,\hBarSel_3[0]_i_12_n_3 ,\hBarSel_3[0]_i_13_n_3 }));
  FDRE \icmp_ln1518_1_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1518_1_fu_267_p2),
        .Q(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln1518_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1518_fu_255_p2),
        .Q(icmp_ln1518_reg_550),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_10 tpgBarSelRgb_b11_U
       (.D(D),
        .and_ln1379_1_reg_553_pp0_iter3_reg(and_ln1379_1_reg_553_pp0_iter3_reg),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (tpgCheckerBoardArray_U_n_3),
        .\ref_tmp35_2_reg_3398_reg[6] (\ref_tmp35_2_reg_3398_reg[6] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\q0_reg[0]_0 (tpgCheckerBoardArray_U_n_3),
        .\q0_reg[1] (\q0_reg[1]_1 ),
        .\q0_reg[1]_0 (\q0_reg[1]_2 ),
        .\q0_reg[1]_1 (\q0_reg[1] ),
        .sel({sel[4],sel[0]}));
  LUT6 #(
    .INIT(64'hA2A2A2A2A6AAAAAA)) 
    \vBarSel_2[0]_i_1 
       (.I0(vBarSel_2_reg),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] ),
        .I3(\yCount_V_3_reg[9]_i_4_n_4 ),
        .I4(icmp_ln1518_reg_550),
        .I5(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .O(\vBarSel_2[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2[0]_i_1_n_3 ),
        .Q(vBarSel_2_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_3[3]_i_2 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .O(\xCount_V_3[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V_3[3]_i_3 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[3]),
        .I2(trunc_ln5_fu_233_p4[2]),
        .I3(trunc_ln5_fu_233_p4[0]),
        .I4(trunc_ln5_fu_233_p4[1]),
        .I5(xCount_V_3[3]),
        .O(\xCount_V_3[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V_3[3]_i_4 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[1]),
        .I2(trunc_ln5_fu_233_p4[0]),
        .I3(trunc_ln5_fu_233_p4[2]),
        .I4(xCount_V_3[2]),
        .O(\xCount_V_3[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[3]_i_5 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[1]),
        .I2(trunc_ln5_fu_233_p4[0]),
        .I3(xCount_V_3[1]),
        .O(\xCount_V_3[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \xCount_V_3[3]_i_6 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[0]),
        .O(\xCount_V_3[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEEEB1114)) 
    \xCount_V_3[7]_i_2 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[7]),
        .I2(trunc_ln5_fu_233_p4[6]),
        .I3(\xCount_V_3[9]_i_9_n_3 ),
        .I4(xCount_V_3[7]),
        .O(\xCount_V_3[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_3 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(\xCount_V_3[9]_i_9_n_3 ),
        .I2(trunc_ln5_fu_233_p4[6]),
        .I3(xCount_V_3[6]),
        .O(\xCount_V_3[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_4 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[5]),
        .I2(\xCount_V_3[7]_i_6_n_3 ),
        .I3(xCount_V_3[5]),
        .O(\xCount_V_3[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V_3[7]_i_5 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(\xCount_V_3[7]_i_7_n_3 ),
        .I2(trunc_ln5_fu_233_p4[4]),
        .I3(xCount_V_3[4]),
        .O(\xCount_V_3[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_3[7]_i_6 
       (.I0(trunc_ln5_fu_233_p4[3]),
        .I1(trunc_ln5_fu_233_p4[1]),
        .I2(trunc_ln5_fu_233_p4[0]),
        .I3(trunc_ln5_fu_233_p4[2]),
        .I4(trunc_ln5_fu_233_p4[4]),
        .O(\xCount_V_3[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_3[7]_i_7 
       (.I0(trunc_ln5_fu_233_p4[2]),
        .I1(trunc_ln5_fu_233_p4[0]),
        .I2(trunc_ln5_fu_233_p4[1]),
        .I3(trunc_ln5_fu_233_p4[3]),
        .O(\xCount_V_3[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \xCount_V_3[9]_i_1 
       (.I0(icmp_ln1518_reg_550),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\q0_reg[1]_2 ),
        .I3(\q0_reg[1]_1 ),
        .O(\xCount_V_3[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \xCount_V_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[1]_1 ),
        .O(ap_condition_205));
  LUT5 #(
    .INIT(32'hFFE1001E)) 
    \xCount_V_3[9]_i_4 
       (.I0(trunc_ln5_fu_233_p4[8]),
        .I1(\xCount_V_3[9]_i_7_n_3 ),
        .I2(trunc_ln5_fu_233_p4[9]),
        .I3(icmp_ln1073_3_fu_405_p2),
        .I4(xCount_V_3[9]),
        .O(\xCount_V_3[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEAAAB00015554)) 
    \xCount_V_3[9]_i_5 
       (.I0(icmp_ln1073_3_fu_405_p2),
        .I1(trunc_ln5_fu_233_p4[7]),
        .I2(\xCount_V_3[9]_i_9_n_3 ),
        .I3(trunc_ln5_fu_233_p4[6]),
        .I4(trunc_ln5_fu_233_p4[8]),
        .I5(xCount_V_3[8]),
        .O(\xCount_V_3[9]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V_3[9]_i_7 
       (.I0(trunc_ln5_fu_233_p4[6]),
        .I1(\xCount_V_3[9]_i_9_n_3 ),
        .I2(trunc_ln5_fu_233_p4[7]),
        .O(\xCount_V_3[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_3[9]_i_9 
       (.I0(trunc_ln5_fu_233_p4[4]),
        .I1(trunc_ln5_fu_233_p4[2]),
        .I2(trunc_ln5_fu_233_p4[0]),
        .I3(trunc_ln5_fu_233_p4[1]),
        .I4(trunc_ln5_fu_233_p4[3]),
        .I5(trunc_ln5_fu_233_p4[5]),
        .O(\xCount_V_3[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[0]),
        .Q(xCount_V_3[0]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[1]),
        .Q(xCount_V_3[1]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[2]),
        .Q(xCount_V_3[2]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[3]),
        .Q(xCount_V_3[3]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_3_reg[3]_i_1_n_3 ,\xCount_V_3_reg[3]_i_1_n_4 ,\xCount_V_3_reg[3]_i_1_n_5 ,\xCount_V_3_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_V_3[0]),
        .DI({xCount_V_3[3:1],\xCount_V_3[3]_i_2_n_3 }),
        .O(xCount_V_30_in[3:0]),
        .S({\xCount_V_3[3]_i_3_n_3 ,\xCount_V_3[3]_i_4_n_3 ,\xCount_V_3[3]_i_5_n_3 ,\xCount_V_3[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[4]),
        .Q(xCount_V_3[4]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[5]),
        .Q(xCount_V_3[5]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[6]),
        .Q(xCount_V_3[6]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[7]),
        .Q(xCount_V_3[7]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[7]_i_1 
       (.CI(\xCount_V_3_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_3_reg[7]_i_1_n_3 ,\xCount_V_3_reg[7]_i_1_n_4 ,\xCount_V_3_reg[7]_i_1_n_5 ,\xCount_V_3_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_V_3[7:4]),
        .O(xCount_V_30_in[7:4]),
        .S({\xCount_V_3[7]_i_2_n_3 ,\xCount_V_3[7]_i_3_n_3 ,\xCount_V_3[7]_i_4_n_3 ,\xCount_V_3[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[8]),
        .Q(xCount_V_3[8]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_205),
        .D(xCount_V_30_in[9]),
        .Q(xCount_V_3[9]),
        .R(\xCount_V_3[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_3_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_V_3[8]}),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V_30_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V_3[9]_i_4_n_3 ,\xCount_V_3[9]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hEA000000EA00EA00)) 
    \yCount_V[9]_i_1 
       (.I0(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .I1(CO),
        .I2(icmp_ln1518_reg_550),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\q0_reg[1]_1 ),
        .I5(\q0_reg[1]_2 ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .O(add_ln886_fu_373_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(yCount_V_3_reg[0]),
        .I1(yCount_V_3_reg[1]),
        .O(add_ln886_fu_373_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_3[2]_i_1 
       (.I0(yCount_V_3_reg[1]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[2]),
        .O(add_ln886_fu_373_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_3[3]_i_1 
       (.I0(yCount_V_3_reg[2]),
        .I1(yCount_V_3_reg[0]),
        .I2(yCount_V_3_reg[1]),
        .I3(yCount_V_3_reg[3]),
        .O(add_ln886_fu_373_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_3[4]_i_1 
       (.I0(yCount_V_3_reg[3]),
        .I1(yCount_V_3_reg[1]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[2]),
        .I4(yCount_V_3_reg[4]),
        .O(add_ln886_fu_373_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_3[5]_i_1 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .I5(yCount_V_3_reg[5]),
        .O(add_ln886_fu_373_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V_3[6]_i_1 
       (.I0(\yCount_V_3[9]_i_5_n_3 ),
        .I1(yCount_V_3_reg[6]),
        .O(add_ln886_fu_373_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V_3[7]_i_1 
       (.I0(yCount_V_3_reg[6]),
        .I1(\yCount_V_3[9]_i_5_n_3 ),
        .I2(yCount_V_3_reg[7]),
        .O(add_ln886_fu_373_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V_3[8]_i_1 
       (.I0(yCount_V_3_reg[7]),
        .I1(\yCount_V_3[9]_i_5_n_3 ),
        .I2(yCount_V_3_reg[6]),
        .I3(yCount_V_3_reg[8]),
        .O(add_ln886_fu_373_p2[8]));
  LUT6 #(
    .INIT(64'hEA00EAEA00000000)) 
    \yCount_V_3[9]_i_1 
       (.I0(\icmp_ln1518_1_reg_555_reg[0]_0 ),
        .I1(icmp_ln1518_reg_550),
        .I2(\yCount_V_3_reg[9]_i_4_n_4 ),
        .I3(\q0_reg[1]_1 ),
        .I4(\q0_reg[1]_2 ),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(\yCount_V_3[9]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \yCount_V_3[9]_i_11 
       (.I0(yCount_V_3_reg[7]),
        .I1(add_ln1511_fu_249_p2[7]),
        .I2(\yCount_V_3[9]_i_16_n_3 ),
        .I3(add_ln1511_fu_249_p2[6]),
        .O(\yCount_V_3[9]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_12 
       (.I0(yCount_V_3_reg[6]),
        .I1(add_ln1511_fu_249_p2[6]),
        .I2(\yCount_V_3[9]_i_16_n_3 ),
        .O(\yCount_V_3[9]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_13 
       (.I0(yCount_V_3_reg[5]),
        .I1(add_ln1511_fu_249_p2[5]),
        .I2(\yCount_V_3[9]_i_22_n_3 ),
        .O(\yCount_V_3[9]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_14 
       (.I0(yCount_V_3_reg[4]),
        .I1(add_ln1511_fu_249_p2[4]),
        .I2(add_ln1511_fu_249_p2[2]),
        .I3(add_ln1511_fu_249_p2[0]),
        .I4(add_ln1511_fu_249_p2[1]),
        .I5(add_ln1511_fu_249_p2[3]),
        .O(\yCount_V_3[9]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_3[9]_i_16 
       (.I0(add_ln1511_fu_249_p2[4]),
        .I1(add_ln1511_fu_249_p2[2]),
        .I2(add_ln1511_fu_249_p2[0]),
        .I3(add_ln1511_fu_249_p2[1]),
        .I4(add_ln1511_fu_249_p2[3]),
        .I5(add_ln1511_fu_249_p2[5]),
        .O(\yCount_V_3[9]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_18 
       (.I0(yCount_V_3_reg[3]),
        .I1(add_ln1511_fu_249_p2[3]),
        .I2(add_ln1511_fu_249_p2[1]),
        .I3(add_ln1511_fu_249_p2[0]),
        .I4(add_ln1511_fu_249_p2[2]),
        .O(\yCount_V_3[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \yCount_V_3[9]_i_19 
       (.I0(yCount_V_3_reg[2]),
        .I1(add_ln1511_fu_249_p2[2]),
        .I2(add_ln1511_fu_249_p2[0]),
        .I3(add_ln1511_fu_249_p2[1]),
        .O(\yCount_V_3[9]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h40400040)) 
    \yCount_V_3[9]_i_2 
       (.I0(\yCount_V_3_reg[9]_i_4_n_4 ),
        .I1(icmp_ln1518_reg_550),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\q0_reg[1]_2 ),
        .I4(\q0_reg[1]_1 ),
        .O(yCount_V_3));
  LUT3 #(
    .INIT(8'h96)) 
    \yCount_V_3[9]_i_20 
       (.I0(yCount_V_3_reg[1]),
        .I1(add_ln1511_fu_249_p2[1]),
        .I2(add_ln1511_fu_249_p2[0]),
        .O(\yCount_V_3[9]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[9]_i_21 
       (.I0(yCount_V_3_reg[0]),
        .I1(add_ln1511_fu_249_p2[0]),
        .O(\yCount_V_3[9]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_22 
       (.I0(add_ln1511_fu_249_p2[3]),
        .I1(add_ln1511_fu_249_p2[1]),
        .I2(add_ln1511_fu_249_p2[0]),
        .I3(add_ln1511_fu_249_p2[2]),
        .I4(add_ln1511_fu_249_p2[4]),
        .O(\yCount_V_3[9]_i_22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V_3[9]_i_3 
       (.I0(yCount_V_3_reg[8]),
        .I1(yCount_V_3_reg[6]),
        .I2(\yCount_V_3[9]_i_5_n_3 ),
        .I3(yCount_V_3_reg[7]),
        .I4(yCount_V_3_reg[9]),
        .O(add_ln886_fu_373_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_3[9]_i_5 
       (.I0(yCount_V_3_reg[4]),
        .I1(yCount_V_3_reg[2]),
        .I2(yCount_V_3_reg[0]),
        .I3(yCount_V_3_reg[1]),
        .I4(yCount_V_3_reg[3]),
        .I5(yCount_V_3_reg[5]),
        .O(\yCount_V_3[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_3[9]_i_7 
       (.I0(add_ln1511_fu_249_p2[8]),
        .I1(add_ln1511_fu_249_p2[6]),
        .I2(\yCount_V_3[9]_i_16_n_3 ),
        .I3(add_ln1511_fu_249_p2[7]),
        .I4(add_ln1511_fu_249_p2[9]),
        .O(\yCount_V_3[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \yCount_V_3[9]_i_8 
       (.I0(yCount_V_3_reg[9]),
        .I1(add_ln1511_fu_249_p2[9]),
        .I2(add_ln1511_fu_249_p2[7]),
        .I3(\yCount_V_3[9]_i_16_n_3 ),
        .I4(add_ln1511_fu_249_p2[6]),
        .I5(add_ln1511_fu_249_p2[8]),
        .O(\yCount_V_3[9]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \yCount_V_3[9]_i_9 
       (.I0(yCount_V_3_reg[8]),
        .I1(add_ln1511_fu_249_p2[8]),
        .I2(add_ln1511_fu_249_p2[6]),
        .I3(\yCount_V_3[9]_i_16_n_3 ),
        .I4(add_ln1511_fu_249_p2[7]),
        .O(\yCount_V_3[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[0]),
        .Q(yCount_V_3_reg[0]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[1]),
        .Q(yCount_V_3_reg[1]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[2]),
        .Q(yCount_V_3_reg[2]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[3]),
        .Q(yCount_V_3_reg[3]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[4]),
        .Q(yCount_V_3_reg[4]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[5]),
        .Q(yCount_V_3_reg[5]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[6]),
        .Q(yCount_V_3_reg[6]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[7]),
        .Q(yCount_V_3_reg[7]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[8]),
        .Q(yCount_V_3_reg[8]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln886_fu_373_p2[9]),
        .Q(yCount_V_3_reg[9]),
        .R(\yCount_V_3[9]_i_1_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_10 
       (.CI(1'b0),
        .CO({\yCount_V_3_reg[9]_i_10_n_3 ,\yCount_V_3_reg[9]_i_10_n_4 ,\yCount_V_3_reg[9]_i_10_n_5 ,\yCount_V_3_reg[9]_i_10_n_6 }),
        .CYINIT(1'b1),
        .DI(yCount_V_3_reg[3:0]),
        .O(\NLW_yCount_V_3_reg[9]_i_10_O_UNCONNECTED [3:0]),
        .S({\yCount_V_3[9]_i_18_n_3 ,\yCount_V_3[9]_i_19_n_3 ,\yCount_V_3[9]_i_20_n_3 ,\yCount_V_3[9]_i_21_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_4 
       (.CI(\yCount_V_3_reg[9]_i_6_n_3 ),
        .CO({\NLW_yCount_V_3_reg[9]_i_4_CO_UNCONNECTED [3],\yCount_V_3_reg[9]_i_4_n_4 ,\yCount_V_3_reg[9]_i_4_n_5 ,\yCount_V_3_reg[9]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,yCount_V_3_reg[9:8]}),
        .O(\NLW_yCount_V_3_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\yCount_V_3[9]_i_7_n_3 ,\yCount_V_3[9]_i_8_n_3 ,\yCount_V_3[9]_i_9_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_V_3_reg[9]_i_6 
       (.CI(\yCount_V_3_reg[9]_i_10_n_3 ),
        .CO({\yCount_V_3_reg[9]_i_6_n_3 ,\yCount_V_3_reg[9]_i_6_n_4 ,\yCount_V_3_reg[9]_i_6_n_5 ,\yCount_V_3_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI(yCount_V_3_reg[7:4]),
        .O(\NLW_yCount_V_3_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\yCount_V_3[9]_i_11_n_3 ,\yCount_V_3[9]_i_12_n_3 ,\yCount_V_3[9]_i_13_n_3 ,\yCount_V_3[9]_i_14_n_3 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R
   (Q,
    E,
    \q0_reg[7]_0 ,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]\q0_reg[7]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R_5
   (Q,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;

  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R
   (D,
    E,
    \q0_reg[0]_0 ,
    ap_clk,
    \q0_reg[6]_0 ,
    hBarSel_4_loc_0_fu_294);
  output [3:0]D;
  input [0:0]E;
  input \q0_reg[0]_0 ;
  input ap_clk;
  input \q0_reg[6]_0 ;
  input [2:0]hBarSel_4_loc_0_fu_294;

  wire [3:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0[7]_i_1__0__0_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[0]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__0__0 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[7]_i_1__0__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0_n_3 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__0__0_n_3 ),
        .Q(D[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R_6
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    \and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] ,
    Q,
    E,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[6]_1 ,
    \ref_tmp27_1_reg_3439_reg[6] ,
    \ref_tmp27_1_reg_3439_reg[4] ,
    \ref_tmp27_1_reg_3439_reg[4]_0 ,
    D);
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output [1:0]\and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] ;
  output [1:0]Q;
  input [0:0]E;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[6]_1 ;
  input \ref_tmp27_1_reg_3439_reg[6] ;
  input \ref_tmp27_1_reg_3439_reg[4] ;
  input \ref_tmp27_1_reg_3439_reg[4]_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] ;
  wire ap_clk;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \ref_tmp27_1_reg_3439_reg[4] ;
  wire \ref_tmp27_1_reg_3439_reg[4]_0 ;
  wire \ref_tmp27_1_reg_3439_reg[6] ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ref_tmp27_1_reg_3439[4]_i_1 
       (.I0(Q[0]),
        .I1(\ref_tmp27_1_reg_3439_reg[6] ),
        .I2(\q0_reg[6]_0 ),
        .I3(\ref_tmp27_1_reg_3439_reg[4] ),
        .I4(\ref_tmp27_1_reg_3439_reg[4]_0 ),
        .O(\and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \ref_tmp27_1_reg_3439[6]_i_1 
       (.I0(\ref_tmp27_1_reg_3439_reg[6] ),
        .I1(\q0_reg[6]_0 ),
        .I2(\ref_tmp27_1_reg_3439_reg[4] ),
        .I3(\ref_tmp27_1_reg_3439_reg[4]_0 ),
        .O(\and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] [1]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R
   (D,
    E,
    ap_clk,
    ap_enable_reg_pp0_iter13,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    hBarSel_4_loc_0_fu_294);
  output [6:0]D;
  output [0:0]E;
  input ap_clk;
  input ap_enable_reg_pp0_iter13;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [2:0]hBarSel_4_loc_0_fu_294;

  wire [6:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter13;
  wire [2:0]hBarSel_4_loc_0_fu_294;
  wire \q0[0]_i_1__0_n_3 ;
  wire \q0[1]_i_1__0_n_3 ;
  wire \q0[2]_i_1__0_n_3 ;
  wire \q0[3]_i_1_n_3 ;
  wire \q0[4]_i_1_n_3 ;
  wire \q0[5]_i_1__0_n_3 ;
  wire \q0[7]_i_1__0_n_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[1]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[0]),
        .I2(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1 
       (.I0(hBarSel_4_loc_0_fu_294[1]),
        .I1(hBarSel_4_loc_0_fu_294[2]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .I1(hBarSel_4_loc_0_fu_294[1]),
        .I2(hBarSel_4_loc_0_fu_294[0]),
        .O(\q0[5]_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__0 
       (.I0(hBarSel_4_loc_0_fu_294[2]),
        .O(\q0[7]_i_1__0_n_3 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__0_n_3 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__0_n_3 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__0_n_3 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1_n_3 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1_n_3 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__0_n_3 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__0_n_3 ),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R_7
   (\q0_reg[7]_0 ,
    E,
    \q0_reg[7]_1 ,
    \q0_reg[5]_0 ,
    \q0_reg[7]_2 ,
    ap_clk,
    ap_enable_reg_pp0_iter3,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \ref_tmp27_1_reg_3439_reg[7] ,
    Q,
    \ref_tmp27_1_reg_3439_reg[0] ,
    \ref_tmp27_1_reg_3439_reg[7]_0 ,
    \ref_tmp27_1_reg_3439_reg[5] ,
    \ref_tmp27_1_reg_3439_reg[0]_0 ,
    D);
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output [2:0]\q0_reg[7]_1 ;
  output [5:0]\q0_reg[5]_0 ;
  input \q0_reg[7]_2 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter3;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \ref_tmp27_1_reg_3439_reg[7] ;
  input [1:0]Q;
  input \ref_tmp27_1_reg_3439_reg[0] ;
  input [0:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  input \ref_tmp27_1_reg_3439_reg[5] ;
  input \ref_tmp27_1_reg_3439_reg[0]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire [2:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \ref_tmp27_1_reg_3439_reg[0] ;
  wire \ref_tmp27_1_reg_3439_reg[0]_0 ;
  wire \ref_tmp27_1_reg_3439_reg[5] ;
  wire \ref_tmp27_1_reg_3439_reg[7] ;
  wire [0:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;

  LUT3 #(
    .INIT(8'h8A)) 
    \q0[5]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_2 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \ref_tmp27_1_reg_3439[0]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ref_tmp27_1_reg_3439_reg[7] ),
        .I2(\ref_tmp27_1_reg_3439_reg[0] ),
        .I3(\ref_tmp27_1_reg_3439_reg[0]_0 ),
        .O(\q0_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ref_tmp27_1_reg_3439[5]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ref_tmp27_1_reg_3439_reg[7] ),
        .I2(Q[0]),
        .I3(\ref_tmp27_1_reg_3439_reg[0] ),
        .I4(\ref_tmp27_1_reg_3439_reg[5] ),
        .O(\q0_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \ref_tmp27_1_reg_3439[7]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\ref_tmp27_1_reg_3439_reg[7] ),
        .I2(Q[1]),
        .I3(\ref_tmp27_1_reg_3439_reg[0] ),
        .I4(\ref_tmp27_1_reg_3439_reg[7]_0 ),
        .O(\q0_reg[7]_1 [2]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    ap_clk,
    ap_enable_reg_pp0_iter3,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    sel,
    ap_enable_reg_pp0_iter2);
  output \q0_reg[0]_0 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter3;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input [1:0]sel;
  input ap_enable_reg_pp0_iter2;

  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire g0_b0_n_3;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire [1:0]sel;
  wire [0:0]tpgCheckerBoardArray_q0;

  LUT6 #(
    .INIT(64'h6FFF6F6F60006060)) 
    g0_b0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\q0_reg[1] ),
        .I4(\q0_reg[1]_0 ),
        .I5(tpgCheckerBoardArray_q0),
        .O(g0_b0_n_3));
  LUT5 #(
    .INIT(32'h7F774044)) 
    \q0[1]_i_1__4 
       (.I0(tpgCheckerBoardArray_q0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\q0_reg[1] ),
        .I3(\q0_reg[1]_0 ),
        .I4(\q0_reg[1]_1 ),
        .O(\q0_reg[0]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g0_b0_n_3),
        .Q(tpgCheckerBoardArray_q0),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch
   (E,
    Q,
    \xCount_V_2_reg[4]_0 ,
    DI,
    \yCount_V_2_reg[9]_0 ,
    \yCount_V_2_reg[0]_0 ,
    \ap_return_int_reg_reg[8] ,
    D,
    grp_tpgPatternCrossHatch_fu_970_ap_return_0,
    \vHatch_reg[0]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    grp_tpgPatternCrossHatch_fu_970_ap_start_reg,
    ap_clk,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[9]_1 ,
    \yCount_V_2_reg[0]_1 ,
    \xCount_V_2_reg[9]_2 ,
    \xCount_V_2_reg[3]_0 ,
    \yCount_V_2_reg[9]_i_5 ,
    \xCount_V_2[7]_i_4 ,
    \xCount_V_2[7]_i_5 ,
    CO,
    \ref_tmp29_1_reg_3424_reg[7] ,
    \ref_tmp29_1_reg_3424_reg[6] ,
    \ref_tmp29_1_reg_3424_reg[6]_0 ,
    \q0_reg[6] ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \icmp_ln1428_reg_567_reg[0]_0 ,
    \icmp_ln1404_2_reg_547_reg[0]_0 ,
    \icmp_ln1404_1_reg_541_reg[0]_0 ,
    \icmp_ln1404_1_reg_541[0]_i_3_0 ,
    \icmp_ln1404_reg_532_reg[0]_0 ,
    \ap_return_int_reg_reg[9] );
  output [0:0]E;
  output [3:0]Q;
  output [1:0]\xCount_V_2_reg[4]_0 ;
  output [1:0]DI;
  output [6:0]\yCount_V_2_reg[9]_0 ;
  output [0:0]\yCount_V_2_reg[0]_0 ;
  output [5:0]\ap_return_int_reg_reg[8] ;
  output [1:0]D;
  output [0:0]grp_tpgPatternCrossHatch_fu_970_ap_return_0;
  output [1:0]\vHatch_reg[0]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input grp_tpgPatternCrossHatch_fu_970_ap_start_reg;
  input ap_clk;
  input \xCount_V_2_reg[9]_0 ;
  input \xCount_V_2_reg[9]_1 ;
  input [0:0]\yCount_V_2_reg[0]_1 ;
  input [5:0]\xCount_V_2_reg[9]_2 ;
  input [1:0]\xCount_V_2_reg[3]_0 ;
  input [2:0]\yCount_V_2_reg[9]_i_5 ;
  input \xCount_V_2[7]_i_4 ;
  input \xCount_V_2[7]_i_5 ;
  input [0:0]CO;
  input \ref_tmp29_1_reg_3424_reg[7] ;
  input [0:0]\ref_tmp29_1_reg_3424_reg[6] ;
  input \ref_tmp29_1_reg_3424_reg[6]_0 ;
  input \q0_reg[6] ;
  input \q0_reg[6]_0 ;
  input \q0_reg[6]_1 ;
  input [0:0]\icmp_ln1428_reg_567_reg[0]_0 ;
  input [0:0]\icmp_ln1404_2_reg_547_reg[0]_0 ;
  input [14:0]\icmp_ln1404_1_reg_541_reg[0]_0 ;
  input \icmp_ln1404_1_reg_541[0]_i_3_0 ;
  input [15:0]\icmp_ln1404_reg_532_reg[0]_0 ;
  input [9:0]\ap_return_int_reg_reg[9] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire [9:0]add_ln886_fu_312_p2;
  wire \and_ln1404_reg_571[0]_i_1_n_3 ;
  wire \and_ln1404_reg_571_reg_n_3_[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_122;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_3_n_3 ;
  wire [5:0]\ap_return_int_reg_reg[8] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire grp_reg_ap_uint_10_s_fu_241_n_26;
  wire grp_reg_ap_uint_10_s_fu_241_n_27;
  wire grp_reg_ap_uint_10_s_fu_241_n_4;
  wire [0:0]grp_tpgPatternCrossHatch_fu_970_ap_return_0;
  wire grp_tpgPatternCrossHatch_fu_970_ap_start_reg;
  wire icmp_ln1073_fu_352_p27_in;
  wire icmp_ln1404_1_reg_541;
  wire \icmp_ln1404_1_reg_541[0]_i_1_n_3 ;
  wire \icmp_ln1404_1_reg_541[0]_i_2_n_3 ;
  wire \icmp_ln1404_1_reg_541[0]_i_3_0 ;
  wire \icmp_ln1404_1_reg_541[0]_i_3_n_3 ;
  wire \icmp_ln1404_1_reg_541[0]_i_4_n_3 ;
  wire icmp_ln1404_1_reg_541_pp0_iter1_reg;
  wire [14:0]\icmp_ln1404_1_reg_541_reg[0]_0 ;
  wire icmp_ln1404_2_reg_547;
  wire \icmp_ln1404_2_reg_547[0]_i_1_n_3 ;
  wire [0:0]\icmp_ln1404_2_reg_547_reg[0]_0 ;
  wire icmp_ln1404_reg_532;
  wire \icmp_ln1404_reg_532[0]_i_1_n_3 ;
  wire \icmp_ln1404_reg_532[0]_i_2_n_3 ;
  wire \icmp_ln1404_reg_532[0]_i_3_n_3 ;
  wire \icmp_ln1404_reg_532[0]_i_4_n_3 ;
  wire \icmp_ln1404_reg_532_pp0_iter1_reg_reg_n_3_[0] ;
  wire [15:0]\icmp_ln1404_reg_532_reg[0]_0 ;
  wire icmp_ln1428_reg_567;
  wire \icmp_ln1428_reg_567[0]_i_1_n_3 ;
  wire \icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ;
  wire [0:0]\icmp_ln1428_reg_567_reg[0]_0 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire [0:0]\ref_tmp29_1_reg_3424_reg[6] ;
  wire \ref_tmp29_1_reg_3424_reg[6]_0 ;
  wire \ref_tmp29_1_reg_3424_reg[7] ;
  wire vHatch;
  wire vHatch1;
  wire \vHatch[0]_i_1_n_3 ;
  wire [1:0]\vHatch_reg[0]_0 ;
  wire [9:0]xCount_V_2;
  wire [9:0]xCount_V_21_in;
  wire \xCount_V_2[3]_i_3_n_3 ;
  wire \xCount_V_2[3]_i_4_n_3 ;
  wire \xCount_V_2[7]_i_2_n_3 ;
  wire \xCount_V_2[7]_i_3_n_3 ;
  wire \xCount_V_2[7]_i_4 ;
  wire \xCount_V_2[7]_i_5 ;
  wire \xCount_V_2[9]_i_10_n_3 ;
  wire \xCount_V_2[9]_i_8_n_3 ;
  wire [1:0]\xCount_V_2_reg[3]_0 ;
  wire [1:0]\xCount_V_2_reg[4]_0 ;
  wire \xCount_V_2_reg[9]_0 ;
  wire \xCount_V_2_reg[9]_1 ;
  wire [5:0]\xCount_V_2_reg[9]_2 ;
  wire yCount_V_20;
  wire \yCount_V_2[9]_i_2_n_3 ;
  wire \yCount_V_2[9]_i_6_n_3 ;
  wire [2:0]yCount_V_2_reg;
  wire [0:0]\yCount_V_2_reg[0]_0 ;
  wire [0:0]\yCount_V_2_reg[0]_1 ;
  wire [6:0]\yCount_V_2_reg[9]_0 ;
  wire [2:0]\yCount_V_2_reg[9]_i_5 ;

  LUT6 #(
    .INIT(64'hFFFF8F8800008088)) 
    \and_ln1404_reg_571[0]_i_1 
       (.I0(icmp_ln1404_1_reg_541),
        .I1(icmp_ln1404_2_reg_547),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[6]_1 ),
        .I4(icmp_ln1404_reg_532),
        .I5(\and_ln1404_reg_571_reg_n_3_[0] ),
        .O(\and_ln1404_reg_571[0]_i_1_n_3 ));
  FDRE \and_ln1404_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1404_reg_571[0]_i_1_n_3 ),
        .Q(\and_ln1404_reg_571_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternCrossHatch_fu_970_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[6]_1 ),
        .O(\ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_3 
       (.I0(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[6]_1 ),
        .O(\ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_241_n_4),
        .Q(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R blkYuv_1_U
       (.D(D[1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_phi_reg_pp0_iter3_hHatch_reg_122(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .\q0_reg[7]_0 (\q0_reg[6] ),
        .\q0_reg[7]_1 (\q0_reg[6]_0 ),
        .\q0_reg[7]_2 (\q0_reg[6]_1 ),
        .\ref_tmp29_1_reg_3424_reg[7] (\ref_tmp29_1_reg_3424_reg[7] ),
        .\ref_tmp29_1_reg_3424_reg[7]_0 (\ref_tmp29_1_reg_3424_reg[6] ),
        .vHatch(vHatch));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_241
       (.CO(icmp_ln1073_fu_352_p27_in),
        .D(xCount_V_21_in),
        .DI(DI),
        .E(grp_reg_ap_uint_10_s_fu_241_n_27),
        .Q({xCount_V_2[9:8],Q[3:2],xCount_V_2[5:4],Q[1:0],xCount_V_2[1:0]}),
        .S({\xCount_V_2[3]_i_3_n_3 ,\xCount_V_2[3]_i_4_n_3 }),
        .SR(grp_reg_ap_uint_10_s_fu_241_n_26),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg_reg_0(E),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_phi_reg_pp0_iter3_hHatch_reg_122(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0] (grp_reg_ap_uint_10_s_fu_241_n_4),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_0 (\ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_2_n_3 ),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_1 (\ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_3_n_3 ),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_2 (\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_122_reg[0]_3 (CO),
        .\ap_return_int_reg_reg[8]_0 (\ap_return_int_reg_reg[8] ),
        .\ap_return_int_reg_reg[9]_0 (\ap_return_int_reg_reg[9] ),
        .icmp_ln1404_1_reg_541(icmp_ln1404_1_reg_541),
        .icmp_ln1404_1_reg_541_pp0_iter1_reg(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .icmp_ln1428_reg_567(icmp_ln1428_reg_567),
        .\xCount_V_2[7]_i_4_0 (\xCount_V_2[7]_i_4 ),
        .\xCount_V_2[7]_i_5_0 (\xCount_V_2[7]_i_5 ),
        .\xCount_V_2_reg[3] (\xCount_V_2_reg[3]_0 ),
        .\xCount_V_2_reg[4] (\xCount_V_2_reg[4]_0 ),
        .\xCount_V_2_reg[7] ({\xCount_V_2[7]_i_2_n_3 ,\xCount_V_2[7]_i_3_n_3 }),
        .\xCount_V_2_reg[9] (\xCount_V_2_reg[9]_0 ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2[9]_i_8_n_3 ),
        .\xCount_V_2_reg[9]_1 (\xCount_V_2[9]_i_10_n_3 ),
        .\xCount_V_2_reg[9]_2 (\q0_reg[6]_0 ),
        .\xCount_V_2_reg[9]_3 (\q0_reg[6]_1 ),
        .\xCount_V_2_reg[9]_4 (\xCount_V_2_reg[9]_1 ),
        .\xCount_V_2_reg[9]_i_6_0 ({\xCount_V_2_reg[9]_2 [5],\xCount_V_2_reg[9]_2 [2:0]}));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln1404_1_reg_541[0]_i_1 
       (.I0(\icmp_ln1404_1_reg_541_reg[0]_0 [12]),
        .I1(\icmp_ln1404_1_reg_541_reg[0]_0 [13]),
        .I2(\icmp_ln1404_1_reg_541[0]_i_2_n_3 ),
        .I3(\icmp_ln1404_1_reg_541_reg[0]_0 [11]),
        .I4(\icmp_ln1404_1_reg_541_reg[0]_0 [14]),
        .O(\icmp_ln1404_1_reg_541[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1404_1_reg_541[0]_i_2 
       (.I0(\icmp_ln1404_1_reg_541_reg[0]_0 [8]),
        .I1(\icmp_ln1404_1_reg_541[0]_i_3_n_3 ),
        .I2(\icmp_ln1404_1_reg_541_reg[0]_0 [10]),
        .I3(\icmp_ln1404_1_reg_541_reg[0]_0 [9]),
        .O(\icmp_ln1404_1_reg_541[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1404_1_reg_541[0]_i_3 
       (.I0(\icmp_ln1404_1_reg_541_reg[0]_0 [5]),
        .I1(\icmp_ln1404_1_reg_541[0]_i_4_n_3 ),
        .I2(\icmp_ln1404_1_reg_541_reg[0]_0 [7]),
        .I3(\icmp_ln1404_1_reg_541_reg[0]_0 [6]),
        .O(\icmp_ln1404_1_reg_541[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1404_1_reg_541[0]_i_4 
       (.I0(\icmp_ln1404_1_reg_541_reg[0]_0 [2]),
        .I1(\icmp_ln1404_1_reg_541[0]_i_3_0 ),
        .I2(\icmp_ln1404_1_reg_541_reg[0]_0 [0]),
        .I3(\icmp_ln1404_1_reg_541_reg[0]_0 [1]),
        .I4(\icmp_ln1404_1_reg_541_reg[0]_0 [4]),
        .I5(\icmp_ln1404_1_reg_541_reg[0]_0 [3]),
        .O(\icmp_ln1404_1_reg_541[0]_i_4_n_3 ));
  FDRE \icmp_ln1404_1_reg_541_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1404_1_reg_541),
        .Q(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1404_1_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1404_1_reg_541[0]_i_1_n_3 ),
        .Q(icmp_ln1404_1_reg_541),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \icmp_ln1404_2_reg_547[0]_i_1 
       (.I0(\icmp_ln1404_2_reg_547_reg[0]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[6]_1 ),
        .I3(\icmp_ln1404_reg_532[0]_i_1_n_3 ),
        .I4(icmp_ln1404_2_reg_547),
        .O(\icmp_ln1404_2_reg_547[0]_i_1_n_3 ));
  FDRE \icmp_ln1404_2_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1404_2_reg_547[0]_i_1_n_3 ),
        .Q(icmp_ln1404_2_reg_547),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln1404_reg_532[0]_i_1 
       (.I0(\icmp_ln1404_reg_532_reg[0]_0 [13]),
        .I1(\icmp_ln1404_reg_532_reg[0]_0 [14]),
        .I2(\icmp_ln1404_reg_532[0]_i_2_n_3 ),
        .I3(\icmp_ln1404_reg_532_reg[0]_0 [12]),
        .I4(\icmp_ln1404_reg_532_reg[0]_0 [15]),
        .O(\icmp_ln1404_reg_532[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1404_reg_532[0]_i_2 
       (.I0(\icmp_ln1404_reg_532_reg[0]_0 [9]),
        .I1(\icmp_ln1404_reg_532[0]_i_3_n_3 ),
        .I2(\icmp_ln1404_reg_532_reg[0]_0 [11]),
        .I3(\icmp_ln1404_reg_532_reg[0]_0 [10]),
        .O(\icmp_ln1404_reg_532[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1404_reg_532[0]_i_3 
       (.I0(\icmp_ln1404_reg_532_reg[0]_0 [6]),
        .I1(\icmp_ln1404_reg_532[0]_i_4_n_3 ),
        .I2(\icmp_ln1404_reg_532_reg[0]_0 [8]),
        .I3(\icmp_ln1404_reg_532_reg[0]_0 [7]),
        .O(\icmp_ln1404_reg_532[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1404_reg_532[0]_i_4 
       (.I0(\icmp_ln1404_reg_532_reg[0]_0 [3]),
        .I1(\icmp_ln1404_reg_532_reg[0]_0 [0]),
        .I2(\icmp_ln1404_reg_532_reg[0]_0 [1]),
        .I3(\icmp_ln1404_reg_532_reg[0]_0 [2]),
        .I4(\icmp_ln1404_reg_532_reg[0]_0 [5]),
        .I5(\icmp_ln1404_reg_532_reg[0]_0 [4]),
        .O(\icmp_ln1404_reg_532[0]_i_4_n_3 ));
  FDRE \icmp_ln1404_reg_532_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1404_reg_532),
        .Q(\icmp_ln1404_reg_532_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1404_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1404_reg_532[0]_i_1_n_3 ),
        .Q(icmp_ln1404_reg_532),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \icmp_ln1428_reg_567[0]_i_1 
       (.I0(\icmp_ln1428_reg_567_reg[0]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[6]_1 ),
        .I3(\icmp_ln1404_1_reg_541[0]_i_1_n_3 ),
        .I4(icmp_ln1428_reg_567),
        .O(\icmp_ln1428_reg_567[0]_i_1_n_3 ));
  FDRE \icmp_ln1428_reg_567_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1428_reg_567),
        .Q(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1428_reg_567_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1428_reg_567[0]_i_1_n_3 ),
        .Q(icmp_ln1428_reg_567),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \ref_tmp29_0_reg_3419[7]_i_1 
       (.I0(vHatch),
        .I1(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .O(grp_tpgPatternCrossHatch_fu_970_ap_return_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h3020)) 
    \ref_tmp29_2_reg_3429[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .I1(\ref_tmp29_1_reg_3424_reg[6] ),
        .I2(\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .I3(vHatch),
        .O(\vHatch_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ref_tmp29_2_reg_3429[7]_i_2 
       (.I0(vHatch),
        .I1(\ref_tmp29_1_reg_3424_reg[7] ),
        .I2(\ref_tmp29_1_reg_3424_reg[6] ),
        .I3(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .O(\vHatch_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hEEAEEEAEEEAAE2AA)) 
    \vHatch[0]_i_1 
       (.I0(vHatch),
        .I1(\ap_phi_reg_pp0_iter3_hHatch_reg_122[0]_i_2_n_3 ),
        .I2(\icmp_ln1404_reg_532_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I4(\yCount_V_2_reg[0]_1 ),
        .I5(\and_ln1404_reg_571_reg_n_3_[0] ),
        .O(\vHatch[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vHatch[0]_i_1_n_3 ),
        .Q(vHatch),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R whiYuv_1_U
       (.D(D[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_phi_reg_pp0_iter3_hHatch_reg_122(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\ref_tmp29_1_reg_3424_reg[6] (\ref_tmp29_1_reg_3424_reg[6] ),
        .\ref_tmp29_1_reg_3424_reg[6]_0 (\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .vHatch(vHatch));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[3]_i_3 
       (.I0(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln1073_fu_352_p27_in),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xCount_V_2_reg[9]_2 [2]),
        .I5(Q[1]),
        .O(\xCount_V_2[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[3]_i_4 
       (.I0(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln1073_fu_352_p27_in),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xCount_V_2_reg[9]_2 [1]),
        .I5(Q[0]),
        .O(\xCount_V_2[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[7]_i_2 
       (.I0(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln1073_fu_352_p27_in),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xCount_V_2_reg[9]_2 [4]),
        .I5(Q[3]),
        .O(\xCount_V_2[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[7]_i_3 
       (.I0(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln1073_fu_352_p27_in),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xCount_V_2_reg[9]_2 [3]),
        .I5(Q[2]),
        .O(\xCount_V_2[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \xCount_V_2[9]_i_10 
       (.I0(Q[2]),
        .I1(\xCount_V_2_reg[9]_2 [3]),
        .I2(\xCount_V_2_reg[9]_2 [5]),
        .I3(xCount_V_2[8]),
        .I4(\xCount_V_2_reg[9]_2 [4]),
        .I5(Q[3]),
        .O(\xCount_V_2[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF04000000FBFF)) 
    \xCount_V_2[9]_i_8 
       (.I0(\icmp_ln1428_reg_567_pp0_iter1_reg_reg_n_3_[0] ),
        .I1(icmp_ln1073_fu_352_p27_in),
        .I2(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\xCount_V_2_reg[9]_2 [5]),
        .I5(xCount_V_2[8]),
        .O(\xCount_V_2[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[0]),
        .Q(xCount_V_2[0]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[1]),
        .Q(xCount_V_2[1]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[2]),
        .Q(Q[0]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[3]),
        .Q(Q[1]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[4]),
        .Q(xCount_V_2[4]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[5]),
        .Q(xCount_V_2[5]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[6]),
        .Q(Q[2]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[7]),
        .Q(Q[3]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[8]),
        .Q(xCount_V_2[8]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_241_n_27),
        .D(xCount_V_21_in[9]),
        .Q(xCount_V_2[9]),
        .R(grp_reg_ap_uint_10_s_fu_241_n_26));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .O(add_ln886_fu_312_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .O(add_ln886_fu_312_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_2[2]_i_1 
       (.I0(yCount_V_2_reg[0]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[2]),
        .O(add_ln886_fu_312_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_2[3]_i_1 
       (.I0(yCount_V_2_reg[1]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[2]),
        .I3(\yCount_V_2_reg[9]_0 [0]),
        .O(add_ln886_fu_312_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_2[4]_i_1 
       (.I0(yCount_V_2_reg[2]),
        .I1(yCount_V_2_reg[0]),
        .I2(yCount_V_2_reg[1]),
        .I3(\yCount_V_2_reg[9]_0 [0]),
        .I4(\yCount_V_2_reg[9]_0 [1]),
        .O(add_ln886_fu_312_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_2[5]_i_1 
       (.I0(\yCount_V_2_reg[9]_0 [0]),
        .I1(yCount_V_2_reg[1]),
        .I2(yCount_V_2_reg[0]),
        .I3(yCount_V_2_reg[2]),
        .I4(\yCount_V_2_reg[9]_0 [1]),
        .I5(\yCount_V_2_reg[9]_0 [2]),
        .O(add_ln886_fu_312_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(\yCount_V_2[9]_i_6_n_3 ),
        .I1(\yCount_V_2_reg[9]_0 [3]),
        .O(add_ln886_fu_312_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_2[7]_i_1 
       (.I0(\yCount_V_2[9]_i_6_n_3 ),
        .I1(\yCount_V_2_reg[9]_0 [3]),
        .I2(\yCount_V_2_reg[9]_0 [4]),
        .O(add_ln886_fu_312_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_2[8]_i_1 
       (.I0(\yCount_V_2_reg[9]_0 [3]),
        .I1(\yCount_V_2[9]_i_6_n_3 ),
        .I2(\yCount_V_2_reg[9]_0 [4]),
        .I3(\yCount_V_2_reg[9]_0 [5]),
        .O(add_ln886_fu_312_p2[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAEAAAAA)) 
    \yCount_V_2[9]_i_1 
       (.I0(vHatch1),
        .I1(icmp_ln1404_reg_532),
        .I2(icmp_ln1404_1_reg_541),
        .I3(icmp_ln1404_2_reg_547),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\xCount_V_2_reg[9]_1 ),
        .O(yCount_V_20));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \yCount_V_2[9]_i_10 
       (.I0(yCount_V_2_reg[0]),
        .I1(\yCount_V_2_reg[9]_i_5 [2]),
        .I2(\yCount_V_2_reg[9]_i_5 [0]),
        .I3(\yCount_V_2_reg[9]_i_5 [1]),
        .I4(yCount_V_2_reg[2]),
        .I5(yCount_V_2_reg[1]),
        .O(\yCount_V_2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \yCount_V_2[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\xCount_V_2_reg[9]_1 ),
        .I2(\icmp_ln1404_reg_532_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(\and_ln1404_reg_571_reg_n_3_[0] ),
        .I4(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I5(\yCount_V_2_reg[0]_1 ),
        .O(\yCount_V_2[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_2[9]_i_3 
       (.I0(\yCount_V_2_reg[9]_0 [4]),
        .I1(\yCount_V_2[9]_i_6_n_3 ),
        .I2(\yCount_V_2_reg[9]_0 [3]),
        .I3(\yCount_V_2_reg[9]_0 [5]),
        .I4(\yCount_V_2_reg[9]_0 [6]),
        .O(add_ln886_fu_312_p2[9]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \yCount_V_2[9]_i_4 
       (.I0(\xCount_V_2_reg[9]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln1404_reg_532_pp0_iter1_reg_reg_n_3_[0] ),
        .I3(icmp_ln1404_1_reg_541_pp0_iter1_reg),
        .I4(\yCount_V_2_reg[0]_1 ),
        .I5(\and_ln1404_reg_571_reg_n_3_[0] ),
        .O(vHatch1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_6 
       (.I0(\yCount_V_2_reg[9]_0 [2]),
        .I1(\yCount_V_2_reg[9]_0 [0]),
        .I2(yCount_V_2_reg[1]),
        .I3(yCount_V_2_reg[0]),
        .I4(yCount_V_2_reg[2]),
        .I5(\yCount_V_2_reg[9]_0 [1]),
        .O(\yCount_V_2[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[0]),
        .Q(yCount_V_2_reg[0]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[1]),
        .Q(yCount_V_2_reg[1]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[2]),
        .Q(yCount_V_2_reg[2]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[3]),
        .Q(\yCount_V_2_reg[9]_0 [0]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[4]),
        .Q(\yCount_V_2_reg[9]_0 [1]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[5]),
        .Q(\yCount_V_2_reg[9]_0 [2]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[6]),
        .Q(\yCount_V_2_reg[9]_0 [3]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[7]),
        .Q(\yCount_V_2_reg[9]_0 [4]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[8]),
        .Q(\yCount_V_2_reg[9]_0 [5]),
        .R(yCount_V_20));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\yCount_V_2[9]_i_2_n_3 ),
        .D(add_ln886_fu_312_p2[9]),
        .Q(\yCount_V_2_reg[9]_0 [6]),
        .R(yCount_V_20));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R
   (D,
    ap_clk,
    \ref_tmp29_1_reg_3424_reg[7] ,
    \ref_tmp29_1_reg_3424_reg[7]_0 ,
    vHatch,
    ap_phi_reg_pp0_iter3_hHatch_reg_122,
    \q0_reg[7]_0 ,
    ap_enable_reg_pp0_iter2,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 );
  output [0:0]D;
  input ap_clk;
  input \ref_tmp29_1_reg_3424_reg[7] ;
  input [0:0]\ref_tmp29_1_reg_3424_reg[7]_0 ;
  input vHatch;
  input ap_phi_reg_pp0_iter3_hHatch_reg_122;
  input \q0_reg[7]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;

  wire [0:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_122;
  wire \q0[7]_i_1__3_n_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_3_[7] ;
  wire \ref_tmp29_1_reg_3424_reg[7] ;
  wire [0:0]\ref_tmp29_1_reg_3424_reg[7]_0 ;
  wire vHatch;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[7]_i_1__3 
       (.I0(\q0_reg[7]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_2 ),
        .I4(\q0_reg_n_3_[7] ),
        .O(\q0[7]_i_1__3_n_3 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1__3_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \ref_tmp29_1_reg_3424[7]_i_1 
       (.I0(\ref_tmp29_1_reg_3424_reg[7] ),
        .I1(\ref_tmp29_1_reg_3424_reg[7]_0 ),
        .I2(\q0_reg_n_3_[7] ),
        .I3(vHatch),
        .I4(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .O(D));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R
   (D,
    ap_clk,
    ap_phi_reg_pp0_iter3_hHatch_reg_122,
    \ref_tmp29_1_reg_3424_reg[6] ,
    \ref_tmp29_1_reg_3424_reg[6]_0 ,
    vHatch,
    \q0_reg[6]_0 ,
    ap_enable_reg_pp0_iter2,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 );
  output [0:0]D;
  input ap_clk;
  input ap_phi_reg_pp0_iter3_hHatch_reg_122;
  input [0:0]\ref_tmp29_1_reg_3424_reg[6] ;
  input \ref_tmp29_1_reg_3424_reg[6]_0 ;
  input vHatch;
  input \q0_reg[6]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \q0_reg[6]_1 ;
  input \q0_reg[6]_2 ;

  wire [0:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_122;
  wire [6:6]q0;
  wire \q0[6]_i_1__0__0_n_3 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire [0:0]\ref_tmp29_1_reg_3424_reg[6] ;
  wire \ref_tmp29_1_reg_3424_reg[6]_0 ;
  wire vHatch;

  LUT5 #(
    .INIT(32'h7F774044)) 
    \q0[6]_i_1__0__0 
       (.I0(\q0_reg[6]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[6]_1 ),
        .I3(\q0_reg[6]_2 ),
        .I4(q0),
        .O(\q0[6]_i_1__0__0_n_3 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[6]_i_1__0__0_n_3 ),
        .Q(q0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAFAA8C88)) 
    \ref_tmp29_1_reg_3424[6]_i_1 
       (.I0(q0),
        .I1(ap_phi_reg_pp0_iter3_hHatch_reg_122),
        .I2(\ref_tmp29_1_reg_3424_reg[6] ),
        .I3(\ref_tmp29_1_reg_3424_reg[6]_0 ),
        .I4(vHatch),
        .O(D));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare
   (\q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[3] ,
    \q0_reg[7]_0 ,
    \or_ln1756_2_reg_867_reg[0]_0 ,
    \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter16_reg,
    \select_ln1756_3_reg_862_reg[2]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \ref_tmp35_1_reg_3393_reg[6] ,
    \select_ln232_reg_3383_reg[7] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[3]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[0] ,
    \newSel47_reg_872_reg[7]_0 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 ,
    \select_ln1756_3_reg_862_reg[0]_0 ,
    \pix_val_V_7_reg_877_reg[7]_0 ,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    and_ln1756_fu_479_p2,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ,
    \newSel47_reg_872_reg[5]_0 ,
    \newSel47_reg_872_reg[5]_1 ,
    \pix_val_V_7_reg_877_reg[0]_0 ,
    \select_ln1756_3_reg_862_reg[1]_0 ,
    \select_ln1756_3_reg_862_reg[3]_0 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ,
    Q,
    \vBarSel_1_reg[0]_0 ,
    \xCount_V_1[5]_i_4_0 ,
    \xCount_V_1_reg[0]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ,
    in,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ,
    \or_ln1756_2_reg_867_reg[0]_1 ,
    \newSel47_reg_872_reg[7]_1 ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ,
    \select_ln1756_3_reg_862_reg[6]_0 ,
    \pix_val_V_7_reg_877_reg[7]_1 );
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output [1:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[7]_0 ;
  output \or_ln1756_2_reg_867_reg[0]_0 ;
  output \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter16_reg;
  output \select_ln1756_3_reg_862_reg[2]_0 ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  output \ref_tmp35_1_reg_3393_reg[6] ;
  output \select_ln232_reg_3383_reg[7] ;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  output \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[3]_0 ;
  output [1:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[0] ;
  output [7:0]\newSel47_reg_872_reg[7]_0 ;
  output [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 ;
  output [0:0]\select_ln1756_3_reg_862_reg[0]_0 ;
  output [7:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input and_ln1756_fu_479_p2;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  input \newSel47_reg_872_reg[5]_0 ;
  input \newSel47_reg_872_reg[5]_1 ;
  input \pix_val_V_7_reg_877_reg[0]_0 ;
  input \select_ln1756_3_reg_862_reg[1]_0 ;
  input \select_ln1756_3_reg_862_reg[3]_0 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ;
  input [13:0]Q;
  input \vBarSel_1_reg[0]_0 ;
  input [14:0]\xCount_V_1[5]_i_4_0 ;
  input \xCount_V_1_reg[0]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  input [4:0]in;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  input \or_ln1756_2_reg_867_reg[0]_1 ;
  input [3:0]\newSel47_reg_872_reg[7]_1 ;
  input [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ;
  input [1:0]\select_ln1756_3_reg_862_reg[6]_0 ;
  input [3:0]\pix_val_V_7_reg_877_reg[7]_1 ;

  wire [1:0]D;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_22;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_27;
  wire DPtpgBarArray_U_n_28;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_7;
  wire DPtpgBarArray_U_n_8;
  wire DPtpgBarArray_U_n_9;
  wire [3:0]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire DPtpgBarSelRgb_CEA_b_U_n_3;
  wire DPtpgBarSelRgb_CEA_b_U_n_4;
  wire DPtpgBarSelRgb_CEA_g_U_n_3;
  wire DPtpgBarSelRgb_CEA_r_U_n_3;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_601_y_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_4;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire [3:1]DPtpgBarSelYuv_709_u_load_reg_857;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ;
  wire [0:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[3]_0 ;
  wire [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 ;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_y_U_n_10;
  wire DPtpgBarSelYuv_709_y_U_n_11;
  wire DPtpgBarSelYuv_709_y_U_n_12;
  wire DPtpgBarSelYuv_709_y_U_n_4;
  wire DPtpgBarSelYuv_709_y_U_n_8;
  wire DPtpgBarSelYuv_709_y_U_n_9;
  wire [13:0]Q;
  wire [0:0]SS;
  wire [5:0]add_ln886_fu_367_p2;
  wire and_ln1756_fu_479_p2;
  wire \and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_n_3 ;
  wire \and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294;
  wire \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_2_n_3 ;
  wire \hBarSel_1[0]_i_1_n_3 ;
  wire \hBarSel_1[1]_i_1_n_3 ;
  wire \hBarSel_1[2]_i_1_n_3 ;
  wire \hBarSel_1[2]_i_2_n_3 ;
  wire \hBarSel_1_reg_n_3_[0] ;
  wire \hBarSel_1_reg_n_3_[1] ;
  wire \hBarSel_1_reg_n_3_[2] ;
  wire [4:0]in;
  wire [6:1]newSel47_fu_660_p3;
  wire \newSel47_reg_872_reg[5]_0 ;
  wire \newSel47_reg_872_reg[5]_1 ;
  wire [7:0]\newSel47_reg_872_reg[7]_0 ;
  wire [3:0]\newSel47_reg_872_reg[7]_1 ;
  wire \or_ln1756_2_reg_867[0]_i_1_n_3 ;
  wire \or_ln1756_2_reg_867_reg[0]_0 ;
  wire \or_ln1756_2_reg_867_reg[0]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18_n_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ;
  wire [5:0]p_1_in;
  wire [5:0]pix_val_V_7_fu_683_p3;
  wire \pix_val_V_7_reg_877_reg[0]_0 ;
  wire [7:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  wire [3:0]\pix_val_V_7_reg_877_reg[7]_1 ;
  wire [0:0]\q0_reg[0] ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[3] ;
  wire [1:0]\q0_reg[3]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \ref_tmp35_1_reg_3393_reg[6] ;
  wire [7:1]select_ln1756_3_fu_625_p3;
  wire [7:1]select_ln1756_3_reg_862;
  wire [0:0]\select_ln1756_3_reg_862_reg[0]_0 ;
  wire \select_ln1756_3_reg_862_reg[1]_0 ;
  wire \select_ln1756_3_reg_862_reg[2]_0 ;
  wire \select_ln1756_3_reg_862_reg[3]_0 ;
  wire [1:0]\select_ln1756_3_reg_862_reg[6]_0 ;
  wire \select_ln232_reg_3383_reg[7] ;
  wire \vBarSel_1[0]_i_1_n_3 ;
  wire \vBarSel_1_reg[0]_0 ;
  wire \vBarSel_1_reg_n_3_[0] ;
  wire \xCount_V_1[5]_i_2_n_3 ;
  wire [14:0]\xCount_V_1[5]_i_4_0 ;
  wire \xCount_V_1[5]_i_4_n_3 ;
  wire \xCount_V_1[5]_i_5_n_3 ;
  wire \xCount_V_1[5]_i_6_n_3 ;
  wire \xCount_V_1[5]_i_7_n_3 ;
  wire \xCount_V_1[6]_i_1_n_3 ;
  wire \xCount_V_1[7]_i_1_n_3 ;
  wire \xCount_V_1[8]_i_1_n_3 ;
  wire \xCount_V_1[8]_i_2_n_3 ;
  wire \xCount_V_1[8]_i_3_n_3 ;
  wire \xCount_V_1_reg[0]_0 ;
  wire \xCount_V_1_reg_n_3_[0] ;
  wire \xCount_V_1_reg_n_3_[1] ;
  wire \xCount_V_1_reg_n_3_[2] ;
  wire \xCount_V_1_reg_n_3_[3] ;
  wire \xCount_V_1_reg_n_3_[4] ;
  wire \xCount_V_1_reg_n_3_[5] ;
  wire \xCount_V_1_reg_n_3_[6] ;
  wire \xCount_V_1_reg_n_3_[7] ;
  wire \xCount_V_1_reg_n_3_[8] ;
  wire yCount_V_1;
  wire \yCount_V_1[5]_i_1_n_3 ;
  wire \yCount_V_1[5]_i_4_n_3 ;
  wire \yCount_V_1[5]_i_5_n_3 ;
  wire \yCount_V_1[5]_i_7_n_3 ;
  wire \yCount_V_1[5]_i_8_n_3 ;
  wire \yCount_V_1[5]_i_9_n_3 ;
  wire [5:0]yCount_V_1_reg;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D(DPtpgBarArray_U_n_7),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter16_reg(DPtpgBarArray_U_n_20),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_9),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_14),
        .\q0_reg[0]_2 (DPtpgBarArray_U_n_17),
        .\q0_reg[0]_3 ({DPtpgBarArray_U_n_21,DPtpgBarArray_U_n_22,DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24,DPtpgBarArray_U_n_25}),
        .\q0_reg[0]_4 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .\q0_reg[0]_5 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_3),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_8),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_12),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_13),
        .\q0_reg[1]_4 (DPtpgBarArray_U_n_15),
        .\q0_reg[1]_5 (DPtpgBarArray_U_n_16),
        .\q0_reg[1]_6 ({DPtpgBarArray_U_n_18,DPtpgBarArray_U_n_19}),
        .\q0_reg[1]_7 (ap_enable_reg_pp0_iter16_reg),
        .\q0_reg[2]_0 ({DPtpgBarArray_U_n_10,DPtpgBarArray_U_n_11}),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_26),
        .\q0_reg[2]_2 ({DPtpgBarArray_U_n_27,DPtpgBarArray_U_n_28}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R DPtpgBarSelRgb_CEA_b_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[0]),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .ap_clk(ap_clk),
        .\pix_val_V_7_reg_877_reg[4] (\newSel47_reg_872_reg[5]_0 ),
        .\pix_val_V_7_reg_877_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\q0_reg[4]_1 (DPtpgBarSelRgb_CEA_b_U_n_4));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R DPtpgBarSelRgb_CEA_g_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[2]),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_g_U_n_3),
        .\select_ln1756_3_reg_862_reg[4] (\newSel47_reg_872_reg[5]_0 ),
        .\select_ln1756_3_reg_862_reg[4]_0 (\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .\select_ln1756_3_reg_862_reg[4]_1 (DPtpgBarSelYuv_601_v_U_n_3));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R DPtpgBarSelRgb_CEA_r_U
       (.DPtpgBarArray_q0(DPtpgBarArray_q0[1]),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .ap_clk(ap_clk),
        .\newSel47_reg_872_reg[4] (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[4]_0 (DPtpgBarSelRgb_CEA_b_U_n_3),
        .\q0_reg[4]_0 (DPtpgBarSelRgb_CEA_r_U_n_3));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_8 DPtpgBarSelRgb_VESA_b_U
       (.D({pix_val_V_7_fu_683_p3[5:3],pix_val_V_7_fu_683_p3[0]}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_v_U_n_5,DPtpgBarSelYuv_709_v_U_n_6}),
        .ap_clk(ap_clk),
        .\pix_val_V_7_reg_877_reg[0] (\pix_val_V_7_reg_877_reg[0]_0 ),
        .\pix_val_V_7_reg_877_reg[3] (\q0_reg[3] ),
        .\pix_val_V_7_reg_877_reg[3]_0 (\newSel47_reg_872_reg[5]_0 ),
        .\pix_val_V_7_reg_877_reg[4] (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .\pix_val_V_7_reg_877_reg[4]_0 (\newSel47_reg_872_reg[5]_1 ),
        .\pix_val_V_7_reg_877_reg[4]_1 (DPtpgBarSelRgb_CEA_b_U_n_4),
        .\pix_val_V_7_reg_877_reg[5] ({D[1],DPtpgBarSelYuv_601_v_U_n_4}),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_9));
  FDRE \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(DPtpgBarSelYuv_709_y_U_n_10),
        .Q(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_9 DPtpgBarSelRgb_VESA_r_U
       (.D({newSel47_fu_660_p3[6],newSel47_fu_660_p3[4],newSel47_fu_660_p3[1]}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_y_U_n_11,DPtpgBarSelYuv_709_y_U_n_12}),
        .ap_clk(ap_clk),
        .\newSel47_reg_872_reg[1] (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[1]_0 (DPtpgBarSelYuv_601_y_U_n_3),
        .\newSel47_reg_872_reg[4] (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .\newSel47_reg_872_reg[4]_0 (\newSel47_reg_872_reg[5]_1 ),
        .\newSel47_reg_872_reg[4]_1 (DPtpgBarSelRgb_CEA_r_U_n_3),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_8));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D(DPtpgBarSelYuv_601_u_U_n_3),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_v_U_n_5,DPtpgBarSelYuv_709_v_U_n_6}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\q0_reg[3]_0 (DPtpgBarArray_U_n_20),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_8),
        .\q0_reg[5]_0 ({DPtpgBarArray_U_n_10,DPtpgBarArray_U_n_11}),
        .\q0_reg[7]_0 ({select_ln1756_3_fu_625_p3[7],select_ln1756_3_fu_625_p3[5:3]}),
        .\q0_reg[7]_1 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .\q0_reg[7]_2 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .\select_ln1756_3_reg_862_reg[3] (\select_ln1756_3_reg_862_reg[1]_0 ),
        .\select_ln1756_3_reg_862_reg[3]_0 (\select_ln1756_3_reg_862_reg[3]_0 ),
        .\select_ln1756_3_reg_862_reg[3]_1 (DPtpgBarSelYuv_709_y_U_n_9),
        .\select_ln1756_3_reg_862_reg[3]_2 (DPtpgBarSelYuv_601_v_U_n_7),
        .\select_ln1756_3_reg_862_reg[4] (DPtpgBarSelRgb_CEA_g_U_n_3),
        .\select_ln1756_3_reg_862_reg[5] (D[1]),
        .\select_ln1756_3_reg_862_reg[5]_0 (DPtpgBarSelYuv_709_y_U_n_8),
        .\select_ln1756_3_reg_862_reg[7] (\newSel47_reg_872_reg[5]_0 ),
        .\select_ln1756_3_reg_862_reg[7]_0 (\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .\select_ln1756_3_reg_862_reg[7]_1 (\q0_reg[7] ),
        .\select_ln1756_3_reg_862_reg[7]_2 (\q0_reg[7]_0 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.D(DPtpgBarSelYuv_601_v_U_n_4),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1]_1 ),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_17),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (DPtpgBarSelYuv_601_v_U_n_7),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_20),
        .\q0_reg[3]_3 (DPtpgBarArray_U_n_9),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[4]_1 (DPtpgBarArray_U_n_3),
        .\q0_reg[5]_0 (DPtpgBarArray_U_n_14),
        .\select_ln1756_3_reg_862_reg[3] (\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .\select_ln1756_3_reg_862_reg[3]_0 (\newSel47_reg_872_reg[5]_0 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.D({DPtpgBarArray_U_n_18,DPtpgBarArray_U_n_19}),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_601_y_U_n_3,\q0_reg[0] }),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.D({DPtpgBarSelYuv_709_u_U_n_3,DPtpgBarSelYuv_709_u_U_n_4,DPtpgBarSelYuv_709_u_U_n_5}),
        .DPtpgBarArray_q0(DPtpgBarArray_q0),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\q0_reg[3]_0 (select_ln1756_3_fu_625_p3[2]),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_16),
        .\q0_reg[4]_0 (DPtpgBarArray_U_n_7),
        .\q0_reg[7]_0 (ap_enable_reg_pp0_iter16_reg),
        .\select_ln1756_3_reg_862_reg[2] (\select_ln1756_3_reg_862_reg[1]_0 ),
        .\select_ln1756_3_reg_862_reg[2]_0 (\q0_reg[3] ),
        .\select_ln1756_3_reg_862_reg[2]_1 (\newSel47_reg_872_reg[5]_0 ),
        .\select_ln1756_3_reg_862_reg[2]_2 (\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(D[0]),
        .Q(DPtpgBarSelYuv_709_u_load_reg_857[1]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(DPtpgBarSelYuv_601_u_U_n_3),
        .Q(\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(DPtpgBarSelYuv_709_u_U_n_5),
        .Q(DPtpgBarSelYuv_709_u_load_reg_857[3]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(DPtpgBarSelYuv_709_u_U_n_4),
        .Q(\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(DPtpgBarSelYuv_601_v_U_n_4),
        .Q(\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(D[1]),
        .Q(\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \DPtpgBarSelYuv_709_u_load_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_1 ),
        .D(DPtpgBarSelYuv_709_u_U_n_3),
        .Q(\DPtpgBarSelYuv_709_u_load_reg_857_reg[7]_0 [4]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D(D[1]),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_v_U_n_5,DPtpgBarSelYuv_709_v_U_n_6}),
        .ap_clk(ap_clk),
        .\q0_reg[4]_0 ({DPtpgBarArray_U_n_27,DPtpgBarArray_U_n_28}),
        .\q0_reg[6]_0 (DPtpgBarArray_U_n_20),
        .\q0_reg[6]_1 (DPtpgBarArray_U_n_13),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_12));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D(D[0]),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .E(DPtpgBarSelYuv_709_y_U_n_4),
        .Q({DPtpgBarSelYuv_709_y_U_n_11,DPtpgBarSelYuv_709_y_U_n_12,\q0_reg[3]_0 }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\newSel47_reg_872_reg[5] (\q0_reg[1] ),
        .\newSel47_reg_872_reg[5]_0 (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[5]_1 (\q0_reg[1]_0 ),
        .\newSel47_reg_872_reg[5]_2 (\newSel47_reg_872_reg[5]_1 ),
        .\q0_reg[2]_0 (select_ln1756_3_fu_625_p3[1]),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_15),
        .\q0_reg[5]_0 (newSel47_fu_660_p3[5]),
        .\q0_reg[6]_0 ({DPtpgBarArray_U_n_21,DPtpgBarArray_U_n_22,DPtpgBarArray_U_n_23,DPtpgBarArray_U_n_24,DPtpgBarArray_U_n_25}),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (DPtpgBarSelYuv_709_y_U_n_8),
        .\q0_reg[7]_2 (DPtpgBarSelYuv_709_y_U_n_9),
        .\q0_reg[7]_3 (DPtpgBarSelYuv_709_y_U_n_10),
        .\q0_reg[7]_4 (DPtpgBarArray_U_n_26),
        .\select_ln1756_3_reg_862_reg[1] (\select_ln1756_3_reg_862_reg[1]_0 ),
        .\select_ln1756_3_reg_862_reg[1]_0 (\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .\select_ln1756_3_reg_862_reg[1]_1 (\q0_reg[1]_1 ),
        .\select_ln1756_3_reg_862_reg[5] (DPtpgBarSelYuv_601_v_U_n_4));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_reg_768_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1756_fu_479_p2),
        .Q(\and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_n_3 ));
  FDRE \and_ln1756_reg_768_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1756_reg_768_pp0_iter1_reg_reg[0]_srl2_n_3 ),
        .Q(\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[0]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .I1(\xCount_V_1[8]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[1]_i_1 
       (.I0(\xCount_V_1[8]_i_3_n_3 ),
        .I1(\hBarSel_1_reg_n_3_[0] ),
        .I2(\hBarSel_1_reg_n_3_[1] ),
        .O(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h9CCC)) 
    \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[2]_i_1 
       (.I0(\xCount_V_1[8]_i_3_n_3 ),
        .I1(\hBarSel_1_reg_n_3_[2] ),
        .I2(\hBarSel_1_reg_n_3_[1] ),
        .I3(\hBarSel_1_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[2]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[0]_i_1_n_3 ),
        .Q(DPtpgBarArray_address0[0]),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[1]_i_1_n_3 ),
        .Q(DPtpgBarArray_address0[1]),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE \ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294[2]_i_1_n_3 ),
        .Q(DPtpgBarArray_address0[2]),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  LUT6 #(
    .INIT(64'h00003FC0AAAAAAAA)) 
    \ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_1 
       (.I0(DPtpgBarArray_address0[3]),
        .I1(\ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_2_n_3 ),
        .I2(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .I3(\vBarSel_1_reg_n_3_[0] ),
        .I4(\yCount_V_1[5]_i_5_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_2 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[2]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[1]),
        .I5(yCount_V_1_reg[4]),
        .O(\ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_1_n_3 ),
        .Q(DPtpgBarArray_address0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000059AAAAAA)) 
    \hBarSel_1[0]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[0] ),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\hBarSel_1[2]_i_2_n_3 ),
        .I5(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .O(\hBarSel_1[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \hBarSel_1[1]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[1] ),
        .I1(\hBarSel_1[2]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter16_reg),
        .I4(\hBarSel_1_reg_n_3_[0] ),
        .I5(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .O(\hBarSel_1[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \hBarSel_1[2]_i_1 
       (.I0(\hBarSel_1_reg_n_3_[2] ),
        .I1(\hBarSel_1[2]_i_2_n_3 ),
        .I2(\xCount_V_1[5]_i_2_n_3 ),
        .I3(\hBarSel_1_reg_n_3_[0] ),
        .I4(\hBarSel_1_reg_n_3_[1] ),
        .I5(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .O(\hBarSel_1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \hBarSel_1[2]_i_2 
       (.I0(\xCount_V_1[8]_i_2_n_3 ),
        .I1(\xCount_V_1_reg_n_3_[6] ),
        .I2(\xCount_V_1_reg_n_3_[7] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .O(\hBarSel_1[2]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[0]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[1]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1[2]_i_1_n_3 ),
        .Q(\hBarSel_1_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\newSel47_reg_872_reg[7]_1 [0]),
        .Q(\newSel47_reg_872_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(newSel47_fu_660_p3[1]),
        .Q(\newSel47_reg_872_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\newSel47_reg_872_reg[7]_1 [1]),
        .Q(\newSel47_reg_872_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\newSel47_reg_872_reg[7]_1 [2]),
        .Q(\newSel47_reg_872_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(newSel47_fu_660_p3[4]),
        .Q(\newSel47_reg_872_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(newSel47_fu_660_p3[5]),
        .Q(\newSel47_reg_872_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(newSel47_fu_660_p3[6]),
        .Q(\newSel47_reg_872_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \newSel47_reg_872_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\newSel47_reg_872_reg[7]_1 [3]),
        .Q(\newSel47_reg_872_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40FBFBFB)) 
    \or_ln1756_2_reg_867[0]_i_1 
       (.I0(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .I2(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_1 ),
        .I4(\select_ln1756_3_reg_862_reg[1]_0 ),
        .O(\or_ln1756_2_reg_867[0]_i_1_n_3 ));
  FDRE \or_ln1756_2_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1756_2_reg_867[0]_i_1_n_3 ),
        .Q(\or_ln1756_2_reg_867_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE200E2FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_9 
       (.I0(DPtpgBarSelYuv_709_u_load_reg_857[1]),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[1]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .O(\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_7 
       (.I0(select_ln1756_3_reg_862[2]),
        .I1(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .I4(in[0]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .O(\select_ln1756_3_reg_862_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E2FFFFFFFF)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[3]_i_10 
       (.I0(DPtpgBarSelYuv_709_u_load_reg_857[3]),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[3]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .O(\DPtpgBarSelYuv_709_u_load_reg_857_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_7 
       (.I0(in[1]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[4]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_11 
       (.I0(in[2]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[5]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10 
       (.I0(in[3]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[6]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h888AAAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_10_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .O(\ref_tmp35_1_reg_3393_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 
       (.I0(in[4]),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .I3(\or_ln1756_2_reg_867_reg[0]_0 ),
        .I4(select_ln1756_3_reg_862[7]),
        .I5(\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 ),
        .O(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h888AAAAA)) 
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 
       (.I0(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 ),
        .I1(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .I2(\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18_n_3 ),
        .I3(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .I4(\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .O(\select_ln232_reg_3383_reg[7] ));
  FDRE \pix_val_V_7_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_val_V_7_fu_683_p3[0]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_val_V_7_reg_877_reg[7]_1 [0]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_val_V_7_reg_877_reg[7]_1 [1]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_val_V_7_fu_683_p3[3]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_val_V_7_fu_683_p3[4]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_val_V_7_fu_683_p3[5]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_val_V_7_reg_877_reg[7]_1 [2]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pix_val_V_7_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_val_V_7_reg_877_reg[7]_1 [3]),
        .Q(\pix_val_V_7_reg_877_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1756_3_reg_862_reg[6]_0 [0]),
        .Q(\select_ln1756_3_reg_862_reg[0]_0 ),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[1]),
        .Q(select_ln1756_3_reg_862[1]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[2]),
        .Q(select_ln1756_3_reg_862[2]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[3]),
        .Q(select_ln1756_3_reg_862[3]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[4]),
        .Q(select_ln1756_3_reg_862[4]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[5]),
        .Q(select_ln1756_3_reg_862[5]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1756_3_reg_862_reg[6]_0 [1]),
        .Q(select_ln1756_3_reg_862[6]),
        .R(1'b0));
  FDRE \select_ln1756_3_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1756_3_fu_625_p3[7]),
        .Q(select_ln1756_3_reg_862[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA6AAA6A006AAA6A)) 
    \vBarSel_1[0]_i_1 
       (.I0(\vBarSel_1_reg_n_3_[0] ),
        .I1(\ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_279[0]_i_2_n_3 ),
        .I2(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .I3(\yCount_V_1[5]_i_5_n_3 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter16_reg),
        .O(\vBarSel_1[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_1[0]_i_1_n_3 ),
        .Q(\vBarSel_1_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_1[0]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[1]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[0] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \xCount_V_1[2]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_V_1[3]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[3] ),
        .I1(\xCount_V_1_reg_n_3_[1] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[2] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_V_1[4]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[4] ),
        .I1(\xCount_V_1_reg_n_3_[2] ),
        .I2(\xCount_V_1_reg_n_3_[0] ),
        .I3(\xCount_V_1_reg_n_3_[1] ),
        .I4(\xCount_V_1_reg_n_3_[3] ),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h00D0)) 
    \xCount_V_1[5]_i_1 
       (.I0(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\xCount_V_1[5]_i_4_n_3 ),
        .O(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V_1[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .O(\xCount_V_1[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xCount_V_1[5]_i_3 
       (.I0(\xCount_V_1_reg_n_3_[2] ),
        .I1(\xCount_V_1_reg_n_3_[0] ),
        .I2(\xCount_V_1_reg_n_3_[1] ),
        .I3(\xCount_V_1_reg_n_3_[4] ),
        .I4(\xCount_V_1_reg_n_3_[3] ),
        .I5(\xCount_V_1_reg_n_3_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V_1[5]_i_4 
       (.I0(\xCount_V_1[5]_i_5_n_3 ),
        .I1(\xCount_V_1[5]_i_4_0 [7]),
        .I2(\xCount_V_1[5]_i_4_0 [3]),
        .I3(\xCount_V_1[5]_i_4_0 [11]),
        .I4(\xCount_V_1_reg[0]_0 ),
        .I5(\xCount_V_1[5]_i_6_n_3 ),
        .O(\xCount_V_1[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_1[5]_i_5 
       (.I0(\xCount_V_1[5]_i_4_0 [12]),
        .I1(\xCount_V_1[5]_i_4_0 [0]),
        .I2(\xCount_V_1[5]_i_4_0 [8]),
        .I3(\xCount_V_1[5]_i_4_0 [4]),
        .O(\xCount_V_1[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V_1[5]_i_6 
       (.I0(\xCount_V_1[5]_i_4_0 [2]),
        .I1(\xCount_V_1[5]_i_4_0 [14]),
        .I2(\xCount_V_1[5]_i_4_0 [6]),
        .I3(\xCount_V_1[5]_i_4_0 [9]),
        .I4(\xCount_V_1[5]_i_7_n_3 ),
        .O(\xCount_V_1[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V_1[5]_i_7 
       (.I0(\xCount_V_1[5]_i_4_0 [13]),
        .I1(\xCount_V_1[5]_i_4_0 [10]),
        .I2(\xCount_V_1[5]_i_4_0 [5]),
        .I3(\xCount_V_1[5]_i_4_0 [1]),
        .O(\xCount_V_1[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00009998AAAAAAAA)) 
    \xCount_V_1[6]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[6] ),
        .I1(\xCount_V_1[8]_i_2_n_3 ),
        .I2(\xCount_V_1_reg_n_3_[7] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000A9A8AAAAAAAA)) 
    \xCount_V_1[7]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[7] ),
        .I1(\xCount_V_1[8]_i_2_n_3 ),
        .I2(\xCount_V_1_reg_n_3_[6] ),
        .I3(\xCount_V_1_reg_n_3_[8] ),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000AAA8AAAAAAAA)) 
    \xCount_V_1[8]_i_1 
       (.I0(\xCount_V_1_reg_n_3_[8] ),
        .I1(\xCount_V_1[8]_i_2_n_3 ),
        .I2(\xCount_V_1_reg_n_3_[6] ),
        .I3(\xCount_V_1_reg_n_3_[7] ),
        .I4(\xCount_V_1[8]_i_3_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\xCount_V_1[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_1[8]_i_2 
       (.I0(\xCount_V_1_reg_n_3_[5] ),
        .I1(\xCount_V_1_reg_n_3_[3] ),
        .I2(\xCount_V_1_reg_n_3_[4] ),
        .I3(\xCount_V_1_reg_n_3_[1] ),
        .I4(\xCount_V_1_reg_n_3_[0] ),
        .I5(\xCount_V_1_reg_n_3_[2] ),
        .O(\xCount_V_1[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \xCount_V_1[8]_i_3 
       (.I0(\xCount_V_1[5]_i_4_n_3 ),
        .I1(\hBarSel_1[2]_i_2_n_3 ),
        .O(\xCount_V_1[8]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[0]),
        .Q(\xCount_V_1_reg_n_3_[0] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[1]),
        .Q(\xCount_V_1_reg_n_3_[1] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[2]),
        .Q(\xCount_V_1_reg_n_3_[2] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[3]),
        .Q(\xCount_V_1_reg_n_3_[3] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[4]),
        .Q(\xCount_V_1_reg_n_3_[4] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V_1[5]_i_2_n_3 ),
        .D(p_1_in[5]),
        .Q(\xCount_V_1_reg_n_3_[5] ),
        .R(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[6]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[7]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xCount_V_1[8]_i_1_n_3 ),
        .Q(\xCount_V_1_reg_n_3_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln886_fu_367_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .I1(yCount_V_1_reg[1]),
        .O(add_ln886_fu_367_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .O(add_ln886_fu_367_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[1]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[2]),
        .I3(yCount_V_1_reg[3]),
        .O(add_ln886_fu_367_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .I4(yCount_V_1_reg[3]),
        .O(add_ln886_fu_367_p2[4]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \yCount_V_1[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .I1(yCount_V_1_reg[5]),
        .I2(\yCount_V_1[5]_i_4_n_3 ),
        .I3(yCount_V_1_reg[4]),
        .I4(\yCount_V_1[5]_i_5_n_3 ),
        .I5(\xCount_V_1[5]_i_2_n_3 ),
        .O(\yCount_V_1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \yCount_V_1[5]_i_2 
       (.I0(ap_phi_reg_pp0_iter1_hBarSel_5_loc_1_reg_294),
        .I1(yCount_V_1_reg[4]),
        .I2(\yCount_V_1[5]_i_4_n_3 ),
        .I3(yCount_V_1_reg[5]),
        .O(yCount_V_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[5]),
        .I1(yCount_V_1_reg[3]),
        .I2(yCount_V_1_reg[2]),
        .I3(yCount_V_1_reg[0]),
        .I4(yCount_V_1_reg[1]),
        .I5(yCount_V_1_reg[4]),
        .O(add_ln886_fu_367_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \yCount_V_1[5]_i_4 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .O(\yCount_V_1[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \yCount_V_1[5]_i_5 
       (.I0(\xCount_V_1[5]_i_4_n_3 ),
        .I1(Q[3]),
        .I2(Q[11]),
        .I3(\vBarSel_1_reg[0]_0 ),
        .I4(\yCount_V_1[5]_i_7_n_3 ),
        .I5(\yCount_V_1[5]_i_8_n_3 ),
        .O(\yCount_V_1[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_7 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[2]),
        .O(\yCount_V_1[5]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_1[5]_i_8 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[12]),
        .I4(\yCount_V_1[5]_i_9_n_3 ),
        .O(\yCount_V_1[5]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(Q[4]),
        .O(\yCount_V_1[5]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[2]),
        .Q(yCount_V_1_reg[2]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[3]),
        .Q(yCount_V_1_reg[3]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[4]),
        .Q(yCount_V_1_reg[4]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln886_fu_367_p2[5]),
        .Q(yCount_V_1_reg[5]),
        .R(\yCount_V_1[5]_i_1_n_3 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    DPtpgBarArray_q0,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[0]_1 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[0]_2 ,
    \q0_reg[1]_6 ,
    ap_enable_reg_pp0_iter16_reg,
    \q0_reg[0]_3 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_enable_reg_pp0_iter2,
    DPtpgBarArray_address0,
    \q0_reg[1]_7 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  output [2:0]DPtpgBarArray_q0;
  output [0:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_0 ;
  output [1:0]\q0_reg[2]_0 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[1]_5 ;
  output \q0_reg[0]_2 ;
  output [1:0]\q0_reg[1]_6 ;
  output ap_enable_reg_pp0_iter16_reg;
  output [4:0]\q0_reg[0]_3 ;
  output \q0_reg[2]_1 ;
  output [1:0]\q0_reg[2]_2 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input ap_enable_reg_pp0_iter2;
  input [3:0]DPtpgBarArray_address0;
  input \q0_reg[1]_7 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter2;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1__0_n_3 ;
  wire \q0[2]_i_2_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [4:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [1:0]\q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire [1:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [1:0]\q0_reg[2]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[0]_i_1 
       (.I0(DPtpgBarArray_address0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q0_reg[0]_4 ),
        .I3(\q0_reg[0]_5 ),
        .I4(DPtpgBarArray_q0[0]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_6 [0]));
  LUT6 #(
    .INIT(64'hFFFFA6FF0000A600)) 
    \q0[1]_i_1 
       (.I0(DPtpgBarArray_address0[1]),
        .I1(DPtpgBarArray_address0[3]),
        .I2(DPtpgBarArray_address0[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\q0_reg[1]_7 ),
        .I5(DPtpgBarArray_q0[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__3 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h87F0FFFF87F00000)) 
    \q0[2]_i_1__0 
       (.I0(DPtpgBarArray_address0[1]),
        .I1(DPtpgBarArray_address0[0]),
        .I2(DPtpgBarArray_address0[2]),
        .I3(DPtpgBarArray_address0[3]),
        .I4(\q0[2]_i_2_n_3 ),
        .I5(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_4 ),
        .I2(\q0_reg[0]_5 ),
        .O(\q0[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[3]_i_1__3 
       (.I0(\q0_reg[0]_5 ),
        .I1(\q0_reg[0]_4 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(DPtpgBarArray_q0[2]),
        .O(ap_enable_reg_pp0_iter16_reg));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__4 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__3 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__4 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1__7 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__0__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0_reg[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__1 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_2 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__1 
       (.I0(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_2 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1_n_3 ),
        .Q(DPtpgBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[1]_i_1_n_3 ),
        .Q(DPtpgBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[2]_i_1__0_n_3 ),
        .Q(DPtpgBarArray_q0[2]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    E,
    DPtpgBarArray_q0,
    ap_clk,
    \pix_val_V_7_reg_877_reg[4] ,
    \pix_val_V_7_reg_877_reg[4]_0 );
  output \q0_reg[4]_0 ;
  output \q0_reg[4]_1 ;
  input [0:0]E;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \pix_val_V_7_reg_877_reg[4] ;
  input \pix_val_V_7_reg_877_reg[4]_0 ;

  wire [0:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire ap_clk;
  wire \pix_val_V_7_reg_877_reg[4] ;
  wire \pix_val_V_7_reg_877_reg[4]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_7_reg_877[4]_i_2 
       (.I0(\q0_reg[4]_0 ),
        .I1(\pix_val_V_7_reg_877_reg[4] ),
        .I2(\pix_val_V_7_reg_877_reg[4]_0 ),
        .O(\q0_reg[4]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    E,
    DPtpgBarArray_q0,
    ap_clk,
    \select_ln1756_3_reg_862_reg[4] ,
    \select_ln1756_3_reg_862_reg[4]_0 ,
    \select_ln1756_3_reg_862_reg[4]_1 );
  output \q0_reg[4]_0 ;
  input [0:0]E;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \select_ln1756_3_reg_862_reg[4] ;
  input \select_ln1756_3_reg_862_reg[4]_0 ;
  input \select_ln1756_3_reg_862_reg[4]_1 ;

  wire [0:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[4]_0 ;
  wire \q0_reg_n_3_[4] ;
  wire \select_ln1756_3_reg_862_reg[4] ;
  wire \select_ln1756_3_reg_862_reg[4]_0 ;
  wire \select_ln1756_3_reg_862_reg[4]_1 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \select_ln1756_3_reg_862[4]_i_2 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\select_ln1756_3_reg_862_reg[4] ),
        .I2(\select_ln1756_3_reg_862_reg[4]_0 ),
        .I3(\select_ln1756_3_reg_862_reg[4]_1 ),
        .O(\q0_reg[4]_0 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    E,
    DPtpgBarArray_q0,
    ap_clk,
    \newSel47_reg_872_reg[4] ,
    \newSel47_reg_872_reg[4]_0 );
  output \q0_reg[4]_0 ;
  input [0:0]E;
  input [0:0]DPtpgBarArray_q0;
  input ap_clk;
  input \newSel47_reg_872_reg[4] ;
  input \newSel47_reg_872_reg[4]_0 ;

  wire [0:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire ap_clk;
  wire \newSel47_reg_872_reg[4] ;
  wire \newSel47_reg_872_reg[4]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg_n_3_[4] ;

  LUT3 #(
    .INIT(8'hB8)) 
    \newSel47_reg_872[4]_i_2 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\newSel47_reg_872_reg[4] ),
        .I2(\newSel47_reg_872_reg[4]_0 ),
        .O(\q0_reg[4]_0 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_q0),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    E,
    \q0_reg[1]_1 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_10
   (\q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    ap_clk,
    \ref_tmp35_2_reg_3398_reg[6] ,
    and_ln1379_1_reg_553_pp0_iter3_reg);
  output \q0_reg[1]_0 ;
  output [0:0]D;
  output [0:0]\q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input ap_clk;
  input \ref_tmp35_2_reg_3398_reg[6] ;
  input and_ln1379_1_reg_553_pp0_iter3_reg;

  wire [0:0]D;
  wire and_ln1379_1_reg_553_pp0_iter3_reg;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \ref_tmp35_2_reg_3398_reg[6] ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0_reg[1]_2 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ref_tmp35_1_reg_3393[7]_i_1 
       (.I0(\ref_tmp35_2_reg_3398_reg[6] ),
        .I1(\q0_reg[1]_0 ),
        .I2(and_ln1379_1_reg_553_pp0_iter3_reg),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ref_tmp35_2_reg_3398[6]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\ref_tmp35_2_reg_3398_reg[6] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_3
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    E,
    \q0_reg[1]_4 ,
    ap_clk,
    \ref_tmp27_2_reg_3444_reg[7] ,
    Q,
    \ref_tmp27_2_reg_3444_reg[6] ,
    \ref_tmp27_2_reg_3444_reg[0] );
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  input [0:0]E;
  input \q0_reg[1]_4 ;
  input ap_clk;
  input \ref_tmp27_2_reg_3444_reg[7] ;
  input [1:0]Q;
  input \ref_tmp27_2_reg_3444_reg[6] ;
  input \ref_tmp27_2_reg_3444_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg_n_3_[1] ;
  wire \ref_tmp27_2_reg_3444_reg[0] ;
  wire \ref_tmp27_2_reg_3444_reg[6] ;
  wire \ref_tmp27_2_reg_3444_reg[7] ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_4 ),
        .Q(\q0_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_2_reg_3444[0]_i_1 
       (.I0(\ref_tmp27_2_reg_3444_reg[7] ),
        .I1(\q0_reg_n_3_[1] ),
        .I2(\ref_tmp27_2_reg_3444_reg[0] ),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_2_reg_3444[4]_i_1 
       (.I0(\ref_tmp27_2_reg_3444_reg[7] ),
        .I1(\q0_reg_n_3_[1] ),
        .I2(Q[0]),
        .O(\q0_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_2_reg_3444[6]_i_1 
       (.I0(\ref_tmp27_2_reg_3444_reg[7] ),
        .I1(\q0_reg_n_3_[1] ),
        .I2(\ref_tmp27_2_reg_3444_reg[6] ),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_2_reg_3444[7]_i_2 
       (.I0(\ref_tmp27_2_reg_3444_reg[7] ),
        .I1(\q0_reg_n_3_[1] ),
        .I2(Q[1]),
        .O(\q0_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_8
   (\q0_reg[1]_0 ,
    D,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    Q,
    \pix_val_V_7_reg_877_reg[4] ,
    \pix_val_V_7_reg_877_reg[4]_0 ,
    \pix_val_V_7_reg_877_reg[4]_1 ,
    \pix_val_V_7_reg_877_reg[0] ,
    \pix_val_V_7_reg_877_reg[3] ,
    \pix_val_V_7_reg_877_reg[3]_0 ,
    \pix_val_V_7_reg_877_reg[5] );
  output \q0_reg[1]_0 ;
  output [3:0]D;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input [1:0]Q;
  input \pix_val_V_7_reg_877_reg[4] ;
  input \pix_val_V_7_reg_877_reg[4]_0 ;
  input \pix_val_V_7_reg_877_reg[4]_1 ;
  input \pix_val_V_7_reg_877_reg[0] ;
  input \pix_val_V_7_reg_877_reg[3] ;
  input \pix_val_V_7_reg_877_reg[3]_0 ;
  input [1:0]\pix_val_V_7_reg_877_reg[5] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \pix_val_V_7_reg_877_reg[0] ;
  wire \pix_val_V_7_reg_877_reg[3] ;
  wire \pix_val_V_7_reg_877_reg[3]_0 ;
  wire \pix_val_V_7_reg_877_reg[4] ;
  wire \pix_val_V_7_reg_877_reg[4]_0 ;
  wire \pix_val_V_7_reg_877_reg[4]_1 ;
  wire [1:0]\pix_val_V_7_reg_877_reg[5] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  LUT2 #(
    .INIT(4'h8)) 
    \pix_val_V_7_reg_877[0]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\pix_val_V_7_reg_877_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F888F88FFFF8F88)) 
    \pix_val_V_7_reg_877[3]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\pix_val_V_7_reg_877_reg[0] ),
        .I2(\pix_val_V_7_reg_877_reg[4]_0 ),
        .I3(Q[0]),
        .I4(\pix_val_V_7_reg_877_reg[3] ),
        .I5(\pix_val_V_7_reg_877_reg[3]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \pix_val_V_7_reg_877[4]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\pix_val_V_7_reg_877_reg[4] ),
        .I3(\pix_val_V_7_reg_877_reg[4]_0 ),
        .I4(\pix_val_V_7_reg_877_reg[4]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \pix_val_V_7_reg_877[5]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\pix_val_V_7_reg_877_reg[0] ),
        .I2(\pix_val_V_7_reg_877_reg[5] [1]),
        .I3(\pix_val_V_7_reg_877_reg[4]_0 ),
        .I4(\pix_val_V_7_reg_877_reg[3]_0 ),
        .I5(\pix_val_V_7_reg_877_reg[5] [0]),
        .O(D[3]));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    E,
    \q0_reg[1]_1 ,
    ap_clk);
  output [0:0]\q0_reg[1]_0 ;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;

  wire [0:0]E;
  wire ap_clk;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_4
   (\q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    \q0_reg[1]_7 ,
    E,
    \q0_reg[1]_8 ,
    ap_clk,
    \ref_tmp27_0_reg_3434_reg[7] ,
    \ref_tmp27_0_reg_3434_reg[7]_0 ,
    Q);
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[1]_5 ;
  output \q0_reg[1]_6 ;
  output \q0_reg[1]_7 ;
  input [0:0]E;
  input \q0_reg[1]_8 ;
  input ap_clk;
  input \ref_tmp27_0_reg_3434_reg[7] ;
  input \ref_tmp27_0_reg_3434_reg[7]_0 ;
  input [5:0]Q;

  wire [0:0]E;
  wire [5:0]Q;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \ref_tmp27_0_reg_3434_reg[7] ;
  wire \ref_tmp27_0_reg_3434_reg[7]_0 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_8 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[0]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[0]),
        .O(\q0_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[1]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[1]),
        .O(\q0_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[2]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[2]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[3]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[3]),
        .O(\q0_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[4]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[4]),
        .O(\q0_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[5]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(Q[5]),
        .O(\q0_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \ref_tmp27_0_reg_3434[7]_i_1 
       (.I0(\ref_tmp27_0_reg_3434_reg[7] ),
        .I1(\q0_reg[1]_0 ),
        .I2(\ref_tmp27_0_reg_3434_reg[7]_0 ),
        .O(\q0_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_9
   (\q0_reg[1]_0 ,
    D,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    Q,
    \newSel47_reg_872_reg[4] ,
    \newSel47_reg_872_reg[4]_0 ,
    \newSel47_reg_872_reg[4]_1 ,
    \newSel47_reg_872_reg[1] ,
    \newSel47_reg_872_reg[1]_0 );
  output \q0_reg[1]_0 ;
  output [2:0]D;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input [1:0]Q;
  input \newSel47_reg_872_reg[4] ;
  input \newSel47_reg_872_reg[4]_0 ;
  input \newSel47_reg_872_reg[4]_1 ;
  input \newSel47_reg_872_reg[1] ;
  input [0:0]\newSel47_reg_872_reg[1]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \newSel47_reg_872_reg[1] ;
  wire [0:0]\newSel47_reg_872_reg[1]_0 ;
  wire \newSel47_reg_872_reg[4] ;
  wire \newSel47_reg_872_reg[4]_0 ;
  wire \newSel47_reg_872_reg[4]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \newSel47_reg_872[1]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\newSel47_reg_872_reg[1] ),
        .I2(\newSel47_reg_872_reg[1]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \newSel47_reg_872[4]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\newSel47_reg_872_reg[4] ),
        .I3(\newSel47_reg_872_reg[4]_0 ),
        .I4(\newSel47_reg_872_reg[4]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \newSel47_reg_872[6]_i_1 
       (.I0(\q0_reg[1]_0 ),
        .I1(\newSel47_reg_872_reg[4]_0 ),
        .I2(Q[1]),
        .O(D[2]));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (D,
    \q0_reg[7]_0 ,
    ap_enable_reg_pp0_iter16_reg,
    \q0_reg[3]_0 ,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \select_ln1756_3_reg_862_reg[3] ,
    Q,
    \select_ln1756_3_reg_862_reg[3]_0 ,
    \select_ln1756_3_reg_862_reg[3]_1 ,
    \select_ln1756_3_reg_862_reg[3]_2 ,
    \select_ln1756_3_reg_862_reg[4] ,
    \select_ln1756_3_reg_862_reg[5] ,
    \select_ln1756_3_reg_862_reg[5]_0 ,
    \select_ln1756_3_reg_862_reg[7] ,
    \select_ln1756_3_reg_862_reg[7]_0 ,
    \select_ln1756_3_reg_862_reg[7]_1 ,
    \select_ln1756_3_reg_862_reg[7]_2 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[5]_0 ,
    DPtpgBarArray_q0,
    ap_enable_reg_pp0_iter2);
  output [0:0]D;
  output [3:0]\q0_reg[7]_0 ;
  output ap_enable_reg_pp0_iter16_reg;
  input \q0_reg[3]_0 ;
  input [0:0]E;
  input \q0_reg[3]_1 ;
  input ap_clk;
  input \select_ln1756_3_reg_862_reg[3] ;
  input [1:0]Q;
  input \select_ln1756_3_reg_862_reg[3]_0 ;
  input \select_ln1756_3_reg_862_reg[3]_1 ;
  input \select_ln1756_3_reg_862_reg[3]_2 ;
  input \select_ln1756_3_reg_862_reg[4] ;
  input [0:0]\select_ln1756_3_reg_862_reg[5] ;
  input \select_ln1756_3_reg_862_reg[5]_0 ;
  input \select_ln1756_3_reg_862_reg[7] ;
  input \select_ln1756_3_reg_862_reg[7]_0 ;
  input \select_ln1756_3_reg_862_reg[7]_1 ;
  input \select_ln1756_3_reg_862_reg[7]_2 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [1:0]\q0_reg[5]_0 ;
  input [2:0]DPtpgBarArray_q0;
  input ap_enable_reg_pp0_iter2;

  wire [0:0]D;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter16_reg;
  wire ap_enable_reg_pp0_iter2;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [1:0]\q0_reg[5]_0 ;
  wire [3:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_3_[4] ;
  wire \q0_reg_n_3_[5] ;
  wire \q0_reg_n_3_[7] ;
  wire \select_ln1756_3_reg_862_reg[3] ;
  wire \select_ln1756_3_reg_862_reg[3]_0 ;
  wire \select_ln1756_3_reg_862_reg[3]_1 ;
  wire \select_ln1756_3_reg_862_reg[3]_2 ;
  wire \select_ln1756_3_reg_862_reg[4] ;
  wire [0:0]\select_ln1756_3_reg_862_reg[5] ;
  wire \select_ln1756_3_reg_862_reg[5]_0 ;
  wire \select_ln1756_3_reg_862_reg[7] ;
  wire \select_ln1756_3_reg_862_reg[7]_0 ;
  wire \select_ln1756_3_reg_862_reg[7]_1 ;
  wire \select_ln1756_3_reg_862_reg[7]_2 ;

  LUT2 #(
    .INIT(4'h2)) 
    \q0[1]_i_2__0 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .O(ap_enable_reg_pp0_iter16_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .I3(DPtpgBarArray_q0[0]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter16_reg),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 ),
        .Q(D),
        .R(\q0_reg[3]_0 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [0]),
        .Q(\q0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [1]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(\q0_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \select_ln1756_3_reg_862[3]_i_1 
       (.I0(D),
        .I1(\select_ln1756_3_reg_862_reg[3] ),
        .I2(Q[0]),
        .I3(\select_ln1756_3_reg_862_reg[3]_0 ),
        .I4(\select_ln1756_3_reg_862_reg[3]_1 ),
        .I5(\select_ln1756_3_reg_862_reg[3]_2 ),
        .O(\q0_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln1756_3_reg_862[4]_i_1 
       (.I0(\q0_reg_n_3_[4] ),
        .I1(\select_ln1756_3_reg_862_reg[3] ),
        .I2(Q[1]),
        .I3(\select_ln1756_3_reg_862_reg[3]_0 ),
        .I4(\select_ln1756_3_reg_862_reg[4] ),
        .O(\q0_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln1756_3_reg_862[5]_i_1 
       (.I0(\q0_reg_n_3_[5] ),
        .I1(\select_ln1756_3_reg_862_reg[3] ),
        .I2(\select_ln1756_3_reg_862_reg[5] ),
        .I3(\select_ln1756_3_reg_862_reg[3]_0 ),
        .I4(\select_ln1756_3_reg_862_reg[5]_0 ),
        .O(\q0_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFB3F3BC0C80008)) 
    \select_ln1756_3_reg_862[7]_i_1 
       (.I0(\q0_reg_n_3_[7] ),
        .I1(\select_ln1756_3_reg_862_reg[3] ),
        .I2(\select_ln1756_3_reg_862_reg[7] ),
        .I3(\select_ln1756_3_reg_862_reg[7]_0 ),
        .I4(\select_ln1756_3_reg_862_reg[7]_1 ),
        .I5(\select_ln1756_3_reg_862_reg[7]_2 ),
        .O(\q0_reg[7]_0 [3]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    D,
    \q0_reg[1]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    E,
    \q0_reg[4]_1 ,
    ap_clk,
    \q0_reg[5]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    \select_ln1756_3_reg_862_reg[3] ,
    \select_ln1756_3_reg_862_reg[3]_0 );
  output \q0_reg[4]_0 ;
  output [0:0]D;
  output \q0_reg[1]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[3]_1 ;
  input [0:0]E;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[5]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[3]_2 ;
  input \q0_reg[3]_3 ;
  input \select_ln1756_3_reg_862_reg[3] ;
  input \select_ln1756_3_reg_862_reg[3]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \select_ln1756_3_reg_862_reg[3] ;
  wire \select_ln1756_3_reg_862_reg[3]_0 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_3 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_2 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 ),
        .Q(D),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln1756_3_reg_862[3]_i_3 
       (.I0(\q0_reg[3]_0 ),
        .I1(\select_ln1756_3_reg_862_reg[3] ),
        .I2(\select_ln1756_3_reg_862_reg[3]_0 ),
        .O(\q0_reg[3]_1 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (Q,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (D,
    \q0_reg[3]_0 ,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \select_ln1756_3_reg_862_reg[2] ,
    \select_ln1756_3_reg_862_reg[2]_0 ,
    \select_ln1756_3_reg_862_reg[2]_1 ,
    \select_ln1756_3_reg_862_reg[2]_2 ,
    \q0_reg[4]_0 ,
    DPtpgBarArray_q0,
    ap_enable_reg_pp0_iter2,
    \q0_reg[7]_0 );
  output [2:0]D;
  output [0:0]\q0_reg[3]_0 ;
  input [0:0]E;
  input \q0_reg[3]_1 ;
  input ap_clk;
  input \select_ln1756_3_reg_862_reg[2] ;
  input \select_ln1756_3_reg_862_reg[2]_0 ;
  input \select_ln1756_3_reg_862_reg[2]_1 ;
  input \select_ln1756_3_reg_862_reg[2]_2 ;
  input [0:0]\q0_reg[4]_0 ;
  input [2:0]DPtpgBarArray_q0;
  input ap_enable_reg_pp0_iter2;
  input \q0_reg[7]_0 ;

  wire [2:0]D;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \q0[7]_i_1_n_3 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire \select_ln1756_3_reg_862_reg[2] ;
  wire \select_ln1756_3_reg_862_reg[2]_0 ;
  wire \select_ln1756_3_reg_862_reg[2]_1 ;
  wire \select_ln1756_3_reg_862_reg[2]_2 ;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(D[2]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .I3(DPtpgBarArray_q0[0]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\q0_reg[7]_0 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(D[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30F030B8)) 
    \select_ln1756_3_reg_862[2]_i_1 
       (.I0(D[0]),
        .I1(\select_ln1756_3_reg_862_reg[2] ),
        .I2(\select_ln1756_3_reg_862_reg[2]_0 ),
        .I3(\select_ln1756_3_reg_862_reg[2]_1 ),
        .I4(\select_ln1756_3_reg_862_reg[2]_2 ),
        .O(\q0_reg[3]_0 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (D,
    \q0_reg[7]_0 ,
    Q,
    \q0_reg[6]_0 ,
    E,
    \q0_reg[6]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[4]_0 );
  output [0:0]D;
  output \q0_reg[7]_0 ;
  output [1:0]Q;
  input \q0_reg[6]_0 ;
  input [0:0]E;
  input \q0_reg[6]_1 ;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input [1:0]\q0_reg[4]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [1:0]\q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 ),
        .Q(D),
        .R(\q0_reg[6]_0 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    E,
    D,
    \q0_reg[5]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    Q,
    \q0_reg[7]_4 ,
    ap_clk,
    \q0_reg[2]_1 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ,
    \newSel47_reg_872_reg[5] ,
    \newSel47_reg_872_reg[5]_0 ,
    \newSel47_reg_872_reg[5]_1 ,
    \newSel47_reg_872_reg[5]_2 ,
    \select_ln1756_3_reg_862_reg[1] ,
    \select_ln1756_3_reg_862_reg[1]_0 ,
    \select_ln1756_3_reg_862_reg[1]_1 ,
    \select_ln1756_3_reg_862_reg[5] ,
    ap_enable_reg_pp0_iter2,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ,
    \q0_reg[6]_0 );
  output \q0_reg[7]_0 ;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[2]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[7]_2 ;
  output \q0_reg[7]_3 ;
  output [3:0]Q;
  input \q0_reg[7]_4 ;
  input ap_clk;
  input \q0_reg[2]_1 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  input \newSel47_reg_872_reg[5] ;
  input \newSel47_reg_872_reg[5]_0 ;
  input \newSel47_reg_872_reg[5]_1 ;
  input \newSel47_reg_872_reg[5]_2 ;
  input \select_ln1756_3_reg_862_reg[1] ;
  input \select_ln1756_3_reg_862_reg[1]_0 ;
  input \select_ln1756_3_reg_862_reg[1]_1 ;
  input [0:0]\select_ln1756_3_reg_862_reg[5] ;
  input ap_enable_reg_pp0_iter2;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  input [4:0]\q0_reg[6]_0 ;

  wire [0:0]D;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \newSel47_reg_872_reg[5] ;
  wire \newSel47_reg_872_reg[5]_0 ;
  wire \newSel47_reg_872_reg[5]_1 ;
  wire \newSel47_reg_872_reg[5]_2 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [4:0]\q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg_n_3_[5] ;
  wire \select_ln1756_3_reg_862_reg[1] ;
  wire \select_ln1756_3_reg_862_reg[1]_0 ;
  wire \select_ln1756_3_reg_862_reg[1]_1 ;
  wire [0:0]\select_ln1756_3_reg_862_reg[5] ;

  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \DPtpgBarSelRgb_VESA_g_load_reg_852[1]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .I3(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .I4(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 ),
        .O(\q0_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hF0FFF0C0EAFFEAEA)) 
    \newSel47_reg_872[5]_i_1 
       (.I0(\q0_reg_n_3_[5] ),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .I2(\newSel47_reg_872_reg[5] ),
        .I3(\newSel47_reg_872_reg[5]_0 ),
        .I4(\newSel47_reg_872_reg[5]_1 ),
        .I5(\newSel47_reg_872_reg[5]_2 ),
        .O(\q0_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[6]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 ),
        .I2(\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[2]_1 ),
        .Q(D),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 [3]),
        .Q(\q0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_4 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFB3F3BC0C80008)) 
    \select_ln1756_3_reg_862[1]_i_1 
       (.I0(D),
        .I1(\select_ln1756_3_reg_862_reg[1] ),
        .I2(\newSel47_reg_872_reg[5]_0 ),
        .I3(\select_ln1756_3_reg_862_reg[1]_0 ),
        .I4(\q0_reg[7]_0 ),
        .I5(\select_ln1756_3_reg_862_reg[1]_1 ),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \select_ln1756_3_reg_862[3]_i_2 
       (.I0(\q0_reg[7]_0 ),
        .I1(\select_ln1756_3_reg_862_reg[1]_0 ),
        .I2(\newSel47_reg_872_reg[5]_0 ),
        .O(\q0_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \select_ln1756_3_reg_862[5]_i_3 
       (.I0(\q0_reg[7]_0 ),
        .I1(\newSel47_reg_872_reg[5]_0 ),
        .I2(\select_ln1756_3_reg_862_reg[1]_0 ),
        .I3(\select_ln1756_3_reg_862_reg[5] ),
        .O(\q0_reg[7]_1 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars
   (ap_enable_reg_pp0_iter1,
    grp_tpgPatternTartanColorBars_fu_1020_ap_return_0,
    and_ln1379_1_reg_553_pp0_iter3_reg,
    D,
    \xCount_V_reg[9]_0 ,
    CO,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    \q0_reg[1]_7 ,
    \q0_reg[1]_8 ,
    \q0_reg[1]_9 ,
    \vBarSel_reg[0]_0 ,
    \vBarSel_reg[1]_0 ,
    \hBarSel_reg[0]_0 ,
    \q0_reg[7] ,
    SS,
    ap_block_pp0_stage0_subdone,
    grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg,
    ap_clk,
    and_ln1379_1_fu_315_p2,
    \ref_tmp35_1_reg_3393_reg[6] ,
    \ref_tmp27_1_reg_3439_reg[7] ,
    trunc_ln1_fu_231_p4,
    add_ln1329_fu_247_p2,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    icmp_ln1518_reg_550,
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ,
    \vBarSel_reg[2]_0 ,
    \vBarSel_reg[0]_1 ,
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ,
    SR);
  output ap_enable_reg_pp0_iter1;
  output [0:0]grp_tpgPatternTartanColorBars_fu_1020_ap_return_0;
  output and_ln1379_1_reg_553_pp0_iter3_reg;
  output [0:0]D;
  output [0:0]\xCount_V_reg[9]_0 ;
  output [0:0]CO;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[1]_2 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[1]_4 ;
  output \q0_reg[1]_5 ;
  output \q0_reg[1]_6 ;
  output \q0_reg[1]_7 ;
  output \q0_reg[1]_8 ;
  output \q0_reg[1]_9 ;
  output \vBarSel_reg[0]_0 ;
  output \vBarSel_reg[1]_0 ;
  output \hBarSel_reg[0]_0 ;
  output [4:0]\q0_reg[7] ;
  input [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg;
  input ap_clk;
  input and_ln1379_1_fu_315_p2;
  input \ref_tmp35_1_reg_3393_reg[6] ;
  input \ref_tmp27_1_reg_3439_reg[7] ;
  input [9:0]trunc_ln1_fu_231_p4;
  input [9:0]add_ln1329_fu_247_p2;
  input \q0_reg[2] ;
  input \q0_reg[2]_0 ;
  input icmp_ln1518_reg_550;
  input [1:0]\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ;
  input \vBarSel_reg[2]_0 ;
  input \vBarSel_reg[0]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [9:0]add_ln1329_fu_247_p2;
  wire [9:0]add_ln886_fu_361_p2;
  wire and_ln1379_1_fu_315_p2;
  wire \and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_n_3 ;
  wire and_ln1379_1_reg_553_pp0_iter3_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[2]_i_1_n_3 ;
  wire [0:0]\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[2]_i_2_n_3 ;
  wire [1:0]\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 ;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1020_ap_return_0;
  wire grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg;
  wire \hBarSel[0]_i_1_n_3 ;
  wire \hBarSel[1]_i_1_n_3 ;
  wire \hBarSel[2]_i_10_n_3 ;
  wire \hBarSel[2]_i_11_n_3 ;
  wire \hBarSel[2]_i_12_n_3 ;
  wire \hBarSel[2]_i_13_n_3 ;
  wire \hBarSel[2]_i_1_n_3 ;
  wire \hBarSel[2]_i_4_n_3 ;
  wire \hBarSel[2]_i_5_n_3 ;
  wire \hBarSel[2]_i_6_n_3 ;
  wire \hBarSel[2]_i_7_n_3 ;
  wire \hBarSel[2]_i_8_n_3 ;
  wire \hBarSel[2]_i_9_n_3 ;
  wire \hBarSel_reg[0]_0 ;
  wire \hBarSel_reg[2]_i_3_n_3 ;
  wire \hBarSel_reg[2]_i_3_n_4 ;
  wire \hBarSel_reg[2]_i_3_n_5 ;
  wire \hBarSel_reg[2]_i_3_n_6 ;
  wire \hBarSel_reg_n_3_[1] ;
  wire \hBarSel_reg_n_3_[2] ;
  wire icmp_ln1518_reg_550;
  wire [2:2]p_1_in;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[1]_8 ;
  wire \q0_reg[1]_9 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire [4:0]\q0_reg[7] ;
  wire \ref_tmp27_1_reg_3439_reg[7] ;
  wire \ref_tmp35_1_reg_3393_reg[6] ;
  wire [5:0]sel;
  wire tpgBarSelYuv_u18_U_n_3;
  wire tpgBarSelYuv_u18_U_n_4;
  wire tpgBarSelYuv_v20_U_n_3;
  wire tpgBarSelYuv_v20_U_n_4;
  wire tpgBarSelYuv_v20_U_n_7;
  wire tpgBarSelYuv_v20_U_n_8;
  wire tpgBarSelYuv_y22_U_n_10;
  wire tpgBarSelYuv_y22_U_n_11;
  wire tpgBarSelYuv_y22_U_n_12;
  wire tpgBarSelYuv_y22_U_n_13;
  wire tpgBarSelYuv_y22_U_n_3;
  wire tpgBarSelYuv_y22_U_n_4;
  wire tpgBarSelYuv_y22_U_n_8;
  wire tpgBarSelYuv_y22_U_n_9;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_17;
  wire tpgTartanBarArray_U_n_3;
  wire tpgTartanBarArray_U_n_4;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire [9:0]trunc_ln1_fu_231_p4;
  wire \vBarSel[0]_i_1_n_3 ;
  wire \vBarSel[1]_i_10_n_3 ;
  wire \vBarSel[1]_i_11_n_3 ;
  wire \vBarSel[1]_i_13_n_3 ;
  wire \vBarSel[1]_i_15_n_3 ;
  wire \vBarSel[1]_i_16_n_3 ;
  wire \vBarSel[1]_i_17_n_3 ;
  wire \vBarSel[1]_i_18_n_3 ;
  wire \vBarSel[1]_i_19_n_3 ;
  wire \vBarSel[1]_i_1_n_3 ;
  wire \vBarSel[1]_i_4_n_3 ;
  wire \vBarSel[1]_i_5_n_3 ;
  wire \vBarSel[1]_i_6_n_3 ;
  wire \vBarSel[1]_i_8_n_3 ;
  wire \vBarSel[1]_i_9_n_3 ;
  wire \vBarSel[2]_i_1_n_3 ;
  wire \vBarSel[2]_i_2_n_3 ;
  wire \vBarSel_reg[0]_0 ;
  wire \vBarSel_reg[0]_1 ;
  wire \vBarSel_reg[1]_0 ;
  wire \vBarSel_reg[1]_i_2_n_5 ;
  wire \vBarSel_reg[1]_i_2_n_6 ;
  wire \vBarSel_reg[1]_i_3_n_3 ;
  wire \vBarSel_reg[1]_i_3_n_4 ;
  wire \vBarSel_reg[1]_i_3_n_5 ;
  wire \vBarSel_reg[1]_i_3_n_6 ;
  wire \vBarSel_reg[1]_i_7_n_3 ;
  wire \vBarSel_reg[1]_i_7_n_4 ;
  wire \vBarSel_reg[1]_i_7_n_5 ;
  wire \vBarSel_reg[1]_i_7_n_6 ;
  wire \vBarSel_reg[2]_0 ;
  wire \vBarSel_reg_n_3_[2] ;
  wire [9:0]xCount_V;
  wire [9:0]xCount_V0_in;
  wire \xCount_V[3]_i_2_n_3 ;
  wire \xCount_V[3]_i_3_n_3 ;
  wire \xCount_V[3]_i_4_n_3 ;
  wire \xCount_V[3]_i_5_n_3 ;
  wire \xCount_V[3]_i_6_n_3 ;
  wire \xCount_V[7]_i_2_n_3 ;
  wire \xCount_V[7]_i_3_n_3 ;
  wire \xCount_V[7]_i_4_n_3 ;
  wire \xCount_V[7]_i_5_n_3 ;
  wire \xCount_V[7]_i_6_n_3 ;
  wire \xCount_V[7]_i_7_n_3 ;
  wire \xCount_V[9]_i_1_n_3 ;
  wire \xCount_V[9]_i_2_n_3 ;
  wire \xCount_V[9]_i_4_n_3 ;
  wire \xCount_V[9]_i_5_n_3 ;
  wire \xCount_V[9]_i_7_n_3 ;
  wire \xCount_V[9]_i_9_n_3 ;
  wire \xCount_V_reg[3]_i_1_n_3 ;
  wire \xCount_V_reg[3]_i_1_n_4 ;
  wire \xCount_V_reg[3]_i_1_n_5 ;
  wire \xCount_V_reg[3]_i_1_n_6 ;
  wire \xCount_V_reg[7]_i_1_n_3 ;
  wire \xCount_V_reg[7]_i_1_n_4 ;
  wire \xCount_V_reg[7]_i_1_n_5 ;
  wire \xCount_V_reg[7]_i_1_n_6 ;
  wire [0:0]\xCount_V_reg[9]_0 ;
  wire \xCount_V_reg[9]_i_3_n_6 ;
  wire yCount_V;
  wire \yCount_V[9]_i_4_n_3 ;
  wire [9:0]yCount_V_reg;
  wire [3:1]\NLW_hBarSel_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_vBarSel_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vBarSel_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/and_ln1379_1_reg_553_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_325/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1379_1_fu_315_p2),
        .Q(\and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1379_1_reg_553_pp0_iter2_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1379_1_reg_553_pp0_iter3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternTartanColorBars_fu_1020_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[1]_i_1 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(\hBarSel_reg[0]_0 ),
        .I2(\hBarSel_reg_n_3_[1] ),
        .I3(icmp_ln1518_reg_550),
        .O(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[2]_i_1 
       (.I0(\hBarSel_reg[0]_0 ),
        .I1(\xCount_V_reg[9]_0 ),
        .I2(\hBarSel_reg_n_3_[1] ),
        .I3(\hBarSel_reg_n_3_[2] ),
        .I4(icmp_ln1518_reg_550),
        .O(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[2]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[0]_0 ),
        .Q(sel[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[1]_i_1_n_3 ),
        .Q(sel[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter2_hBarSel_loc_1_reg_208[2]_i_1_n_3 ),
        .Q(sel[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[2]_i_1 
       (.I0(\vBarSel_reg[0]_0 ),
        .I1(CO),
        .I2(icmp_ln1518_reg_550),
        .I3(\vBarSel_reg[1]_0 ),
        .I4(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[2]_i_2_n_3 ),
        .I5(\vBarSel_reg_n_3_[2] ),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[2]_i_2 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\vBarSel_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193[2]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 [0]),
        .Q(sel[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(\ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[1]_0 [1]),
        .Q(sel[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(p_1_in),
        .Q(sel[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h09AAAAAA09AA09AA)) 
    \hBarSel[0]_i_1 
       (.I0(\hBarSel_reg[0]_0 ),
        .I1(\xCount_V_reg[9]_0 ),
        .I2(icmp_ln1518_reg_550),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\q0_reg[2] ),
        .I5(\q0_reg[2]_0 ),
        .O(\hBarSel[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA009AAAAA)) 
    \hBarSel[1]_i_1 
       (.I0(\hBarSel_reg_n_3_[1] ),
        .I1(\xCount_V_reg[9]_0 ),
        .I2(\hBarSel_reg[0]_0 ),
        .I3(icmp_ln1518_reg_550),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\vBarSel_reg[0]_1 ),
        .O(\hBarSel[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00009AAAAAAAAAAA)) 
    \hBarSel[2]_i_1 
       (.I0(\hBarSel_reg_n_3_[2] ),
        .I1(\xCount_V_reg[9]_0 ),
        .I2(\hBarSel_reg[0]_0 ),
        .I3(\hBarSel_reg_n_3_[1] ),
        .I4(icmp_ln1518_reg_550),
        .I5(\xCount_V[9]_i_2_n_3 ),
        .O(\hBarSel[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel[2]_i_10 
       (.I0(xCount_V[6]),
        .I1(trunc_ln1_fu_231_p4[7]),
        .I2(xCount_V[7]),
        .I3(trunc_ln1_fu_231_p4[6]),
        .I4(\xCount_V[9]_i_9_n_3 ),
        .O(\hBarSel[2]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h82414128)) 
    \hBarSel[2]_i_11 
       (.I0(xCount_V[4]),
        .I1(trunc_ln1_fu_231_p4[5]),
        .I2(xCount_V[5]),
        .I3(trunc_ln1_fu_231_p4[4]),
        .I4(\xCount_V[7]_i_7_n_3 ),
        .O(\hBarSel[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8241824182414128)) 
    \hBarSel[2]_i_12 
       (.I0(xCount_V[2]),
        .I1(trunc_ln1_fu_231_p4[3]),
        .I2(xCount_V[3]),
        .I3(trunc_ln1_fu_231_p4[2]),
        .I4(trunc_ln1_fu_231_p4[0]),
        .I5(trunc_ln1_fu_231_p4[1]),
        .O(\hBarSel[2]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \hBarSel[2]_i_13 
       (.I0(xCount_V[0]),
        .I1(trunc_ln1_fu_231_p4[0]),
        .I2(xCount_V[1]),
        .I3(trunc_ln1_fu_231_p4[1]),
        .O(\hBarSel[2]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h22B22127)) 
    \hBarSel[2]_i_4 
       (.I0(trunc_ln1_fu_231_p4[9]),
        .I1(xCount_V[9]),
        .I2(trunc_ln1_fu_231_p4[8]),
        .I3(xCount_V[8]),
        .I4(\xCount_V[9]_i_7_n_3 ),
        .O(\hBarSel[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h86101086)) 
    \hBarSel[2]_i_5 
       (.I0(\xCount_V[9]_i_7_n_3 ),
        .I1(trunc_ln1_fu_231_p4[8]),
        .I2(xCount_V[8]),
        .I3(xCount_V[9]),
        .I4(trunc_ln1_fu_231_p4[9]),
        .O(\hBarSel[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel[2]_i_6 
       (.I0(trunc_ln1_fu_231_p4[6]),
        .I1(\xCount_V[9]_i_9_n_3 ),
        .I2(trunc_ln1_fu_231_p4[7]),
        .I3(xCount_V[6]),
        .I4(xCount_V[7]),
        .O(\hBarSel[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0081E1F9)) 
    \hBarSel[2]_i_7 
       (.I0(trunc_ln1_fu_231_p4[4]),
        .I1(\xCount_V[7]_i_7_n_3 ),
        .I2(trunc_ln1_fu_231_p4[5]),
        .I3(xCount_V[4]),
        .I4(xCount_V[5]),
        .O(\hBarSel[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000A801FE01FFA9)) 
    \hBarSel[2]_i_8 
       (.I0(trunc_ln1_fu_231_p4[2]),
        .I1(trunc_ln1_fu_231_p4[0]),
        .I2(trunc_ln1_fu_231_p4[1]),
        .I3(trunc_ln1_fu_231_p4[3]),
        .I4(xCount_V[2]),
        .I5(xCount_V[3]),
        .O(\hBarSel[2]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h01B5)) 
    \hBarSel[2]_i_9 
       (.I0(trunc_ln1_fu_231_p4[0]),
        .I1(xCount_V[0]),
        .I2(trunc_ln1_fu_231_p4[1]),
        .I3(xCount_V[1]),
        .O(\hBarSel[2]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[0]_i_1_n_3 ),
        .Q(\hBarSel_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[1]_i_1_n_3 ),
        .Q(\hBarSel_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel[2]_i_1_n_3 ),
        .Q(\hBarSel_reg_n_3_[2] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_reg[2]_i_2 
       (.CI(\hBarSel_reg[2]_i_3_n_3 ),
        .CO({\NLW_hBarSel_reg[2]_i_2_CO_UNCONNECTED [3:1],\xCount_V_reg[9]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\hBarSel[2]_i_4_n_3 }),
        .O(\NLW_hBarSel_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\hBarSel[2]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \hBarSel_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\hBarSel_reg[2]_i_3_n_3 ,\hBarSel_reg[2]_i_3_n_4 ,\hBarSel_reg[2]_i_3_n_5 ,\hBarSel_reg[2]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\hBarSel[2]_i_6_n_3 ,\hBarSel[2]_i_7_n_3 ,\hBarSel[2]_i_8_n_3 ,\hBarSel[2]_i_9_n_3 }),
        .O(\NLW_hBarSel_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\hBarSel[2]_i_10_n_3 ,\hBarSel[2]_i_11_n_3 ,\hBarSel[2]_i_12_n_3 ,\hBarSel[2]_i_13_n_3 }));
  LUT3 #(
    .INIT(8'h04)) 
    \ref_tmp35_1_reg_3393[6]_i_1 
       (.I0(and_ln1379_1_reg_553_pp0_iter3_reg),
        .I1(\ref_tmp35_1_reg_3393_reg[6] ),
        .I2(\ref_tmp27_1_reg_3439_reg[7] ),
        .O(D));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R_3 tpgBarSelRgb_b12_U
       (.E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_v20_U_n_7,tpgBarSelYuv_v20_U_n_8}),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (tpgTartanBarArray_U_n_4),
        .\ref_tmp27_2_reg_3444_reg[0] (tpgBarSelYuv_v20_U_n_3),
        .\ref_tmp27_2_reg_3444_reg[6] (tpgBarSelYuv_v20_U_n_4),
        .\ref_tmp27_2_reg_3444_reg[7] (\ref_tmp27_1_reg_3439_reg[7] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R_4 tpgBarSelRgb_r16_U
       (.E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_y22_U_n_8,tpgBarSelYuv_y22_U_n_9,tpgBarSelYuv_y22_U_n_10,tpgBarSelYuv_y22_U_n_11,tpgBarSelYuv_y22_U_n_12,tpgBarSelYuv_y22_U_n_13}),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (grp_tpgPatternTartanColorBars_fu_1020_ap_return_0),
        .\q0_reg[1]_1 (\q0_reg[1]_3 ),
        .\q0_reg[1]_2 (\q0_reg[1]_4 ),
        .\q0_reg[1]_3 (\q0_reg[1]_5 ),
        .\q0_reg[1]_4 (\q0_reg[1]_6 ),
        .\q0_reg[1]_5 (\q0_reg[1]_7 ),
        .\q0_reg[1]_6 (\q0_reg[1]_8 ),
        .\q0_reg[1]_7 (\q0_reg[1]_9 ),
        .\q0_reg[1]_8 (tpgTartanBarArray_U_n_3),
        .\ref_tmp27_0_reg_3434_reg[7] (\ref_tmp27_1_reg_3439_reg[7] ),
        .\ref_tmp27_0_reg_3434_reg[7]_0 (tpgBarSelYuv_y22_U_n_3));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R_5 tpgBarSelYuv_u18_U
       (.D({tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_u18_U_n_3,tpgBarSelYuv_u18_U_n_4}),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R_6 tpgBarSelYuv_v20_U
       (.D({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_v20_U_n_7,tpgBarSelYuv_v20_U_n_8}),
        .\and_ln1379_1_reg_553_pp0_iter3_reg_reg[0] ({\q0_reg[7] [3],\q0_reg[7] [1]}),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (tpgBarSelYuv_v20_U_n_3),
        .\q0_reg[0]_1 (tpgTartanBarArray_U_n_8),
        .\q0_reg[6]_0 (tpgBarSelYuv_v20_U_n_4),
        .\q0_reg[6]_1 (tpgTartanBarArray_U_n_7),
        .\ref_tmp27_1_reg_3439_reg[4] (\ref_tmp27_1_reg_3439_reg[7] ),
        .\ref_tmp27_1_reg_3439_reg[4]_0 (tpgBarSelYuv_y22_U_n_3),
        .\ref_tmp27_1_reg_3439_reg[6] (and_ln1379_1_reg_553_pp0_iter3_reg));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R_7 tpgBarSelYuv_y22_U
       (.D({tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14}),
        .E(tpgBarSelYuv_y22_U_n_4),
        .Q({tpgBarSelYuv_u18_U_n_3,tpgBarSelYuv_u18_U_n_4}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .\q0_reg[0]_0 (\q0_reg[2] ),
        .\q0_reg[0]_1 (\q0_reg[2]_0 ),
        .\q0_reg[5]_0 ({tpgBarSelYuv_y22_U_n_8,tpgBarSelYuv_y22_U_n_9,tpgBarSelYuv_y22_U_n_10,tpgBarSelYuv_y22_U_n_11,tpgBarSelYuv_y22_U_n_12,tpgBarSelYuv_y22_U_n_13}),
        .\q0_reg[7]_0 (tpgBarSelYuv_y22_U_n_3),
        .\q0_reg[7]_1 ({\q0_reg[7] [4],\q0_reg[7] [2],\q0_reg[7] [0]}),
        .\q0_reg[7]_2 (tpgTartanBarArray_U_n_15),
        .\ref_tmp27_1_reg_3439_reg[0] (and_ln1379_1_reg_553_pp0_iter3_reg),
        .\ref_tmp27_1_reg_3439_reg[0]_0 (tpgBarSelYuv_v20_U_n_3),
        .\ref_tmp27_1_reg_3439_reg[5] (tpgBarSelYuv_v20_U_n_4),
        .\ref_tmp27_1_reg_3439_reg[7] (\ref_tmp27_1_reg_3439_reg[7] ),
        .\ref_tmp27_1_reg_3439_reg[7]_0 (tpgBarSelYuv_v20_U_n_7));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.D({tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\q0_reg[0]_0 (tpgTartanBarArray_U_n_4),
        .\q0_reg[0]_1 (tpgTartanBarArray_U_n_8),
        .\q0_reg[1]_0 (tpgTartanBarArray_U_n_3),
        .\q0_reg[1]_1 ({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17}),
        .\q0_reg[2]_0 (tpgTartanBarArray_U_n_7),
        .\q0_reg[2]_1 ({tpgTartanBarArray_U_n_9,tpgTartanBarArray_U_n_10,tpgTartanBarArray_U_n_11,tpgTartanBarArray_U_n_12,tpgTartanBarArray_U_n_13,tpgTartanBarArray_U_n_14}),
        .\q0_reg[2]_2 (tpgTartanBarArray_U_n_15),
        .\q0_reg[2]_3 (\q0_reg[2] ),
        .\q0_reg[2]_4 (\q0_reg[2]_0 ),
        .sel(sel));
  LUT6 #(
    .INIT(64'hAAAAAAAA006AAAAA)) 
    \vBarSel[0]_i_1 
       (.I0(\vBarSel_reg[0]_0 ),
        .I1(icmp_ln1518_reg_550),
        .I2(CO),
        .I3(\vBarSel_reg[2]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\vBarSel_reg[0]_1 ),
        .O(\vBarSel[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00006AAAAAAAAAAA)) 
    \vBarSel[1]_i_1 
       (.I0(\vBarSel_reg[1]_0 ),
        .I1(CO),
        .I2(icmp_ln1518_reg_550),
        .I3(\vBarSel_reg[0]_0 ),
        .I4(\vBarSel_reg[2]_0 ),
        .I5(\xCount_V[9]_i_2_n_3 ),
        .O(\vBarSel[1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_10 
       (.I0(yCount_V_reg[5]),
        .I1(add_ln1329_fu_247_p2[5]),
        .I2(\vBarSel[1]_i_19_n_3 ),
        .O(\vBarSel[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[1]_i_11 
       (.I0(yCount_V_reg[4]),
        .I1(add_ln1329_fu_247_p2[4]),
        .I2(add_ln1329_fu_247_p2[2]),
        .I3(add_ln1329_fu_247_p2[0]),
        .I4(add_ln1329_fu_247_p2[1]),
        .I5(add_ln1329_fu_247_p2[3]),
        .O(\vBarSel[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vBarSel[1]_i_13 
       (.I0(add_ln1329_fu_247_p2[4]),
        .I1(add_ln1329_fu_247_p2[2]),
        .I2(add_ln1329_fu_247_p2[0]),
        .I3(add_ln1329_fu_247_p2[1]),
        .I4(add_ln1329_fu_247_p2[3]),
        .I5(add_ln1329_fu_247_p2[5]),
        .O(\vBarSel[1]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[1]_i_15 
       (.I0(yCount_V_reg[3]),
        .I1(add_ln1329_fu_247_p2[3]),
        .I2(add_ln1329_fu_247_p2[1]),
        .I3(add_ln1329_fu_247_p2[0]),
        .I4(add_ln1329_fu_247_p2[2]),
        .O(\vBarSel[1]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[1]_i_16 
       (.I0(yCount_V_reg[2]),
        .I1(add_ln1329_fu_247_p2[2]),
        .I2(add_ln1329_fu_247_p2[0]),
        .I3(add_ln1329_fu_247_p2[1]),
        .O(\vBarSel[1]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_17 
       (.I0(yCount_V_reg[1]),
        .I1(add_ln1329_fu_247_p2[1]),
        .I2(add_ln1329_fu_247_p2[0]),
        .O(\vBarSel[1]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vBarSel[1]_i_18 
       (.I0(yCount_V_reg[0]),
        .I1(add_ln1329_fu_247_p2[0]),
        .O(\vBarSel[1]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vBarSel[1]_i_19 
       (.I0(add_ln1329_fu_247_p2[3]),
        .I1(add_ln1329_fu_247_p2[1]),
        .I2(add_ln1329_fu_247_p2[0]),
        .I3(add_ln1329_fu_247_p2[2]),
        .I4(add_ln1329_fu_247_p2[4]),
        .O(\vBarSel[1]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vBarSel[1]_i_4 
       (.I0(add_ln1329_fu_247_p2[8]),
        .I1(add_ln1329_fu_247_p2[6]),
        .I2(\vBarSel[1]_i_13_n_3 ),
        .I3(add_ln1329_fu_247_p2[7]),
        .I4(add_ln1329_fu_247_p2[9]),
        .O(\vBarSel[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[1]_i_5 
       (.I0(yCount_V_reg[9]),
        .I1(add_ln1329_fu_247_p2[9]),
        .I2(add_ln1329_fu_247_p2[7]),
        .I3(\vBarSel[1]_i_13_n_3 ),
        .I4(add_ln1329_fu_247_p2[6]),
        .I5(add_ln1329_fu_247_p2[8]),
        .O(\vBarSel[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[1]_i_6 
       (.I0(yCount_V_reg[8]),
        .I1(add_ln1329_fu_247_p2[8]),
        .I2(add_ln1329_fu_247_p2[6]),
        .I3(\vBarSel[1]_i_13_n_3 ),
        .I4(add_ln1329_fu_247_p2[7]),
        .O(\vBarSel[1]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[1]_i_8 
       (.I0(yCount_V_reg[7]),
        .I1(add_ln1329_fu_247_p2[7]),
        .I2(\vBarSel[1]_i_13_n_3 ),
        .I3(add_ln1329_fu_247_p2[6]),
        .O(\vBarSel[1]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vBarSel[1]_i_9 
       (.I0(yCount_V_reg[6]),
        .I1(add_ln1329_fu_247_p2[6]),
        .I2(\vBarSel[1]_i_13_n_3 ),
        .O(\vBarSel[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00009AAAAAAAAAAA)) 
    \vBarSel[2]_i_1 
       (.I0(\vBarSel_reg_n_3_[2] ),
        .I1(\vBarSel[2]_i_2_n_3 ),
        .I2(\vBarSel_reg[0]_0 ),
        .I3(\vBarSel_reg[1]_0 ),
        .I4(\vBarSel_reg[2]_0 ),
        .I5(\xCount_V[9]_i_2_n_3 ),
        .O(\vBarSel[2]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \vBarSel[2]_i_2 
       (.I0(CO),
        .I1(icmp_ln1518_reg_550),
        .O(\vBarSel[2]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[0]_i_1_n_3 ),
        .Q(\vBarSel_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[1]_i_1_n_3 ),
        .Q(\vBarSel_reg[1]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_2 
       (.CI(\vBarSel_reg[1]_i_3_n_3 ),
        .CO({\NLW_vBarSel_reg[1]_i_2_CO_UNCONNECTED [3],CO,\vBarSel_reg[1]_i_2_n_5 ,\vBarSel_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,yCount_V_reg[9:8]}),
        .O(\NLW_vBarSel_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\vBarSel[1]_i_4_n_3 ,\vBarSel[1]_i_5_n_3 ,\vBarSel[1]_i_6_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_3 
       (.CI(\vBarSel_reg[1]_i_7_n_3 ),
        .CO({\vBarSel_reg[1]_i_3_n_3 ,\vBarSel_reg[1]_i_3_n_4 ,\vBarSel_reg[1]_i_3_n_5 ,\vBarSel_reg[1]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(yCount_V_reg[7:4]),
        .O(\NLW_vBarSel_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\vBarSel[1]_i_8_n_3 ,\vBarSel[1]_i_9_n_3 ,\vBarSel[1]_i_10_n_3 ,\vBarSel[1]_i_11_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vBarSel_reg[1]_i_7 
       (.CI(1'b0),
        .CO({\vBarSel_reg[1]_i_7_n_3 ,\vBarSel_reg[1]_i_7_n_4 ,\vBarSel_reg[1]_i_7_n_5 ,\vBarSel_reg[1]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI(yCount_V_reg[3:0]),
        .O(\NLW_vBarSel_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\vBarSel[1]_i_15_n_3 ,\vBarSel[1]_i_16_n_3 ,\vBarSel[1]_i_17_n_3 ,\vBarSel[1]_i_18_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel[2]_i_1_n_3 ),
        .Q(\vBarSel_reg_n_3_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V[3]_i_2 
       (.I0(\xCount_V_reg[9]_0 ),
        .O(\xCount_V[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEEEEB11111114)) 
    \xCount_V[3]_i_3 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[3]),
        .I2(trunc_ln1_fu_231_p4[2]),
        .I3(trunc_ln1_fu_231_p4[0]),
        .I4(trunc_ln1_fu_231_p4[1]),
        .I5(xCount_V[3]),
        .O(\xCount_V[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFEAB0154)) 
    \xCount_V[3]_i_4 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[1]),
        .I2(trunc_ln1_fu_231_p4[0]),
        .I3(trunc_ln1_fu_231_p4[2]),
        .I4(xCount_V[2]),
        .O(\xCount_V[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[3]_i_5 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[1]),
        .I2(trunc_ln1_fu_231_p4[0]),
        .I3(xCount_V[1]),
        .O(\xCount_V[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \xCount_V[3]_i_6 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[0]),
        .O(\xCount_V[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEEEB1114)) 
    \xCount_V[7]_i_2 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[7]),
        .I2(trunc_ln1_fu_231_p4[6]),
        .I3(\xCount_V[9]_i_9_n_3 ),
        .I4(xCount_V[7]),
        .O(\xCount_V[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_3 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(\xCount_V[9]_i_9_n_3 ),
        .I2(trunc_ln1_fu_231_p4[6]),
        .I3(xCount_V[6]),
        .O(\xCount_V[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_4 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[5]),
        .I2(\xCount_V[7]_i_6_n_3 ),
        .I3(xCount_V[5]),
        .O(\xCount_V[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hEB14)) 
    \xCount_V[7]_i_5 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(\xCount_V[7]_i_7_n_3 ),
        .I2(trunc_ln1_fu_231_p4[4]),
        .I3(xCount_V[4]),
        .O(\xCount_V[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \xCount_V[7]_i_6 
       (.I0(trunc_ln1_fu_231_p4[3]),
        .I1(trunc_ln1_fu_231_p4[1]),
        .I2(trunc_ln1_fu_231_p4[0]),
        .I3(trunc_ln1_fu_231_p4[2]),
        .I4(trunc_ln1_fu_231_p4[4]),
        .O(\xCount_V[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \xCount_V[7]_i_7 
       (.I0(trunc_ln1_fu_231_p4[2]),
        .I1(trunc_ln1_fu_231_p4[0]),
        .I2(trunc_ln1_fu_231_p4[1]),
        .I3(trunc_ln1_fu_231_p4[3]),
        .O(\xCount_V[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \xCount_V[9]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[2] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1518_reg_550),
        .O(\xCount_V[9]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \xCount_V[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[2] ),
        .I2(\q0_reg[2]_0 ),
        .O(\xCount_V[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFE1001E)) 
    \xCount_V[9]_i_4 
       (.I0(trunc_ln1_fu_231_p4[8]),
        .I1(\xCount_V[9]_i_7_n_3 ),
        .I2(trunc_ln1_fu_231_p4[9]),
        .I3(\xCount_V_reg[9]_0 ),
        .I4(xCount_V[9]),
        .O(\xCount_V[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEAAAB00015554)) 
    \xCount_V[9]_i_5 
       (.I0(\xCount_V_reg[9]_0 ),
        .I1(trunc_ln1_fu_231_p4[7]),
        .I2(\xCount_V[9]_i_9_n_3 ),
        .I3(trunc_ln1_fu_231_p4[6]),
        .I4(trunc_ln1_fu_231_p4[8]),
        .I5(xCount_V[8]),
        .O(\xCount_V[9]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \xCount_V[9]_i_7 
       (.I0(trunc_ln1_fu_231_p4[6]),
        .I1(\xCount_V[9]_i_9_n_3 ),
        .I2(trunc_ln1_fu_231_p4[7]),
        .O(\xCount_V[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \xCount_V[9]_i_9 
       (.I0(trunc_ln1_fu_231_p4[4]),
        .I1(trunc_ln1_fu_231_p4[2]),
        .I2(trunc_ln1_fu_231_p4[0]),
        .I3(trunc_ln1_fu_231_p4[1]),
        .I4(trunc_ln1_fu_231_p4[3]),
        .I5(trunc_ln1_fu_231_p4[5]),
        .O(\xCount_V[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[0]),
        .Q(xCount_V[0]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[1]),
        .Q(xCount_V[1]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[2]),
        .Q(xCount_V[2]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[3]),
        .Q(xCount_V[3]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_V_reg[3]_i_1_n_3 ,\xCount_V_reg[3]_i_1_n_4 ,\xCount_V_reg[3]_i_1_n_5 ,\xCount_V_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_V[0]),
        .DI({xCount_V[3:1],\xCount_V[3]_i_2_n_3 }),
        .O(xCount_V0_in[3:0]),
        .S({\xCount_V[3]_i_3_n_3 ,\xCount_V[3]_i_4_n_3 ,\xCount_V[3]_i_5_n_3 ,\xCount_V[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[4]),
        .Q(xCount_V[4]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[5]),
        .Q(xCount_V[5]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[6]),
        .Q(xCount_V[6]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[7]),
        .Q(xCount_V[7]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[7]_i_1 
       (.CI(\xCount_V_reg[3]_i_1_n_3 ),
        .CO({\xCount_V_reg[7]_i_1_n_3 ,\xCount_V_reg[7]_i_1_n_4 ,\xCount_V_reg[7]_i_1_n_5 ,\xCount_V_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_V[7:4]),
        .O(xCount_V0_in[7:4]),
        .S({\xCount_V[7]_i_2_n_3 ,\xCount_V[7]_i_3_n_3 ,\xCount_V[7]_i_4_n_3 ,\xCount_V[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[8]),
        .Q(xCount_V[8]),
        .R(\xCount_V[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_V[9]_i_2_n_3 ),
        .D(xCount_V0_in[9]),
        .Q(xCount_V[9]),
        .R(\xCount_V[9]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_V_reg[9]_i_3 
       (.CI(\xCount_V_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_V_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_V[8]}),
        .O({\NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_V0_in[9:8]}),
        .S({1'b0,1'b0,\xCount_V[9]_i_4_n_3 ,\xCount_V[9]_i_5_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(yCount_V_reg[0]),
        .O(add_ln886_fu_361_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(yCount_V_reg[0]),
        .I1(yCount_V_reg[1]),
        .O(add_ln886_fu_361_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V[2]_i_1 
       (.I0(yCount_V_reg[1]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[2]),
        .O(add_ln886_fu_361_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V[3]_i_1 
       (.I0(yCount_V_reg[2]),
        .I1(yCount_V_reg[0]),
        .I2(yCount_V_reg[1]),
        .I3(yCount_V_reg[3]),
        .O(add_ln886_fu_361_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V[4]_i_1 
       (.I0(yCount_V_reg[3]),
        .I1(yCount_V_reg[1]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[2]),
        .I4(yCount_V_reg[4]),
        .O(add_ln886_fu_361_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V[5]_i_1 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(add_ln886_fu_361_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V[6]_i_1 
       (.I0(\yCount_V[9]_i_4_n_3 ),
        .I1(yCount_V_reg[6]),
        .O(add_ln886_fu_361_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V[7]_i_1 
       (.I0(yCount_V_reg[6]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[7]),
        .O(add_ln886_fu_361_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V[8]_i_1 
       (.I0(yCount_V_reg[7]),
        .I1(\yCount_V[9]_i_4_n_3 ),
        .I2(yCount_V_reg[6]),
        .I3(yCount_V_reg[8]),
        .O(add_ln886_fu_361_p2[8]));
  LUT5 #(
    .INIT(32'h44040000)) 
    \yCount_V[9]_i_2 
       (.I0(CO),
        .I1(icmp_ln1518_reg_550),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[2] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(yCount_V));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V[9]_i_3 
       (.I0(yCount_V_reg[8]),
        .I1(yCount_V_reg[6]),
        .I2(\yCount_V[9]_i_4_n_3 ),
        .I3(yCount_V_reg[7]),
        .I4(yCount_V_reg[9]),
        .O(add_ln886_fu_361_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V[9]_i_4 
       (.I0(yCount_V_reg[4]),
        .I1(yCount_V_reg[2]),
        .I2(yCount_V_reg[0]),
        .I3(yCount_V_reg[1]),
        .I4(yCount_V_reg[3]),
        .I5(yCount_V_reg[5]),
        .O(\yCount_V[9]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[0]),
        .Q(yCount_V_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[1]),
        .Q(yCount_V_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[2]),
        .Q(yCount_V_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[3]),
        .Q(yCount_V_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[4]),
        .Q(yCount_V_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[5]),
        .Q(yCount_V_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[6]),
        .Q(yCount_V_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[7]),
        .Q(yCount_V_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[8]),
        .Q(yCount_V_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln886_fu_361_p2[9]),
        .Q(yCount_V_reg[9]),
        .R(SR));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    D,
    \q0_reg[2]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[1]_1 ,
    ap_enable_reg_pp0_iter2,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    ap_clk,
    sel);
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output [1:0]D;
  output \q0_reg[2]_0 ;
  output \q0_reg[0]_1 ;
  output [5:0]\q0_reg[2]_1 ;
  output \q0_reg[2]_2 ;
  output [1:0]\q0_reg[1]_1 ;
  input ap_enable_reg_pp0_iter2;
  input \q0_reg[2]_3 ;
  input \q0_reg[2]_4 ;
  input ap_clk;
  input [5:0]sel;

  wire [1:0]D;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [2:0]p_0_out;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1_n_3 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1]_0 ;
  wire [1:0]\q0_reg[1]_1 ;
  wire \q0_reg[2]_0 ;
  wire [5:0]\q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[2]_3 ;
  wire \q0_reg[2]_4 ;
  wire [5:0]sel;
  wire [2:0]tpgTartanBarArray_q0;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[0]_i_1 
       (.I0(p_0_out[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[2]_3 ),
        .I3(\q0_reg[2]_4 ),
        .I4(tpgTartanBarArray_q0[0]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1__2 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[2]_3 ),
        .I3(\q0_reg[2]_4 ),
        .I4(tpgTartanBarArray_q0[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__5 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__6 
       (.I0(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[1]_i_1__7 
       (.I0(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \q0[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\q0_reg[2]_3 ),
        .I3(\q0_reg[2]_4 ),
        .I4(tpgTartanBarArray_q0[2]),
        .O(\q0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__1 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__5 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[2]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__6 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__3 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_2 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__4 
       (.I0(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__5 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__6 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(D[1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[0]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[1]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[2]_i_1_n_3 ),
        .Q(tpgTartanBarArray_q0[2]),
        .R(1'b0));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "6'b000001" *) 
(* ap_ST_fsm_state2 = "6'b000010" *) (* ap_ST_fsm_state3 = "6'b000100" *) (* ap_ST_fsm_state4 = "6'b001000" *) 
(* ap_ST_fsm_state5 = "6'b010000" *) (* ap_ST_fsm_state6 = "6'b100000" *) (* hls_module = "yes" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input fid_in;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_118;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_167;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_170;
  wire CTRL_s_axi_U_n_171;
  wire CTRL_s_axi_U_n_172;
  wire CTRL_s_axi_U_n_173;
  wire CTRL_s_axi_U_n_174;
  wire CTRL_s_axi_U_n_175;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_184;
  wire CTRL_s_axi_U_n_185;
  wire CTRL_s_axi_U_n_186;
  wire CTRL_s_axi_U_n_187;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_190;
  wire CTRL_s_axi_U_n_192;
  wire CTRL_s_axi_U_n_196;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_248;
  wire CTRL_s_axi_U_n_253;
  wire CTRL_s_axi_U_n_254;
  wire CTRL_s_axi_U_n_263;
  wire CTRL_s_axi_U_n_264;
  wire CTRL_s_axi_U_n_265;
  wire CTRL_s_axi_U_n_266;
  wire CTRL_s_axi_U_n_267;
  wire CTRL_s_axi_U_n_268;
  wire CTRL_s_axi_U_n_269;
  wire CTRL_s_axi_U_n_270;
  wire CTRL_s_axi_U_n_271;
  wire CTRL_s_axi_U_n_272;
  wire CTRL_s_axi_U_n_273;
  wire CTRL_s_axi_U_n_274;
  wire CTRL_s_axi_U_n_275;
  wire CTRL_s_axi_U_n_276;
  wire CTRL_s_axi_U_n_277;
  wire CTRL_s_axi_U_n_278;
  wire CTRL_s_axi_U_n_279;
  wire CTRL_s_axi_U_n_280;
  wire CTRL_s_axi_U_n_281;
  wire CTRL_s_axi_U_n_282;
  wire CTRL_s_axi_U_n_283;
  wire CTRL_s_axi_U_n_284;
  wire CTRL_s_axi_U_n_285;
  wire CTRL_s_axi_U_n_286;
  wire CTRL_s_axi_U_n_287;
  wire CTRL_s_axi_U_n_288;
  wire CTRL_s_axi_U_n_289;
  wire CTRL_s_axi_U_n_290;
  wire CTRL_s_axi_U_n_291;
  wire CTRL_s_axi_U_n_292;
  wire CTRL_s_axi_U_n_293;
  wire CTRL_s_axi_U_n_294;
  wire CTRL_s_axi_U_n_295;
  wire CTRL_s_axi_U_n_296;
  wire CTRL_s_axi_U_n_297;
  wire CTRL_s_axi_U_n_298;
  wire CTRL_s_axi_U_n_299;
  wire CTRL_s_axi_U_n_300;
  wire CTRL_s_axi_U_n_302;
  wire CTRL_s_axi_U_n_303;
  wire CTRL_s_axi_U_n_304;
  wire CTRL_s_axi_U_n_305;
  wire CTRL_s_axi_U_n_307;
  wire CTRL_s_axi_U_n_308;
  wire CTRL_s_axi_U_n_309;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_310;
  wire CTRL_s_axi_U_n_311;
  wire CTRL_s_axi_U_n_312;
  wire CTRL_s_axi_U_n_313;
  wire CTRL_s_axi_U_n_314;
  wire CTRL_s_axi_U_n_315;
  wire CTRL_s_axi_U_n_316;
  wire CTRL_s_axi_U_n_317;
  wire CTRL_s_axi_U_n_318;
  wire CTRL_s_axi_U_n_319;
  wire CTRL_s_axi_U_n_349;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_350;
  wire CTRL_s_axi_U_n_351;
  wire CTRL_s_axi_U_n_352;
  wire CTRL_s_axi_U_n_353;
  wire CTRL_s_axi_U_n_354;
  wire CTRL_s_axi_U_n_359;
  wire CTRL_s_axi_U_n_360;
  wire CTRL_s_axi_U_n_361;
  wire CTRL_s_axi_U_n_362;
  wire CTRL_s_axi_U_n_363;
  wire CTRL_s_axi_U_n_364;
  wire CTRL_s_axi_U_n_373;
  wire CTRL_s_axi_U_n_374;
  wire CTRL_s_axi_U_n_375;
  wire CTRL_s_axi_U_n_376;
  wire CTRL_s_axi_U_n_377;
  wire CTRL_s_axi_U_n_378;
  wire CTRL_s_axi_U_n_379;
  wire CTRL_s_axi_U_n_380;
  wire CTRL_s_axi_U_n_393;
  wire CTRL_s_axi_U_n_394;
  wire CTRL_s_axi_U_n_397;
  wire CTRL_s_axi_U_n_398;
  wire CTRL_s_axi_U_n_399;
  wire CTRL_s_axi_U_n_400;
  wire CTRL_s_axi_U_n_401;
  wire CTRL_s_axi_U_n_496;
  wire CTRL_s_axi_U_n_497;
  wire CTRL_s_axi_U_n_498;
  wire CTRL_s_axi_U_n_499;
  wire CTRL_s_axi_U_n_500;
  wire CTRL_s_axi_U_n_501;
  wire CTRL_s_axi_U_n_502;
  wire CTRL_s_axi_U_n_503;
  wire CTRL_s_axi_U_n_504;
  wire CTRL_s_axi_U_n_505;
  wire CTRL_s_axi_U_n_506;
  wire CTRL_s_axi_U_n_507;
  wire CTRL_s_axi_U_n_508;
  wire CTRL_s_axi_U_n_509;
  wire CTRL_s_axi_U_n_510;
  wire CTRL_s_axi_U_n_511;
  wire CTRL_s_axi_U_n_512;
  wire CTRL_s_axi_U_n_513;
  wire CTRL_s_axi_U_n_514;
  wire CTRL_s_axi_U_n_515;
  wire CTRL_s_axi_U_n_516;
  wire CTRL_s_axi_U_n_517;
  wire CTRL_s_axi_U_n_518;
  wire CTRL_s_axi_U_n_519;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_520;
  wire CTRL_s_axi_U_n_521;
  wire CTRL_s_axi_U_n_522;
  wire CTRL_s_axi_U_n_523;
  wire CTRL_s_axi_U_n_524;
  wire CTRL_s_axi_U_n_525;
  wire CTRL_s_axi_U_n_526;
  wire CTRL_s_axi_U_n_527;
  wire CTRL_s_axi_U_n_528;
  wire CTRL_s_axi_U_n_529;
  wire CTRL_s_axi_U_n_530;
  wire CTRL_s_axi_U_n_531;
  wire CTRL_s_axi_U_n_532;
  wire CTRL_s_axi_U_n_533;
  wire CTRL_s_axi_U_n_534;
  wire CTRL_s_axi_U_n_535;
  wire CTRL_s_axi_U_n_536;
  wire CTRL_s_axi_U_n_537;
  wire CTRL_s_axi_U_n_538;
  wire CTRL_s_axi_U_n_539;
  wire CTRL_s_axi_U_n_540;
  wire CTRL_s_axi_U_n_541;
  wire CTRL_s_axi_U_n_542;
  wire CTRL_s_axi_U_n_543;
  wire CTRL_s_axi_U_n_544;
  wire CTRL_s_axi_U_n_545;
  wire CTRL_s_axi_U_n_546;
  wire CTRL_s_axi_U_n_547;
  wire CTRL_s_axi_U_n_548;
  wire CTRL_s_axi_U_n_549;
  wire CTRL_s_axi_U_n_550;
  wire CTRL_s_axi_U_n_551;
  wire CTRL_s_axi_U_n_552;
  wire CTRL_s_axi_U_n_553;
  wire CTRL_s_axi_U_n_554;
  wire CTRL_s_axi_U_n_555;
  wire CTRL_s_axi_U_n_556;
  wire CTRL_s_axi_U_n_557;
  wire CTRL_s_axi_U_n_558;
  wire CTRL_s_axi_U_n_559;
  wire CTRL_s_axi_U_n_560;
  wire CTRL_s_axi_U_n_561;
  wire CTRL_s_axi_U_n_562;
  wire CTRL_s_axi_U_n_563;
  wire CTRL_s_axi_U_n_564;
  wire CTRL_s_axi_U_n_565;
  wire CTRL_s_axi_U_n_566;
  wire CTRL_s_axi_U_n_567;
  wire CTRL_s_axi_U_n_568;
  wire CTRL_s_axi_U_n_569;
  wire CTRL_s_axi_U_n_570;
  wire CTRL_s_axi_U_n_571;
  wire CTRL_s_axi_U_n_572;
  wire CTRL_s_axi_U_n_573;
  wire CTRL_s_axi_U_n_574;
  wire CTRL_s_axi_U_n_575;
  wire CTRL_s_axi_U_n_576;
  wire CTRL_s_axi_U_n_577;
  wire CTRL_s_axi_U_n_578;
  wire CTRL_s_axi_U_n_579;
  wire CTRL_s_axi_U_n_580;
  wire CTRL_s_axi_U_n_581;
  wire CTRL_s_axi_U_n_582;
  wire CTRL_s_axi_U_n_583;
  wire CTRL_s_axi_U_n_584;
  wire CTRL_s_axi_U_n_585;
  wire CTRL_s_axi_U_n_586;
  wire CTRL_s_axi_U_n_587;
  wire CTRL_s_axi_U_n_588;
  wire CTRL_s_axi_U_n_589;
  wire CTRL_s_axi_U_n_590;
  wire CTRL_s_axi_U_n_591;
  wire CTRL_s_axi_U_n_592;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_9;
  wire \MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4 ;
  wire \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_condition_pp0_exit_iter0_state2 ;
  wire \MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_enable_reg_pp0_iter0 ;
  wire [12:0]\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/j_fu_118_reg ;
  wire [12:1]\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast ;
  wire [15:0]ZplateHorContDelta;
  wire [15:15]ZplateHorContStart;
  wire [15:15]ZplateVerContDelta;
  wire [15:0]ZplateVerContStart;
  wire [31:0]add_ln457_fu_557_p2;
  wire [31:0]add_ln457_reg_618;
  wire \add_ln457_reg_618_reg[12]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[12]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[12]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[12]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[16]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[16]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[16]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[16]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[20]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[20]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[20]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[20]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[24]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[24]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[24]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[24]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[28]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[28]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[28]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[28]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[31]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[31]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[4]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[4]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[4]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[4]_i_1_n_6 ;
  wire \add_ln457_reg_618_reg[8]_i_1_n_3 ;
  wire \add_ln457_reg_618_reg[8]_i_1_n_4 ;
  wire \add_ln457_reg_618_reg[8]_i_1_n_5 ;
  wire \add_ln457_reg_618_reg[8]_i_1_n_6 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [1:0]bckgndId;
  wire bckgndYUV_full_n;
  wire [7:0]boxColorB;
  wire [7:0]boxColorR;
  wire [15:0]boxSize;
  wire [7:0]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_314;
  wire \count_new_0_reg_314[31]_i_2_n_3 ;
  wire \count_new_0_reg_314[31]_i_3_n_3 ;
  wire \count_new_0_reg_314[31]_i_4_n_3 ;
  wire \count_new_0_reg_314[31]_i_5_n_3 ;
  wire \count_new_0_reg_314[31]_i_6_n_3 ;
  wire \count_new_0_reg_314[31]_i_7_n_3 ;
  wire \count_new_0_reg_314[31]_i_8_n_3 ;
  wire \count_new_0_reg_314_reg_n_3_[0] ;
  wire \count_new_0_reg_314_reg_n_3_[10] ;
  wire \count_new_0_reg_314_reg_n_3_[11] ;
  wire \count_new_0_reg_314_reg_n_3_[12] ;
  wire \count_new_0_reg_314_reg_n_3_[13] ;
  wire \count_new_0_reg_314_reg_n_3_[14] ;
  wire \count_new_0_reg_314_reg_n_3_[15] ;
  wire \count_new_0_reg_314_reg_n_3_[16] ;
  wire \count_new_0_reg_314_reg_n_3_[17] ;
  wire \count_new_0_reg_314_reg_n_3_[18] ;
  wire \count_new_0_reg_314_reg_n_3_[19] ;
  wire \count_new_0_reg_314_reg_n_3_[1] ;
  wire \count_new_0_reg_314_reg_n_3_[20] ;
  wire \count_new_0_reg_314_reg_n_3_[21] ;
  wire \count_new_0_reg_314_reg_n_3_[22] ;
  wire \count_new_0_reg_314_reg_n_3_[23] ;
  wire \count_new_0_reg_314_reg_n_3_[24] ;
  wire \count_new_0_reg_314_reg_n_3_[25] ;
  wire \count_new_0_reg_314_reg_n_3_[26] ;
  wire \count_new_0_reg_314_reg_n_3_[27] ;
  wire \count_new_0_reg_314_reg_n_3_[28] ;
  wire \count_new_0_reg_314_reg_n_3_[29] ;
  wire \count_new_0_reg_314_reg_n_3_[2] ;
  wire \count_new_0_reg_314_reg_n_3_[30] ;
  wire \count_new_0_reg_314_reg_n_3_[31] ;
  wire \count_new_0_reg_314_reg_n_3_[3] ;
  wire \count_new_0_reg_314_reg_n_3_[4] ;
  wire \count_new_0_reg_314_reg_n_3_[5] ;
  wire \count_new_0_reg_314_reg_n_3_[6] ;
  wire \count_new_0_reg_314_reg_n_3_[7] ;
  wire \count_new_0_reg_314_reg_n_3_[8] ;
  wire \count_new_0_reg_314_reg_n_3_[9] ;
  wire [15:0]crossHairX;
  wire [14:3]crossHairY;
  wire fid;
  wire fid_in;
  wire [1:0]field_id;
  wire grp_reg_unsigned_short_s_fu_541_n_5;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  wire [23:0]grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_325_n_10;
  wire grp_v_tpgHlsDataFlow_fu_325_n_112;
  wire grp_v_tpgHlsDataFlow_fu_325_n_113;
  wire grp_v_tpgHlsDataFlow_fu_325_n_198;
  wire grp_v_tpgHlsDataFlow_fu_325_n_199;
  wire grp_v_tpgHlsDataFlow_fu_325_n_20;
  wire grp_v_tpgHlsDataFlow_fu_325_n_200;
  wire grp_v_tpgHlsDataFlow_fu_325_n_201;
  wire grp_v_tpgHlsDataFlow_fu_325_n_209;
  wire grp_v_tpgHlsDataFlow_fu_325_n_21;
  wire grp_v_tpgHlsDataFlow_fu_325_n_210;
  wire grp_v_tpgHlsDataFlow_fu_325_n_212;
  wire grp_v_tpgHlsDataFlow_fu_325_n_213;
  wire grp_v_tpgHlsDataFlow_fu_325_n_214;
  wire grp_v_tpgHlsDataFlow_fu_325_n_215;
  wire grp_v_tpgHlsDataFlow_fu_325_n_216;
  wire grp_v_tpgHlsDataFlow_fu_325_n_217;
  wire grp_v_tpgHlsDataFlow_fu_325_n_218;
  wire grp_v_tpgHlsDataFlow_fu_325_n_22;
  wire grp_v_tpgHlsDataFlow_fu_325_n_227;
  wire grp_v_tpgHlsDataFlow_fu_325_n_228;
  wire grp_v_tpgHlsDataFlow_fu_325_n_229;
  wire grp_v_tpgHlsDataFlow_fu_325_n_23;
  wire grp_v_tpgHlsDataFlow_fu_325_n_230;
  wire grp_v_tpgHlsDataFlow_fu_325_n_231;
  wire grp_v_tpgHlsDataFlow_fu_325_n_232;
  wire grp_v_tpgHlsDataFlow_fu_325_n_233;
  wire grp_v_tpgHlsDataFlow_fu_325_n_234;
  wire grp_v_tpgHlsDataFlow_fu_325_n_235;
  wire grp_v_tpgHlsDataFlow_fu_325_n_236;
  wire grp_v_tpgHlsDataFlow_fu_325_n_237;
  wire grp_v_tpgHlsDataFlow_fu_325_n_238;
  wire grp_v_tpgHlsDataFlow_fu_325_n_239;
  wire grp_v_tpgHlsDataFlow_fu_325_n_240;
  wire grp_v_tpgHlsDataFlow_fu_325_n_241;
  wire grp_v_tpgHlsDataFlow_fu_325_n_242;
  wire grp_v_tpgHlsDataFlow_fu_325_n_243;
  wire grp_v_tpgHlsDataFlow_fu_325_n_244;
  wire grp_v_tpgHlsDataFlow_fu_325_n_245;
  wire grp_v_tpgHlsDataFlow_fu_325_n_267;
  wire grp_v_tpgHlsDataFlow_fu_325_n_268;
  wire grp_v_tpgHlsDataFlow_fu_325_n_269;
  wire grp_v_tpgHlsDataFlow_fu_325_n_294;
  wire grp_v_tpgHlsDataFlow_fu_325_n_295;
  wire grp_v_tpgHlsDataFlow_fu_325_n_296;
  wire grp_v_tpgHlsDataFlow_fu_325_n_3;
  wire grp_v_tpgHlsDataFlow_fu_325_n_305;
  wire grp_v_tpgHlsDataFlow_fu_325_n_306;
  wire grp_v_tpgHlsDataFlow_fu_325_n_307;
  wire grp_v_tpgHlsDataFlow_fu_325_n_308;
  wire grp_v_tpgHlsDataFlow_fu_325_n_309;
  wire grp_v_tpgHlsDataFlow_fu_325_n_310;
  wire grp_v_tpgHlsDataFlow_fu_325_n_312;
  wire grp_v_tpgHlsDataFlow_fu_325_n_315;
  wire grp_v_tpgHlsDataFlow_fu_325_n_343;
  wire grp_v_tpgHlsDataFlow_fu_325_n_350;
  wire grp_v_tpgHlsDataFlow_fu_325_n_351;
  wire grp_v_tpgHlsDataFlow_fu_325_n_352;
  wire grp_v_tpgHlsDataFlow_fu_325_n_353;
  wire grp_v_tpgHlsDataFlow_fu_325_n_354;
  wire grp_v_tpgHlsDataFlow_fu_325_n_355;
  wire grp_v_tpgHlsDataFlow_fu_325_n_356;
  wire grp_v_tpgHlsDataFlow_fu_325_n_357;
  wire grp_v_tpgHlsDataFlow_fu_325_n_358;
  wire grp_v_tpgHlsDataFlow_fu_325_n_359;
  wire grp_v_tpgHlsDataFlow_fu_325_n_360;
  wire grp_v_tpgHlsDataFlow_fu_325_n_361;
  wire grp_v_tpgHlsDataFlow_fu_325_n_4;
  wire grp_v_tpgHlsDataFlow_fu_325_n_425;
  wire grp_v_tpgHlsDataFlow_fu_325_n_426;
  wire grp_v_tpgHlsDataFlow_fu_325_n_427;
  wire grp_v_tpgHlsDataFlow_fu_325_n_428;
  wire grp_v_tpgHlsDataFlow_fu_325_n_429;
  wire grp_v_tpgHlsDataFlow_fu_325_n_430;
  wire grp_v_tpgHlsDataFlow_fu_325_n_431;
  wire grp_v_tpgHlsDataFlow_fu_325_n_432;
  wire grp_v_tpgHlsDataFlow_fu_325_n_433;
  wire grp_v_tpgHlsDataFlow_fu_325_n_434;
  wire grp_v_tpgHlsDataFlow_fu_325_n_435;
  wire grp_v_tpgHlsDataFlow_fu_325_n_436;
  wire grp_v_tpgHlsDataFlow_fu_325_n_437;
  wire grp_v_tpgHlsDataFlow_fu_325_n_438;
  wire grp_v_tpgHlsDataFlow_fu_325_n_439;
  wire grp_v_tpgHlsDataFlow_fu_325_n_5;
  wire grp_v_tpgHlsDataFlow_fu_325_n_56;
  wire grp_v_tpgHlsDataFlow_fu_325_n_59;
  wire grp_v_tpgHlsDataFlow_fu_325_n_6;
  wire grp_v_tpgHlsDataFlow_fu_325_n_60;
  wire grp_v_tpgHlsDataFlow_fu_325_n_61;
  wire grp_v_tpgHlsDataFlow_fu_325_n_7;
  wire grp_v_tpgHlsDataFlow_fu_325_n_8;
  wire grp_v_tpgHlsDataFlow_fu_325_n_9;
  wire grp_v_tpgHlsDataFlow_fu_325_n_95;
  wire [14:0]height;
  wire icmp_ln455_reg_614;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]motionSpeed;
  wire p_0_in;
  wire s;
  wire \s[0]_i_10_n_3 ;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_19_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_22_n_3 ;
  wire \s[0]_i_23_n_3 ;
  wire \s[0]_i_4_n_3 ;
  wire \s[0]_i_6_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_14_n_3 ;
  wire \s_reg[0]_i_14_n_4 ;
  wire \s_reg[0]_i_14_n_5 ;
  wire \s_reg[0]_i_14_n_6 ;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_5 ;
  wire \s_reg[0]_i_3_n_6 ;
  wire \s_reg[0]_i_5_n_3 ;
  wire \s_reg[0]_i_5_n_4 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_9_n_3 ;
  wire \s_reg[0]_i_9_n_4 ;
  wire \s_reg[0]_i_9_n_5 ;
  wire \s_reg[0]_i_9_n_6 ;
  wire \s_reg[12]_i_1_n_10 ;
  wire \s_reg[12]_i_1_n_3 ;
  wire \s_reg[12]_i_1_n_4 ;
  wire \s_reg[12]_i_1_n_5 ;
  wire \s_reg[12]_i_1_n_6 ;
  wire \s_reg[12]_i_1_n_7 ;
  wire \s_reg[12]_i_1_n_8 ;
  wire \s_reg[12]_i_1_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[20]_i_1_n_10 ;
  wire \s_reg[20]_i_1_n_3 ;
  wire \s_reg[20]_i_1_n_4 ;
  wire \s_reg[20]_i_1_n_5 ;
  wire \s_reg[20]_i_1_n_6 ;
  wire \s_reg[20]_i_1_n_7 ;
  wire \s_reg[20]_i_1_n_8 ;
  wire \s_reg[20]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_3 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[28]_i_1_n_10 ;
  wire \s_reg[28]_i_1_n_4 ;
  wire \s_reg[28]_i_1_n_5 ;
  wire \s_reg[28]_i_1_n_6 ;
  wire \s_reg[28]_i_1_n_7 ;
  wire \s_reg[28]_i_1_n_8 ;
  wire \s_reg[28]_i_1_n_9 ;
  wire \s_reg[4]_i_1_n_10 ;
  wire \s_reg[4]_i_1_n_3 ;
  wire \s_reg[4]_i_1_n_4 ;
  wire \s_reg[4]_i_1_n_5 ;
  wire \s_reg[4]_i_1_n_6 ;
  wire \s_reg[4]_i_1_n_7 ;
  wire \s_reg[4]_i_1_n_8 ;
  wire \s_reg[4]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire [28:0]tmp_1_fu_572_p4;
  wire [1:0]\tpgBackground_U0/Sel_fu_875_p4 ;
  wire \tpgBackground_U0/ap_CS_fsm_state4 ;
  wire \tpgBackground_U0/cmp2_i322_fu_630_p2 ;
  wire \tpgBackground_U0/cmp6_i_fu_650_p2 ;
  wire [16:16]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_2683_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_2_reg_34140 ;
  wire [15:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1483_p2 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1314_reg_3449 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3172_pp0_iter13_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter1 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter14 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter15 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter16 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/blkYuv_load_reg_3491 ;
  wire [7:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bluYuv_load_reg_3496 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter14_reg ;
  wire [7:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grnYuv_load_reg_3501 ;
  wire [13:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/add_ln1511_fu_249_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/trunc_ln5_fu_233_p4 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_0 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_2 ;
  wire [6:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 ;
  wire [14:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_ce_reg ;
  wire [8:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_return_int_reg ;
  wire [8:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_ap_return ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_d ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/icmp_ln1065_fu_302_p2 ;
  wire [14:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ;
  wire [1:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/xCount_V_2 ;
  wire [9:3]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/yCount_V_2_reg ;
  wire [1:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelRgb_VESA_g_load_reg_852 ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_u_load_reg_857 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_fu_479_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_reg_768_pp0_iter2_reg ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/or_ln1756_2_reg_867 ;
  wire [7:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/pix_val_V_7_fu_683_p3 ;
  wire [6:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_fu_625_p3 ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_reg_862 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 ;
  wire [13:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/add_ln1329_fu_247_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/trunc_ln1_fu_231_p4 ;
  wire [14:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ;
  wire [27:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V0 ;
  wire [7:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter14_reg ;
  wire [7:3]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/redYuv_load_reg_3506 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_3434 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_34340 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_1_reg_3439 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_3419 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_34190 ;
  wire [7:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_1_reg_3424 ;
  wire [7:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_2_reg_3429 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_3388 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_33880 ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_1_reg_3393 ;
  wire [7:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_2_reg_3398 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1487_reg_3403 ;
  wire [5:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_3383 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_33830 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln259_reg_3511 ;
  wire [5:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_3_reg_3373 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_5_reg_3378 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_val_1_reg_3368 ;
  wire [1:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_b_load_reg_3481 ;
  wire [1:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_r_load_reg_3471 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_u_load_reg_34660 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_v_load_reg_34600 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_y_load_reg_3455 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter10_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter12_reg ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/whiYuv_load_reg_3486 ;
  wire [15:15]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter10_reg ;
  wire [10:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o ;
  wire [15:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta ;
  wire [7:0]\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 ;
  wire \tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_2540 ;
  wire [3:0]\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 ;
  wire [7:0]\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 ;
  wire \tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_2620 ;
  wire [7:0]\tpgBackground_U0/rampStart_load_reg_1211 ;
  wire [6:0]\tpgBackground_U0/rampStart_reg ;
  wire [7:0]\tpgBackground_U0/rampVal_loc_0_fu_298 ;
  wire [15:15]\tpgBackground_U0/y_3_reg_1232 ;
  wire [15:0]\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_reg_352 ;
  wire [15:0]\tpgForeground_U0/boxHCoord_loc_0_fu_104 ;
  wire [15:0]\tpgForeground_U0/boxVCoord_loc_0_fu_100 ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_condition_362 ;
  wire [14:3]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_sig_allocacmp_x_1 ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/trunc_ln729_reg_847_pp0_iter1_reg ;
  wire [15:12]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out ;
  wire [15:12]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax ;
  wire [15:0]\tpgForeground_U0/y_fu_96_reg ;
  wire [23:0]tpgForeground_U0_ovrlayYUV_din;
  wire [15:0]width;
  wire [3:2]\NLW_add_ln457_reg_618_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln457_reg_618_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[28]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.B({grp_v_tpgHlsDataFlow_fu_325_n_21,grp_v_tpgHlsDataFlow_fu_325_n_22,grp_v_tpgHlsDataFlow_fu_325_n_23}),
        .CO(CTRL_s_axi_U_n_121),
        .D({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [3:2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [0]}),
        .DI({grp_v_tpgHlsDataFlow_fu_325_n_200,grp_v_tpgHlsDataFlow_fu_325_n_201}),
        .DPtpgBarSelRgb_VESA_g_load_reg_852(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelRgb_VESA_g_load_reg_852 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] (CTRL_s_axi_U_n_17),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 (CTRL_s_axi_U_n_18),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_1 (CTRL_s_axi_U_n_19),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_2 (CTRL_s_axi_U_n_20),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_3 (CTRL_s_axi_U_n_21),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_33830 ),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O({CTRL_s_axi_U_n_302,CTRL_s_axi_U_n_303,CTRL_s_axi_U_n_304,CTRL_s_axi_U_n_305}),
        .Q({grp_v_tpgHlsDataFlow_fu_325_n_359,grp_v_tpgHlsDataFlow_fu_325_n_360}),
        .S(CTRL_s_axi_U_n_52),
        .\SRL_SIG_reg[15][15]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337 ),
        .\SRL_SIG_reg[15][23]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322 ),
        .\SRL_SIG_reg[15][7]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_reg_352 ),
        .SS(ap_rst_n_inv),
        .Sel_fu_875_p4(\tpgBackground_U0/Sel_fu_875_p4 ),
        .\add_ln1258_1_reg_3282_reg[14] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524 ),
        .add_ln1259_2_reg_34140(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_2_reg_34140 ),
        .add_ln1298_fu_1483_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1483_p2 ),
        .add_ln1329_fu_247_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/add_ln1329_fu_247_p2 ),
        .add_ln1511_fu_249_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/add_ln1511_fu_249_p2 ),
        .and_ln1219_reg_3172_pp0_iter13_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3172_pp0_iter13_reg ),
        .\and_ln1219_reg_3172_pp0_iter13_reg_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_u_load_reg_34660 ),
        .and_ln1756_fu_479_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_fu_479_p2 ),
        .and_ln1756_reg_768_pp0_iter2_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_reg_768_pp0_iter2_reg ),
        .\and_ln1756_reg_768_pp0_iter2_reg_reg[0] (CTRL_s_axi_U_n_31),
        .\and_ln1756_reg_768_pp0_iter2_reg_reg[0]_0 (CTRL_s_axi_U_n_35),
        .\ap_CS_fsm_reg[3] (\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_2540 ),
        .\ap_CS_fsm_reg[3]_0 (CTRL_s_axi_U_n_399),
        .ap_ce_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_ce_reg ),
        .ap_clk(ap_clk),
        .ap_condition_362(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_condition_362 ),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter0_reg(CTRL_s_axi_U_n_393),
        .ap_enable_reg_pp0_iter1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter12_reg(CTRL_s_axi_U_n_275),
        .ap_enable_reg_pp0_iter14(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter14 ),
        .ap_enable_reg_pp0_iter14_reg(CTRL_s_axi_U_n_281),
        .ap_enable_reg_pp0_iter15(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter15 ),
        .ap_enable_reg_pp0_iter15_reg(CTRL_s_axi_U_n_184),
        .ap_enable_reg_pp0_iter15_reg_0(CTRL_s_axi_U_n_185),
        .ap_enable_reg_pp0_iter15_reg_1(CTRL_s_axi_U_n_186),
        .ap_enable_reg_pp0_iter15_reg_2(CTRL_s_axi_U_n_266),
        .ap_enable_reg_pp0_iter15_reg_3(CTRL_s_axi_U_n_273),
        .ap_enable_reg_pp0_iter15_reg_4(CTRL_s_axi_U_n_276),
        .ap_enable_reg_pp0_iter15_reg_5(CTRL_s_axi_U_n_279),
        .ap_enable_reg_pp0_iter16(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter16 ),
        .ap_enable_reg_pp0_iter16_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_v_load_reg_34600 ),
        .ap_enable_reg_pp0_iter16_reg_0(CTRL_s_axi_U_n_583),
        .ap_enable_reg_pp0_iter1_reg(CTRL_s_axi_U_n_536),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_95),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] (tpgForeground_U0_ovrlayYUV_din),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .auto_restart_status_reg_0(\ap_CS_fsm_reg_n_3_[0] ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .blkYuv_load_reg_3491(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/blkYuv_load_reg_3491 ),
        .bluYuv_load_reg_3496({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bluYuv_load_reg_3496 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bluYuv_load_reg_3496 [4]}),
        .\boxHCoord_loc_0_fu_104_reg[15] ({CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361}),
        .\boxVCoord_loc_0_fu_100_reg[15] ({CTRL_s_axi_U_n_378,CTRL_s_axi_U_n_379}),
        .cmp2_i322_fu_630_p2(\tpgBackground_U0/cmp2_i322_fu_630_p2 ),
        .cmp6_i_fu_650_p2(\tpgBackground_U0/cmp6_i_fu_650_p2 ),
        .\fid[0] (\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_condition_pp0_exit_iter0_state2 ),
        .fid_in(fid_in),
        .g_2_reg_3524_pp0_iter14_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter14_reg [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter14_reg [3:0]}),
        .\g_2_reg_3524_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_2683_p2 ),
        .grnYuv_load_reg_3501({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grnYuv_load_reg_3501 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grnYuv_load_reg_3501 [5:4]}),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast ),
        .grp_reg_ap_uint_10_s_fu_241_ap_return({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_ap_return [8:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_ap_return [3:1]}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [0]}),
        .grp_tpgPatternCheckerBoard_fu_989_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_0 ),
        .\icmp_ln1404_2_reg_547_reg[0]_i_2 (\tpgBackground_U0/y_3_reg_1232 ),
        .\icmp_ln1428_reg_567_reg[0]_i_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter10_reg ),
        .icmp_ln1844_fu_421_p2_carry__0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out ),
        .icmp_ln1844_fu_421_p2_carry__0_0(\tpgForeground_U0/boxHCoord_loc_0_fu_104 ),
        .icmp_ln1856_fu_453_p2_carry__0(\tpgForeground_U0/boxVCoord_loc_0_fu_100 ),
        .icmp_ln1856_fu_453_p2_carry__0_0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax ),
        .icmp_ln1918_1_fu_549_p2_carry__0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_sig_allocacmp_x_1 ),
        .icmp_ln518_fu_858_p2_carry__0({grp_v_tpgHlsDataFlow_fu_325_n_112,grp_v_tpgHlsDataFlow_fu_325_n_113}),
        .in({\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 ,\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [3],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [1:0],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 }),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[11]_0 ({CTRL_s_axi_U_n_311,CTRL_s_axi_U_n_312,CTRL_s_axi_U_n_313,CTRL_s_axi_U_n_314}),
        .\int_ZplateHorContStart_reg[14]_0 ({CTRL_s_axi_U_n_315,CTRL_s_axi_U_n_316,CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318}),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateHorContStart_reg[7]_0 ({CTRL_s_axi_U_n_307,CTRL_s_axi_U_n_308,CTRL_s_axi_U_n_309,CTRL_s_axi_U_n_310}),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta ),
        .\int_ZplateVerContStart_reg[15]_1 (ZplateVerContStart),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_173),
        .\int_bckgndId_reg[0]_1 (CTRL_s_axi_U_n_175),
        .\int_bckgndId_reg[0]_10 (CTRL_s_axi_U_n_278),
        .\int_bckgndId_reg[0]_11 (CTRL_s_axi_U_n_542),
        .\int_bckgndId_reg[0]_12 (CTRL_s_axi_U_n_543),
        .\int_bckgndId_reg[0]_2 (CTRL_s_axi_U_n_196),
        .\int_bckgndId_reg[0]_3 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_34190 ),
        .\int_bckgndId_reg[0]_4 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_33880 ),
        .\int_bckgndId_reg[0]_5 (CTRL_s_axi_U_n_254),
        .\int_bckgndId_reg[0]_6 (CTRL_s_axi_U_n_263),
        .\int_bckgndId_reg[0]_7 (CTRL_s_axi_U_n_270),
        .\int_bckgndId_reg[0]_8 (CTRL_s_axi_U_n_272),
        .\int_bckgndId_reg[0]_9 (CTRL_s_axi_U_n_277),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_167),
        .\int_bckgndId_reg[1]_1 (bckgndId),
        .\int_bckgndId_reg[1]_10 (CTRL_s_axi_U_n_544),
        .\int_bckgndId_reg[1]_2 (CTRL_s_axi_U_n_172),
        .\int_bckgndId_reg[1]_3 (CTRL_s_axi_U_n_174),
        .\int_bckgndId_reg[1]_4 (CTRL_s_axi_U_n_187),
        .\int_bckgndId_reg[1]_5 (CTRL_s_axi_U_n_264),
        .\int_bckgndId_reg[1]_6 (CTRL_s_axi_U_n_274),
        .\int_bckgndId_reg[1]_7 (CTRL_s_axi_U_n_282),
        .\int_bckgndId_reg[1]_8 (CTRL_s_axi_U_n_540),
        .\int_bckgndId_reg[1]_9 (CTRL_s_axi_U_n_541),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_280),
        .\int_bckgndId_reg[3]_0 (CTRL_s_axi_U_n_190),
        .\int_bckgndId_reg[4]_0 (CTRL_s_axi_U_n_170),
        .\int_bckgndId_reg[4]_1 (CTRL_s_axi_U_n_192),
        .\int_bckgndId_reg[4]_2 (CTRL_s_axi_U_n_253),
        .\int_boxColorB_reg[7]_0 (boxColorB),
        .\int_boxColorR_reg[7]_0 (boxColorR),
        .\int_boxSize_reg[11]_0 ({CTRL_s_axi_U_n_511,CTRL_s_axi_U_n_512,CTRL_s_axi_U_n_513,CTRL_s_axi_U_n_514}),
        .\int_boxSize_reg[11]_1 ({CTRL_s_axi_U_n_526,CTRL_s_axi_U_n_527,CTRL_s_axi_U_n_528,CTRL_s_axi_U_n_529}),
        .\int_boxSize_reg[14]_0 ({CTRL_s_axi_U_n_515,CTRL_s_axi_U_n_516,CTRL_s_axi_U_n_517}),
        .\int_boxSize_reg[14]_1 ({CTRL_s_axi_U_n_530,CTRL_s_axi_U_n_531,CTRL_s_axi_U_n_532}),
        .\int_boxSize_reg[15]_0 (boxSize),
        .\int_boxSize_reg[15]_1 ({CTRL_s_axi_U_n_554,CTRL_s_axi_U_n_555,CTRL_s_axi_U_n_556,CTRL_s_axi_U_n_557}),
        .\int_boxSize_reg[3]_0 ({CTRL_s_axi_U_n_503,CTRL_s_axi_U_n_504,CTRL_s_axi_U_n_505,CTRL_s_axi_U_n_506}),
        .\int_boxSize_reg[3]_1 ({CTRL_s_axi_U_n_518,CTRL_s_axi_U_n_519,CTRL_s_axi_U_n_520,CTRL_s_axi_U_n_521}),
        .\int_boxSize_reg[7]_0 ({CTRL_s_axi_U_n_507,CTRL_s_axi_U_n_508,CTRL_s_axi_U_n_509,CTRL_s_axi_U_n_510}),
        .\int_boxSize_reg[7]_1 ({CTRL_s_axi_U_n_522,CTRL_s_axi_U_n_523,CTRL_s_axi_U_n_524,CTRL_s_axi_U_n_525}),
        .\int_colorFormat_reg[0]_0 (CTRL_s_axi_U_n_11),
        .\int_colorFormat_reg[0]_1 (CTRL_s_axi_U_n_171),
        .\int_colorFormat_reg[0]_2 (CTRL_s_axi_U_n_546),
        .\int_colorFormat_reg[1]_0 (CTRL_s_axi_U_n_12),
        .\int_colorFormat_reg[1]_1 (CTRL_s_axi_U_n_22),
        .\int_colorFormat_reg[2]_0 (CTRL_s_axi_U_n_283),
        .\int_colorFormat_reg[6]_0 (CTRL_s_axi_U_n_123),
        .\int_colorFormat_reg[6]_1 (CTRL_s_axi_U_n_124),
        .\int_colorFormat_reg[7]_0 (colorFormat),
        .\int_colorFormat_reg[7]_1 (CTRL_s_axi_U_n_284),
        .\int_crossHairX_reg[13]_0 (CTRL_s_axi_U_n_359),
        .\int_crossHairX_reg[15]_0 ({crossHairX[15],crossHairX[2:0]}),
        .\int_crossHairX_reg[9]_0 ({CTRL_s_axi_U_n_352,CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354}),
        .\int_crossHairY_reg[14]_0 (crossHairY),
        .\int_crossHairY_reg[15]_0 (CTRL_s_axi_U_n_558),
        .\int_crossHairY_reg[1]_0 (CTRL_s_axi_U_n_380),
        .\int_dpYUVCoef_reg[0]_0 (CTRL_s_axi_U_n_9),
        .\int_dpYUVCoef_reg[0]_1 (CTRL_s_axi_U_n_10),
        .\int_field_id_reg[0]_0 (CTRL_s_axi_U_n_397),
        .\int_field_id_reg[0]_1 (CTRL_s_axi_U_n_398),
        .\int_field_id_reg[1]_0 (field_id),
        .\int_field_id_reg[6]_0 (CTRL_s_axi_U_n_394),
        .\int_height_reg[11]_0 ({CTRL_s_axi_U_n_563,CTRL_s_axi_U_n_564,CTRL_s_axi_U_n_565,CTRL_s_axi_U_n_566}),
        .\int_height_reg[14]_0 (height),
        .\int_height_reg[15]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ),
        .\int_height_reg[15]_1 (CTRL_s_axi_U_n_552),
        .\int_height_reg[15]_2 (CTRL_s_axi_U_n_553),
        .\int_height_reg[3]_0 ({CTRL_s_axi_U_n_579,CTRL_s_axi_U_n_580,CTRL_s_axi_U_n_581,CTRL_s_axi_U_n_582}),
        .\int_height_reg[6]_0 (CTRL_s_axi_U_n_349),
        .\int_height_reg[7]_0 ({CTRL_s_axi_U_n_571,CTRL_s_axi_U_n_572,CTRL_s_axi_U_n_573,CTRL_s_axi_U_n_574}),
        .\int_height_reg[8]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 ),
        .\int_motionSpeed_reg[0]_0 (CTRL_s_axi_U_n_373),
        .\int_motionSpeed_reg[0]_1 (CTRL_s_axi_U_n_377),
        .\int_motionSpeed_reg[0]_2 (CTRL_s_axi_U_n_533),
        .\int_motionSpeed_reg[0]_3 (CTRL_s_axi_U_n_534),
        .\int_motionSpeed_reg[3]_0 ({CTRL_s_axi_U_n_496,CTRL_s_axi_U_n_497,CTRL_s_axi_U_n_498,CTRL_s_axi_U_n_499}),
        .\int_motionSpeed_reg[6]_0 ({CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363,CTRL_s_axi_U_n_364}),
        .\int_motionSpeed_reg[6]_1 ({CTRL_s_axi_U_n_374,CTRL_s_axi_U_n_375,CTRL_s_axi_U_n_376}),
        .\int_motionSpeed_reg[6]_2 ({CTRL_s_axi_U_n_500,CTRL_s_axi_U_n_501,CTRL_s_axi_U_n_502}),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[0]_0 (CTRL_s_axi_U_n_351),
        .\int_ovrlayId_reg[1]_0 (CTRL_s_axi_U_n_350),
        .\int_ovrlayId_reg[1]_1 (CTRL_s_axi_U_n_592),
        .\int_width_reg[11]_0 ({CTRL_s_axi_U_n_559,CTRL_s_axi_U_n_560,CTRL_s_axi_U_n_561,CTRL_s_axi_U_n_562}),
        .\int_width_reg[12]_0 (CTRL_s_axi_U_n_118),
        .\int_width_reg[12]_1 (CTRL_s_axi_U_n_248),
        .\int_width_reg[12]_2 (CTRL_s_axi_U_n_547),
        .\int_width_reg[13]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_d ),
        .\int_width_reg[15]_0 (width),
        .\int_width_reg[15]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ),
        .\int_width_reg[15]_2 ({CTRL_s_axi_U_n_548,CTRL_s_axi_U_n_549,CTRL_s_axi_U_n_550,CTRL_s_axi_U_n_551}),
        .\int_width_reg[1]_0 (CTRL_s_axi_U_n_401),
        .\int_width_reg[3]_0 ({CTRL_s_axi_U_n_575,CTRL_s_axi_U_n_576,CTRL_s_axi_U_n_577,CTRL_s_axi_U_n_578}),
        .\int_width_reg[7]_0 ({CTRL_s_axi_U_n_567,CTRL_s_axi_U_n_568,CTRL_s_axi_U_n_569,CTRL_s_axi_U_n_570}),
        .\int_width_reg[8]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 ),
        .\int_width_reg[8]_1 (CTRL_s_axi_U_n_119),
        .\int_width_reg[8]_2 (CTRL_s_axi_U_n_120),
        .\int_width_reg[9]_0 (CTRL_s_axi_U_n_400),
        .internal_full_n_reg(CTRL_s_axi_U_n_319),
        .internal_full_n_reg_0(CTRL_s_axi_U_n_535),
        .internal_full_n_reg_1(CTRL_s_axi_U_n_537),
        .internal_full_n_reg_2(CTRL_s_axi_U_n_538),
        .internal_full_n_reg_3(CTRL_s_axi_U_n_539),
        .internal_full_n_reg_4(\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4 ),
        .interrupt(interrupt),
        .j_fu_118_reg({\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/j_fu_118_reg [12],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/j_fu_118_reg [2:0]}),
        .\newSel47_reg_872_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_361),
        .\newSel47_reg_872_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_5),
        .\newSel47_reg_872_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_3),
        .\newSel47_reg_872_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_325_n_4),
        .\newSel47_reg_872_reg[7]_1 (grp_v_tpgHlsDataFlow_fu_325_n_59),
        .\newSel47_reg_872_reg[7]_2 (grp_v_tpgHlsDataFlow_fu_325_n_60),
        .or_ln1756_2_reg_867(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/or_ln1756_2_reg_867 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1487_reg_3403 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_1 ({grp_v_tpgHlsDataFlow_fu_325_n_425,grp_v_tpgHlsDataFlow_fu_325_n_426,grp_v_tpgHlsDataFlow_fu_325_n_427,grp_v_tpgHlsDataFlow_fu_325_n_428,grp_v_tpgHlsDataFlow_fu_325_n_429,grp_v_tpgHlsDataFlow_fu_325_n_430,grp_v_tpgHlsDataFlow_fu_325_n_431}),
        .\p_0_0_0_0_0489_lcssa496_fu_254[7]_i_4_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_234),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\tpgBackground_U0/ap_CS_fsm_state4 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_218),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_227),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_351),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_325_n_245),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_268),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_325_n_269),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln259_reg_3511 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1314_reg_3449 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_y_load_reg_3455 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_reg_862 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_3_1 (grp_v_tpgHlsDataFlow_fu_325_n_310),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3_0 (grp_v_tpgHlsDataFlow_fu_325_n_309),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_12_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_1_reg_3393 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 (grp_v_tpgHlsDataFlow_fu_325_n_306),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_3383 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_18 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_u_load_reg_857 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_u_load_reg_857 [2]}),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_1_reg_3439 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_1_reg_3439 [0]}),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_1_reg_3424 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_215),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_325_n_238),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_20),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_325_n_343),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_325_n_230),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[1]_2 (grp_v_tpgHlsDataFlow_fu_325_n_352),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_210),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_325_n_239),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_350),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_325_n_308),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_212),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_325_n_228),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_213),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_325_n_235),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_1 (grp_v_tpgHlsDataFlow_fu_325_n_354),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_214),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_325_n_305),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_325_n_240),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[6]_2 (grp_v_tpgHlsDataFlow_fu_325_n_236),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_216),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_325_n_296),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ({grp_v_tpgHlsDataFlow_fu_325_n_432,grp_v_tpgHlsDataFlow_fu_325_n_433,grp_v_tpgHlsDataFlow_fu_325_n_434,grp_v_tpgHlsDataFlow_fu_325_n_435,grp_v_tpgHlsDataFlow_fu_325_n_436,grp_v_tpgHlsDataFlow_fu_325_n_437,grp_v_tpgHlsDataFlow_fu_325_n_438,grp_v_tpgHlsDataFlow_fu_325_n_439}),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 (grp_v_tpgHlsDataFlow_fu_325_n_233),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_3 (grp_v_tpgHlsDataFlow_fu_325_n_267),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_4 (grp_v_tpgHlsDataFlow_fu_325_n_241),
        .p_0_2_0_0_0493_lcssa502_fu_2620(\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_2620 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_5_reg_3378 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_2_reg_3398 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_229),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_325_n_244),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_237),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_231),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_325_n_243),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_353),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_307),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_232),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_355),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_2_reg_3429 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_325_n_242),
        .phi_mul_fu_446_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ),
        .\phi_mul_fu_446_reg[15] (grp_v_tpgHlsDataFlow_fu_325_n_295),
        .\pix_val_V_7_reg_877_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_8),
        .\pix_val_V_7_reg_877_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_9),
        .\pix_val_V_7_reg_877_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_10),
        .\q0_reg[1] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/pix_val_V_7_fu_683_p3 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/pix_val_V_7_fu_683_p3 [2:1]}),
        .\q0_reg[1]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_2 ),
        .\q0_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_fu_625_p3 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_fu_625_p3 [0]}),
        .rSerie_V({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [27],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [25:21],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [0]}),
        .rSerie_V0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V0 ),
        .r_2_reg_3517_pp0_iter14_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter14_reg [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter14_reg [2:1]}),
        .rampStart_load_reg_1211({\tpgBackground_U0/rampStart_load_reg_1211 [7:6],\tpgBackground_U0/rampStart_load_reg_1211 [4:0]}),
        .\rampStart_reg[7] (\tpgBackground_U0/rampStart_reg ),
        .redYuv_load_reg_3506({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/redYuv_load_reg_3506 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/redYuv_load_reg_3506 [4:3]}),
        .\redYuv_load_reg_3506_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_56),
        .ref_tmp27_0_reg_3434(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_3434 ),
        .ref_tmp27_0_reg_34340(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_34340 ),
        .ref_tmp27_2_reg_3444({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [0]}),
        .ref_tmp29_0_reg_3419(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_3419 ),
        .\ref_tmp29_2_reg_3429_reg[6] (CTRL_s_axi_U_n_268),
        .\ref_tmp29_2_reg_3429_reg[6]_0 (CTRL_s_axi_U_n_269),
        .\ref_tmp29_2_reg_3429_reg[6]_1 (CTRL_s_axi_U_n_271),
        .ref_tmp35_0_reg_3388(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_3388 ),
        .\ref_tmp35_2_reg_3398_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_61),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\select_ln1487_reg_3403_reg[1] (CTRL_s_axi_U_n_267),
        .\select_ln1756_3_reg_862_reg[6] ({grp_v_tpgHlsDataFlow_fu_325_n_6,grp_v_tpgHlsDataFlow_fu_325_n_7}),
        .\select_ln259_reg_3511_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ),
        .\select_ln260_reg_1217_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o ),
        .tmp_3_reg_3373(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_3_reg_3373 ),
        .tmp_val_1_reg_3368(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_val_1_reg_3368 ),
        .tpgBarSelRgb_b_load_reg_3481(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_b_load_reg_3481 ),
        .tpgBarSelRgb_r_load_reg_3471(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_r_load_reg_3471 ),
        .trunc_ln1_fu_231_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/trunc_ln1_fu_231_p4 ),
        .trunc_ln520_reg_3117_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter10_reg ),
        .trunc_ln520_reg_3117_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter12_reg ),
        .\trunc_ln520_reg_3117_pp0_iter12_reg_reg[0] (CTRL_s_axi_U_n_125),
        .\trunc_ln520_reg_3117_pp0_iter12_reg_reg[0]_0 (CTRL_s_axi_U_n_545),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] (CTRL_s_axi_U_n_265),
        .trunc_ln5_fu_233_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/trunc_ln5_fu_233_p4 ),
        .trunc_ln729_reg_847_pp0_iter1_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/trunc_ln729_reg_847_pp0_iter1_reg ),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0] (CTRL_s_axi_U_n_584),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_0 (CTRL_s_axi_U_n_585),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_1 (CTRL_s_axi_U_n_586),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_2 (CTRL_s_axi_U_n_587),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_3 (CTRL_s_axi_U_n_588),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_4 (CTRL_s_axi_U_n_589),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_5 (CTRL_s_axi_U_n_590),
        .\trunc_ln729_reg_847_pp0_iter1_reg_reg[0]_6 (CTRL_s_axi_U_n_591),
        .whiYuv_load_reg_3486(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/whiYuv_load_reg_3486 ),
        .\xCount_V_2[9]_i_8 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_return_int_reg [8:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_return_int_reg [3:1]}),
        .\xCount_V_2_reg[9]_i_13_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/xCount_V_2 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/xCount_V_2 [3:2]}),
        .\xCount_V_2_reg[9]_i_6 ({grp_v_tpgHlsDataFlow_fu_325_n_198,grp_v_tpgHlsDataFlow_fu_325_n_199}),
        .\yCount_V_2_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_209),
        .\yCount_V_2_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/icmp_ln1065_fu_302_p2 ),
        .\yCount_V_2_reg[9]_i_5_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/yCount_V_2_reg ),
        .\y_3_reg_1232_reg[15] (CTRL_s_axi_U_n_88),
        .y_fu_96_reg({\tpgForeground_U0/y_fu_96_reg [15],\tpgForeground_U0/y_fu_96_reg [2:0]}),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (CTRL_s_axi_U_n_285),
        .\zonePlateVDelta_loc_0_fu_282_reg[10] (CTRL_s_axi_U_n_295),
        .\zonePlateVDelta_loc_0_fu_282_reg[11] (CTRL_s_axi_U_n_296),
        .\zonePlateVDelta_loc_0_fu_282_reg[12] (CTRL_s_axi_U_n_297),
        .\zonePlateVDelta_loc_0_fu_282_reg[13] (CTRL_s_axi_U_n_298),
        .\zonePlateVDelta_loc_0_fu_282_reg[14] (CTRL_s_axi_U_n_299),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (CTRL_s_axi_U_n_300),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[1] (CTRL_s_axi_U_n_286),
        .\zonePlateVDelta_loc_0_fu_282_reg[2] (CTRL_s_axi_U_n_287),
        .\zonePlateVDelta_loc_0_fu_282_reg[3] (CTRL_s_axi_U_n_288),
        .\zonePlateVDelta_loc_0_fu_282_reg[4] (CTRL_s_axi_U_n_289),
        .\zonePlateVDelta_loc_0_fu_282_reg[5] (CTRL_s_axi_U_n_290),
        .\zonePlateVDelta_loc_0_fu_282_reg[6] (CTRL_s_axi_U_n_291),
        .\zonePlateVDelta_loc_0_fu_282_reg[7] (CTRL_s_axi_U_n_292),
        .\zonePlateVDelta_loc_0_fu_282_reg[8] (CTRL_s_axi_U_n_293),
        .\zonePlateVDelta_loc_0_fu_282_reg[9] (CTRL_s_axi_U_n_294),
        .\zonePlateVDelta_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_217),
        .\zonePlateVDelta_reg[15] (grp_v_tpgHlsDataFlow_fu_325_n_294));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln457_reg_618[0]_i_1 
       (.I0(count[0]),
        .O(add_ln457_fu_557_p2[0]));
  FDRE \add_ln457_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[0]),
        .Q(add_ln457_reg_618[0]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[10]),
        .Q(add_ln457_reg_618[10]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[11]),
        .Q(add_ln457_reg_618[11]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[12]),
        .Q(add_ln457_reg_618[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[12]_i_1 
       (.CI(\add_ln457_reg_618_reg[8]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[12]_i_1_n_3 ,\add_ln457_reg_618_reg[12]_i_1_n_4 ,\add_ln457_reg_618_reg[12]_i_1_n_5 ,\add_ln457_reg_618_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[12:9]),
        .S(count[12:9]));
  FDRE \add_ln457_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[13]),
        .Q(add_ln457_reg_618[13]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[14]),
        .Q(add_ln457_reg_618[14]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[15]),
        .Q(add_ln457_reg_618[15]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[16]),
        .Q(add_ln457_reg_618[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[16]_i_1 
       (.CI(\add_ln457_reg_618_reg[12]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[16]_i_1_n_3 ,\add_ln457_reg_618_reg[16]_i_1_n_4 ,\add_ln457_reg_618_reg[16]_i_1_n_5 ,\add_ln457_reg_618_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[16:13]),
        .S(count[16:13]));
  FDRE \add_ln457_reg_618_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[17]),
        .Q(add_ln457_reg_618[17]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[18]),
        .Q(add_ln457_reg_618[18]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[19]),
        .Q(add_ln457_reg_618[19]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[1]),
        .Q(add_ln457_reg_618[1]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[20]),
        .Q(add_ln457_reg_618[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[20]_i_1 
       (.CI(\add_ln457_reg_618_reg[16]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[20]_i_1_n_3 ,\add_ln457_reg_618_reg[20]_i_1_n_4 ,\add_ln457_reg_618_reg[20]_i_1_n_5 ,\add_ln457_reg_618_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[20:17]),
        .S(count[20:17]));
  FDRE \add_ln457_reg_618_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[21]),
        .Q(add_ln457_reg_618[21]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[22]),
        .Q(add_ln457_reg_618[22]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[23]),
        .Q(add_ln457_reg_618[23]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[24]),
        .Q(add_ln457_reg_618[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[24]_i_1 
       (.CI(\add_ln457_reg_618_reg[20]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[24]_i_1_n_3 ,\add_ln457_reg_618_reg[24]_i_1_n_4 ,\add_ln457_reg_618_reg[24]_i_1_n_5 ,\add_ln457_reg_618_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[24:21]),
        .S(count[24:21]));
  FDRE \add_ln457_reg_618_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[25]),
        .Q(add_ln457_reg_618[25]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[26]),
        .Q(add_ln457_reg_618[26]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[27]),
        .Q(add_ln457_reg_618[27]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[28]),
        .Q(add_ln457_reg_618[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[28]_i_1 
       (.CI(\add_ln457_reg_618_reg[24]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[28]_i_1_n_3 ,\add_ln457_reg_618_reg[28]_i_1_n_4 ,\add_ln457_reg_618_reg[28]_i_1_n_5 ,\add_ln457_reg_618_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[28:25]),
        .S(count[28:25]));
  FDRE \add_ln457_reg_618_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[29]),
        .Q(add_ln457_reg_618[29]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[2]),
        .Q(add_ln457_reg_618[2]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[30]),
        .Q(add_ln457_reg_618[30]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[31]),
        .Q(add_ln457_reg_618[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[31]_i_1 
       (.CI(\add_ln457_reg_618_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln457_reg_618_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln457_reg_618_reg[31]_i_1_n_5 ,\add_ln457_reg_618_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln457_reg_618_reg[31]_i_1_O_UNCONNECTED [3],add_ln457_fu_557_p2[31:29]}),
        .S({1'b0,count[31:29]}));
  FDRE \add_ln457_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[3]),
        .Q(add_ln457_reg_618[3]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[4]),
        .Q(add_ln457_reg_618[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln457_reg_618_reg[4]_i_1_n_3 ,\add_ln457_reg_618_reg[4]_i_1_n_4 ,\add_ln457_reg_618_reg[4]_i_1_n_5 ,\add_ln457_reg_618_reg[4]_i_1_n_6 }),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[4:1]),
        .S(count[4:1]));
  FDRE \add_ln457_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[5]),
        .Q(add_ln457_reg_618[5]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[6]),
        .Q(add_ln457_reg_618[6]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[7]),
        .Q(add_ln457_reg_618[7]),
        .R(1'b0));
  FDRE \add_ln457_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[8]),
        .Q(add_ln457_reg_618[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln457_reg_618_reg[8]_i_1 
       (.CI(\add_ln457_reg_618_reg[4]_i_1_n_3 ),
        .CO({\add_ln457_reg_618_reg[8]_i_1_n_3 ,\add_ln457_reg_618_reg[8]_i_1_n_4 ,\add_ln457_reg_618_reg[8]_i_1_n_5 ,\add_ln457_reg_618_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_557_p2[8:5]),
        .S(count[8:5]));
  FDRE \add_ln457_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_557_p2[9]),
        .Q(add_ln457_reg_618[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_325_n_312),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_325_n_357),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_ready_reg_n_3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(icmp_ln455_reg_614),
        .I1(ap_CS_fsm_state4),
        .O(count0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \count_new_0_reg_314[31]_i_1 
       (.I0(\count_new_0_reg_314[31]_i_2_n_3 ),
        .I1(add_ln457_reg_618[5]),
        .I2(add_ln457_reg_618[26]),
        .I3(add_ln457_reg_618[0]),
        .I4(\count_new_0_reg_314[31]_i_3_n_3 ),
        .I5(\count_new_0_reg_314[31]_i_4_n_3 ),
        .O(count_new_0_reg_314));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \count_new_0_reg_314[31]_i_2 
       (.I0(add_ln457_reg_618[12]),
        .I1(add_ln457_reg_618[23]),
        .I2(add_ln457_reg_618[27]),
        .I3(ap_CS_fsm_state3),
        .I4(\count_new_0_reg_314[31]_i_5_n_3 ),
        .O(\count_new_0_reg_314[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_314[31]_i_3 
       (.I0(\count_new_0_reg_314[31]_i_6_n_3 ),
        .I1(add_ln457_reg_618[9]),
        .I2(add_ln457_reg_618[31]),
        .I3(add_ln457_reg_618[2]),
        .I4(add_ln457_reg_618[13]),
        .I5(\count_new_0_reg_314[31]_i_7_n_3 ),
        .O(\count_new_0_reg_314[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_314[31]_i_4 
       (.I0(add_ln457_reg_618[30]),
        .I1(add_ln457_reg_618[28]),
        .I2(add_ln457_reg_618[4]),
        .I3(add_ln457_reg_618[16]),
        .I4(add_ln457_reg_618[24]),
        .I5(add_ln457_reg_618[7]),
        .O(\count_new_0_reg_314[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_314[31]_i_5 
       (.I0(add_ln457_reg_618[17]),
        .I1(add_ln457_reg_618[11]),
        .I2(add_ln457_reg_618[22]),
        .I3(add_ln457_reg_618[15]),
        .O(\count_new_0_reg_314[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_314[31]_i_6 
       (.I0(add_ln457_reg_618[6]),
        .I1(add_ln457_reg_618[29]),
        .I2(add_ln457_reg_618[3]),
        .I3(add_ln457_reg_618[14]),
        .O(\count_new_0_reg_314[31]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \count_new_0_reg_314[31]_i_7 
       (.I0(add_ln457_reg_618[25]),
        .I1(add_ln457_reg_618[1]),
        .I2(add_ln457_reg_618[19]),
        .I3(add_ln457_reg_618[8]),
        .I4(\count_new_0_reg_314[31]_i_8_n_3 ),
        .O(\count_new_0_reg_314[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_314[31]_i_8 
       (.I0(add_ln457_reg_618[10]),
        .I1(add_ln457_reg_618[21]),
        .I2(add_ln457_reg_618[20]),
        .I3(add_ln457_reg_618[18]),
        .O(\count_new_0_reg_314[31]_i_8_n_3 ));
  FDRE \count_new_0_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[0]),
        .Q(\count_new_0_reg_314_reg_n_3_[0] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[10]),
        .Q(\count_new_0_reg_314_reg_n_3_[10] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[11]),
        .Q(\count_new_0_reg_314_reg_n_3_[11] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[12]),
        .Q(\count_new_0_reg_314_reg_n_3_[12] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[13]),
        .Q(\count_new_0_reg_314_reg_n_3_[13] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[14]),
        .Q(\count_new_0_reg_314_reg_n_3_[14] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[15]),
        .Q(\count_new_0_reg_314_reg_n_3_[15] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[16]),
        .Q(\count_new_0_reg_314_reg_n_3_[16] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[17]),
        .Q(\count_new_0_reg_314_reg_n_3_[17] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[18]),
        .Q(\count_new_0_reg_314_reg_n_3_[18] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[19]),
        .Q(\count_new_0_reg_314_reg_n_3_[19] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[1]),
        .Q(\count_new_0_reg_314_reg_n_3_[1] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[20]),
        .Q(\count_new_0_reg_314_reg_n_3_[20] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[21]),
        .Q(\count_new_0_reg_314_reg_n_3_[21] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[22]),
        .Q(\count_new_0_reg_314_reg_n_3_[22] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[23]),
        .Q(\count_new_0_reg_314_reg_n_3_[23] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[24]),
        .Q(\count_new_0_reg_314_reg_n_3_[24] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[25]),
        .Q(\count_new_0_reg_314_reg_n_3_[25] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[26]),
        .Q(\count_new_0_reg_314_reg_n_3_[26] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[27]),
        .Q(\count_new_0_reg_314_reg_n_3_[27] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[28]),
        .Q(\count_new_0_reg_314_reg_n_3_[28] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[29]),
        .Q(\count_new_0_reg_314_reg_n_3_[29] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[2]),
        .Q(\count_new_0_reg_314_reg_n_3_[2] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[30]),
        .Q(\count_new_0_reg_314_reg_n_3_[30] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[31]),
        .Q(\count_new_0_reg_314_reg_n_3_[31] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[3]),
        .Q(\count_new_0_reg_314_reg_n_3_[3] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[4]),
        .Q(\count_new_0_reg_314_reg_n_3_[4] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[5]),
        .Q(\count_new_0_reg_314_reg_n_3_[5] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[6]),
        .Q(\count_new_0_reg_314_reg_n_3_[6] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[7]),
        .Q(\count_new_0_reg_314_reg_n_3_[7] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[8]),
        .Q(\count_new_0_reg_314_reg_n_3_[8] ),
        .R(count_new_0_reg_314));
  FDRE \count_new_0_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_618[9]),
        .Q(\count_new_0_reg_314_reg_n_3_[9] ),
        .R(count_new_0_reg_314));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_314_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_541
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_reg_unsigned_short_s_fu_541_n_5),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[15]_0 (bck_motion_en),
        .icmp_ln455_reg_614(icmp_ln455_reg_614));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_325
       (.B({grp_v_tpgHlsDataFlow_fu_325_n_21,grp_v_tpgHlsDataFlow_fu_325_n_22,grp_v_tpgHlsDataFlow_fu_325_n_23}),
        .\B_V_data_1_payload_A_reg[15] (tpgForeground_U0_ovrlayYUV_din),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg(grp_v_tpgHlsDataFlow_fu_325_n_358),
        .CO(CTRL_s_axi_U_n_121),
        .D({grp_v_tpgHlsDataFlow_fu_325_n_6,grp_v_tpgHlsDataFlow_fu_325_n_7}),
        .DI({grp_v_tpgHlsDataFlow_fu_325_n_200,grp_v_tpgHlsDataFlow_fu_325_n_201}),
        .DPtpgBarSelRgb_VESA_g_load_reg_852(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelRgb_VESA_g_load_reg_852 ),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] (CTRL_s_axi_U_n_12),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_343),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_350),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_u_load_reg_857 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_u_load_reg_857 [2]}),
        .E(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_34190 ),
        .O({CTRL_s_axi_U_n_302,CTRL_s_axi_U_n_303,CTRL_s_axi_U_n_304,CTRL_s_axi_U_n_305}),
        .Q(\tpgBackground_U0/y_3_reg_1232 ),
        .S(CTRL_s_axi_U_n_52),
        .SS(ap_rst_n_inv),
        .Sel_fu_875_p4(\tpgBackground_U0/Sel_fu_875_p4 ),
        .\add_ln1258_1_reg_3282_reg[14] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1258_2_fu_2683_p2 ),
        .add_ln1259_2_reg_34140(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_2_reg_34140 ),
        .\add_ln1259_2_reg_3414_reg[16] (grp_v_tpgHlsDataFlow_fu_325_n_305),
        .\add_ln1259_2_reg_3414_reg[16]_0 (grp_v_tpgHlsDataFlow_fu_325_n_306),
        .\add_ln1259_2_reg_3414_reg[16]_1 (grp_v_tpgHlsDataFlow_fu_325_n_307),
        .\add_ln1259_2_reg_3414_reg[16]_2 (grp_v_tpgHlsDataFlow_fu_325_n_308),
        .\add_ln1259_2_reg_3414_reg[16]_3 (grp_v_tpgHlsDataFlow_fu_325_n_309),
        .\add_ln1259_3_reg_3409_reg[8] (grp_v_tpgHlsDataFlow_fu_325_n_310),
        .add_ln1298_fu_1483_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1298_fu_1483_p2 ),
        .\add_ln1314_reg_3449_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_269),
        .\add_ln1314_reg_3449_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1314_reg_3449 ),
        .add_ln1329_fu_247_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/add_ln1329_fu_247_p2 ),
        .add_ln1511_fu_249_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/add_ln1511_fu_249_p2 ),
        .and_ln1219_reg_3172_pp0_iter13_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3172_pp0_iter13_reg ),
        .\and_ln1219_reg_3172_pp0_iter14_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_236),
        .and_ln1756_fu_479_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_fu_479_p2 ),
        .and_ln1756_reg_768_pp0_iter2_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/and_ln1756_reg_768_pp0_iter2_reg ),
        .\and_ln1918_reg_885_reg[0] (CTRL_s_axi_U_n_359),
        .\and_ln1918_reg_885_reg[0]_0 (CTRL_s_axi_U_n_350),
        .\ap_CS_fsm_reg[3] (\tpgBackground_U0/ap_CS_fsm_state4 ),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm[4]),
        .\ap_CS_fsm_reg[3]_1 (\MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4 ),
        .\ap_CS_fsm_reg[3]_2 (CTRL_s_axi_U_n_400),
        .\ap_CS_fsm_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_356),
        .ap_ce_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_ce_reg ),
        .ap_clk(ap_clk),
        .ap_clk_0(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TDATA),
        .ap_condition_362(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_condition_362 ),
        .ap_done_reg_reg(grp_v_tpgHlsDataFlow_fu_325_n_315),
        .ap_enable_reg_pp0_iter0(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_enable_reg_pp0_iter0 ),
        .ap_enable_reg_pp0_iter1(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter1 ),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter14(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter14 ),
        .ap_enable_reg_pp0_iter15(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter15 ),
        .ap_enable_reg_pp0_iter15_reg(grp_v_tpgHlsDataFlow_fu_325_n_267),
        .ap_enable_reg_pp0_iter15_reg_0(grp_v_tpgHlsDataFlow_fu_325_n_352),
        .ap_enable_reg_pp0_iter15_reg_1(grp_v_tpgHlsDataFlow_fu_325_n_353),
        .ap_enable_reg_pp0_iter15_reg_2(grp_v_tpgHlsDataFlow_fu_325_n_354),
        .ap_enable_reg_pp0_iter15_reg_3(grp_v_tpgHlsDataFlow_fu_325_n_355),
        .ap_enable_reg_pp0_iter16(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter16 ),
        .ap_enable_reg_pp0_iter16_reg(grp_v_tpgHlsDataFlow_fu_325_n_56),
        .\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] (CTRL_s_axi_U_n_398),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] (CTRL_s_axi_U_n_592),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] (CTRL_s_axi_U_n_591),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] (CTRL_s_axi_U_n_590),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] (CTRL_s_axi_U_n_589),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] (CTRL_s_axi_U_n_588),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] (CTRL_s_axi_U_n_587),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] (CTRL_s_axi_U_n_586),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] (CTRL_s_axi_U_n_585),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 (CTRL_s_axi_U_n_584),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 (boxColorB),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter3_pix_val_V_reg_352 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 (boxColorR),
        .\ap_return_int_reg_reg[8] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_return_int_reg [8:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/ap_return_int_reg [3:1]}),
        .\ap_return_int_reg_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_d ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_v_tpgHlsDataFlow_fu_325_n_312),
        .ap_rst_n_1(grp_v_tpgHlsDataFlow_fu_325_n_357),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .\b_reg_3223_pp0_iter14_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_229),
        .\b_reg_3223_pp0_iter14_reg_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_230),
        .\b_reg_3223_pp0_iter14_reg_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_231),
        .\b_reg_3223_pp0_iter14_reg_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_232),
        .\b_reg_3223_pp0_iter14_reg_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_233),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .blkYuv_load_reg_3491(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/blkYuv_load_reg_3491 ),
        .\blkYuv_load_reg_3491_reg[7] (CTRL_s_axi_U_n_174),
        .bluYuv_load_reg_3496({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bluYuv_load_reg_3496 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bluYuv_load_reg_3496 [4]}),
        .\bluYuv_load_reg_3496_reg[6] (CTRL_s_axi_U_n_173),
        .\boxHCoord_loc_0_fu_104_reg[15] (\tpgForeground_U0/boxHCoord_loc_0_fu_104 ),
        .\boxHCoord_reg[3] (CTRL_s_axi_U_n_533),
        .\boxHCoord_reg[7] (motionSpeed),
        .boxRight_fu_598_p2_carry__2(boxSize),
        .\boxVCoord_loc_0_fu_100_reg[15] (\tpgForeground_U0/boxVCoord_loc_0_fu_100 ),
        .\boxVCoord_reg[3] (CTRL_s_axi_U_n_534),
        .cmp2_i322_fu_630_p2(\tpgBackground_U0/cmp2_i322_fu_630_p2 ),
        .cmp6_i_fu_650_p2(\tpgBackground_U0/cmp6_i_fu_650_p2 ),
        .fid(fid),
        .\fid[0] (CTRL_s_axi_U_n_393),
        .\fid[0]_0 (CTRL_s_axi_U_n_397),
        .\fid[0]_1 (field_id),
        .\fid[0]_2 (CTRL_s_axi_U_n_394),
        .\gSerie_V_reg[21] (CTRL_s_axi_U_n_583),
        .\g_2_reg_3524_pp0_iter14_reg_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_228),
        .\g_2_reg_3524_pp0_iter14_reg_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter14_reg [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524_pp0_iter14_reg [3:0]}),
        .\g_2_reg_3524_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3524 ),
        .grnYuv_load_reg_3501({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grnYuv_load_reg_3501 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grnYuv_load_reg_3501 [5:4]}),
        .\grnYuv_load_reg_3501_reg[4] (bckgndId),
        .\grnYuv_load_reg_3501_reg[4]_0 (CTRL_s_axi_U_n_170),
        .\grnYuv_load_reg_3501_reg[7] (CTRL_s_axi_U_n_172),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast(\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_325_n_217),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o [0]}),
        .grp_tpgPatternCheckerBoard_fu_989_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_0 ),
        .grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg(CTRL_s_axi_U_n_190),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg(CTRL_s_axi_U_n_192),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_ready_reg_n_3),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER),
        .\hBarSel_2_reg[0] (\s_reg_n_3_[0] ),
        .\hBarSel_4_loc_0_fu_294_reg[1] (CTRL_s_axi_U_n_275),
        .\hBarSel_4_loc_0_fu_294_reg[2] ({\s_reg_n_3_[2] ,\s_reg_n_3_[1] }),
        .\hDir_reg[0] ({CTRL_s_axi_U_n_360,CTRL_s_axi_U_n_361}),
        .\hdata_flag_1_fu_458_reg[0] (CTRL_s_axi_U_n_264),
        .\hdata_new_0_fu_278_reg[0] (CTRL_s_axi_U_n_544),
        .i__carry__0_i_4__1({CTRL_s_axi_U_n_507,CTRL_s_axi_U_n_508,CTRL_s_axi_U_n_509,CTRL_s_axi_U_n_510}),
        .i__carry__0_i_4__2({CTRL_s_axi_U_n_522,CTRL_s_axi_U_n_523,CTRL_s_axi_U_n_524,CTRL_s_axi_U_n_525}),
        .i__carry__1_i_4__1({CTRL_s_axi_U_n_511,CTRL_s_axi_U_n_512,CTRL_s_axi_U_n_513,CTRL_s_axi_U_n_514}),
        .i__carry__1_i_4__2({CTRL_s_axi_U_n_526,CTRL_s_axi_U_n_527,CTRL_s_axi_U_n_528,CTRL_s_axi_U_n_529}),
        .i__carry__2_i_4__1({CTRL_s_axi_U_n_515,CTRL_s_axi_U_n_516,CTRL_s_axi_U_n_517}),
        .i__carry__2_i_4__2({CTRL_s_axi_U_n_530,CTRL_s_axi_U_n_531,CTRL_s_axi_U_n_532}),
        .i__carry_i_4__3({CTRL_s_axi_U_n_503,CTRL_s_axi_U_n_504,CTRL_s_axi_U_n_505,CTRL_s_axi_U_n_506}),
        .i__carry_i_4__4({CTRL_s_axi_U_n_518,CTRL_s_axi_U_n_519,CTRL_s_axi_U_n_520,CTRL_s_axi_U_n_521}),
        .\icmp_ln1050_reg_3176_reg[0] (CTRL_s_axi_U_n_542),
        .\icmp_ln1404_2_reg_547_reg[0] (CTRL_s_axi_U_n_88),
        .\icmp_ln1404_2_reg_547_reg[0]_i_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1404_fu_200_p2 ),
        .\icmp_ln1428_reg_567_reg[0]_i_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/sub40_fu_212_p2 ),
        .icmp_ln1844_fu_421_p2_carry__0_i_4({CTRL_s_axi_U_n_559,CTRL_s_axi_U_n_560,CTRL_s_axi_U_n_561,CTRL_s_axi_U_n_562}),
        .icmp_ln1844_fu_421_p2_carry__0_i_6({CTRL_s_axi_U_n_548,CTRL_s_axi_U_n_549,CTRL_s_axi_U_n_550,CTRL_s_axi_U_n_551}),
        .icmp_ln1844_fu_421_p2_carry_i_2({CTRL_s_axi_U_n_567,CTRL_s_axi_U_n_568,CTRL_s_axi_U_n_569,CTRL_s_axi_U_n_570}),
        .icmp_ln1844_fu_421_p2_carry_i_4({CTRL_s_axi_U_n_575,CTRL_s_axi_U_n_576,CTRL_s_axi_U_n_577,CTRL_s_axi_U_n_578}),
        .icmp_ln1849_fu_433_p2_carry__0(CTRL_s_axi_U_n_373),
        .icmp_ln1849_fu_433_p2_carry__0_0({CTRL_s_axi_U_n_362,CTRL_s_axi_U_n_363,CTRL_s_axi_U_n_364}),
        .icmp_ln1856_fu_453_p2_carry__0_i_4({CTRL_s_axi_U_n_563,CTRL_s_axi_U_n_564,CTRL_s_axi_U_n_565,CTRL_s_axi_U_n_566}),
        .icmp_ln1856_fu_453_p2_carry__0_i_6({CTRL_s_axi_U_n_554,CTRL_s_axi_U_n_555,CTRL_s_axi_U_n_556,CTRL_s_axi_U_n_557}),
        .icmp_ln1856_fu_453_p2_carry_i_2({CTRL_s_axi_U_n_571,CTRL_s_axi_U_n_572,CTRL_s_axi_U_n_573,CTRL_s_axi_U_n_574}),
        .icmp_ln1856_fu_453_p2_carry_i_4({CTRL_s_axi_U_n_579,CTRL_s_axi_U_n_580,CTRL_s_axi_U_n_581,CTRL_s_axi_U_n_582}),
        .icmp_ln1861_fu_465_p2_carry__0(CTRL_s_axi_U_n_377),
        .icmp_ln1861_fu_465_p2_carry__0_0({CTRL_s_axi_U_n_374,CTRL_s_axi_U_n_375,CTRL_s_axi_U_n_376}),
        .\icmp_ln1892_1_reg_929_reg[0] (CTRL_s_axi_U_n_351),
        .icmp_ln1918_1_fu_549_p2_carry__0({CTRL_s_axi_U_n_352,CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354}),
        .icmp_ln1918_1_fu_549_p2_carry__0_0({crossHairX[15],crossHairX[2:0]}),
        .icmp_ln1918_fu_379_p2_carry__0(CTRL_s_axi_U_n_380),
        .icmp_ln1918_fu_379_p2_carry__0_0(crossHairY),
        .\icmp_ln1918_reg_526_reg[0] (CTRL_s_axi_U_n_558),
        .icmp_ln518_fu_858_p2_carry__0(CTRL_s_axi_U_n_349),
        .icmp_ln518_fu_858_p2_carry__0_0(height),
        .\icmp_ln729_reg_853_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_95),
        .\icmp_ln729_reg_853_reg[0]_0 (width),
        .\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 (CTRL_s_axi_U_n_401),
        .\icmp_ln936_reg_464_reg[0] (CTRL_s_axi_U_n_547),
        .in({\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_262 ,\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [3],\tpgBackground_U0/p_0_1_0_0_0491_lcssa499_fu_258 [1:0],\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_254 }),
        .\int_colorFormat_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_59),
        .\int_colorFormat_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_60),
        .\int_colorFormat_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_61),
        .\int_height_reg[14] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_vMax ),
        .\int_width_reg[12] (\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/ap_condition_pp0_exit_iter0_state2 ),
        .\int_width_reg[14] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180_hMax0_out ),
        .internal_full_n_reg(CTRL_s_axi_U_n_399),
        .\j_fu_118_reg[12] ({\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/j_fu_118_reg [12],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141/j_fu_118_reg [2:0]}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\newSel47_reg_872_reg[5] (CTRL_s_axi_U_n_10),
        .\newSel47_reg_872_reg[5]_0 (CTRL_s_axi_U_n_9),
        .\newSel47_reg_872_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_0 ),
        .\newSel47_reg_872_reg[7]_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [3:2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/newSel47_fu_660_p3 [0]}),
        .or_ln1756_2_reg_867(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/or_ln1756_2_reg_867 ),
        .\or_ln1756_2_reg_867_reg[0] (CTRL_s_axi_U_n_22),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] (\tpgBackground_U0/p_0_0_0_0_0489_lcssa496_fu_2540 ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] (CTRL_s_axi_U_n_253),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_0_0_0_0488_out_o ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 (CTRL_s_axi_U_n_283),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 (CTRL_s_axi_U_n_284),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 (CTRL_s_axi_U_n_185),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (CTRL_s_axi_U_n_17),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (CTRL_s_axi_U_n_18),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 (CTRL_s_axi_U_n_266),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 (CTRL_s_axi_U_n_265),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 (CTRL_s_axi_U_n_186),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 (CTRL_s_axi_U_n_19),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 (CTRL_s_axi_U_n_20),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 (CTRL_s_axi_U_n_277),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 (CTRL_s_axi_U_n_282),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 (CTRL_s_axi_U_n_543),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 (CTRL_s_axi_U_n_274),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 (CTRL_s_axi_U_n_21),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 (CTRL_s_axi_U_n_276),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 (CTRL_s_axi_U_n_278),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] (CTRL_s_axi_U_n_273),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (CTRL_s_axi_U_n_254),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_212),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_213),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] (CTRL_s_axi_U_n_184),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (CTRL_s_axi_U_n_270),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_1_0_0_0490_out_o ),
        .p_0_2_0_0_0493_lcssa502_fu_2620(\tpgBackground_U0/p_0_2_0_0_0493_lcssa502_fu_2620 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 (CTRL_s_axi_U_n_263),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] (CTRL_s_axi_U_n_319),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 (CTRL_s_axi_U_n_267),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] (CTRL_s_axi_U_n_268),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] (CTRL_s_axi_U_n_269),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] (CTRL_s_axi_U_n_271),
        .p_reg_reg(ZplateHorContDelta),
        .p_reg_reg_0(CTRL_s_axi_U_n_537),
        .\phi_mul_fu_446_reg[11] ({CTRL_s_axi_U_n_311,CTRL_s_axi_U_n_312,CTRL_s_axi_U_n_313,CTRL_s_axi_U_n_314}),
        .\phi_mul_fu_446_reg[14] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446_reg ),
        .\phi_mul_fu_446_reg[15] (grp_v_tpgHlsDataFlow_fu_325_n_295),
        .\phi_mul_fu_446_reg[15]_0 ({CTRL_s_axi_U_n_315,CTRL_s_axi_U_n_316,CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318}),
        .\phi_mul_fu_446_reg[15]_1 (ZplateHorContStart),
        .\phi_mul_fu_446_reg[7] ({CTRL_s_axi_U_n_307,CTRL_s_axi_U_n_308,CTRL_s_axi_U_n_309,CTRL_s_axi_U_n_310}),
        .\pix_val_V_7_reg_877_reg[0] (CTRL_s_axi_U_n_11),
        .\pix_val_V_7_reg_877_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927_ap_return_2 ),
        .\pix_val_V_7_reg_877_reg[7]_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/pix_val_V_7_fu_683_p3 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/pix_val_V_7_fu_683_p3 [2:1]}),
        .\q0_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_361),
        .\q0_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_4),
        .\q0_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_325_n_5),
        .\q0_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_325_n_8),
        .\q0_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_9),
        .\q0_reg[3]_0 ({grp_v_tpgHlsDataFlow_fu_325_n_359,grp_v_tpgHlsDataFlow_fu_325_n_360}),
        .\q0_reg[6] (CTRL_s_axi_U_n_125),
        .\q0_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_3),
        .\q0_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_325_n_10),
        .\q0_reg[7]_1 (CTRL_s_axi_U_n_546),
        .\q0_reg[7]_2 (CTRL_s_axi_U_n_545),
        .q1_reg(CTRL_s_axi_U_n_536),
        .rSerie_V0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V0 ),
        .\rSerie_V_reg[26] (grp_v_tpgHlsDataFlow_fu_325_n_245),
        .\rSerie_V_reg[27] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [27],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [25:21],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [3],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V [0]}),
        .\r_2_reg_3517_pp0_iter14_reg_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter14_reg [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3517_pp0_iter14_reg [2:1]}),
        .\rampStart_load_reg_1211_reg[7] ({\tpgBackground_U0/rampStart_load_reg_1211 [7:6],\tpgBackground_U0/rampStart_load_reg_1211 [4:0]}),
        .\rampStart_reg[3] ({CTRL_s_axi_U_n_496,CTRL_s_axi_U_n_497,CTRL_s_axi_U_n_498,CTRL_s_axi_U_n_499}),
        .\rampStart_reg[6] (\tpgBackground_U0/rampStart_reg ),
        .\rampStart_reg[7] ({CTRL_s_axi_U_n_500,CTRL_s_axi_U_n_501,CTRL_s_axi_U_n_502}),
        .\rampVal_2_flag_1_fu_454_reg[0] (CTRL_s_axi_U_n_279),
        .\rampVal_2_loc_0_fu_266_reg[7] (CTRL_s_axi_U_n_540),
        .\rampVal_3_flag_1_fu_462_reg[0] (CTRL_s_axi_U_n_187),
        .\rampVal_3_loc_0_fu_302_reg[7] (CTRL_s_axi_U_n_541),
        .\rampVal_loc_0_fu_298_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_351),
        .\rampVal_loc_0_fu_298_reg[7] (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\rampVal_reg[0] (CTRL_s_axi_U_n_281),
        .redYuv_load_reg_3506({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/redYuv_load_reg_3506 [7],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/redYuv_load_reg_3506 [4:3]}),
        .\redYuv_load_reg_3506_reg[3] (CTRL_s_axi_U_n_171),
        .\redYuv_load_reg_3506_reg[3]_0 (CTRL_s_axi_U_n_272),
        .\redYuv_load_reg_3506_reg[4] (CTRL_s_axi_U_n_167),
        .ref_tmp27_0_reg_3434(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_3434 ),
        .ref_tmp27_0_reg_34340(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_0_reg_34340 ),
        .\ref_tmp27_1_reg_3439_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_1_reg_3439 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_1_reg_3439 [0]}),
        .\ref_tmp27_1_reg_3439_reg[7]_0 (colorFormat),
        .ref_tmp27_2_reg_3444({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp27_2_reg_3444 [0]}),
        .ref_tmp29_0_reg_3419(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_0_reg_3419 ),
        .\ref_tmp29_1_reg_3424_reg[6] (CTRL_s_axi_U_n_123),
        .\ref_tmp29_1_reg_3424_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_1_reg_3424 ),
        .\ref_tmp29_1_reg_3424_reg[7]_0 (CTRL_s_axi_U_n_124),
        .\ref_tmp29_2_reg_3429_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp29_2_reg_3429 ),
        .ref_tmp35_0_reg_3388(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_3388 ),
        .\ref_tmp35_1_reg_3393_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_214),
        .\ref_tmp35_1_reg_3393_reg[6]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_1_reg_3393 ),
        .\ref_tmp35_2_reg_3398_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_2_reg_3398 ),
        .\ref_tmp35_2_reg_3398_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ref_tmp35_0_reg_33880 ),
        .\ref_tmp35_2_reg_3398_reg[7]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989_ap_return_2 ),
        .\select_ln1487_reg_3403_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_234),
        .\select_ln1487_reg_3403_reg[0]_0 (CTRL_s_axi_U_n_535),
        .\select_ln1487_reg_3403_reg[3] (grp_v_tpgHlsDataFlow_fu_325_n_218),
        .\select_ln1487_reg_3403_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_227),
        .\select_ln1487_reg_3403_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_268),
        .\select_ln1487_reg_3403_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln1487_reg_3403 ),
        .\select_ln1756_3_reg_862_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_reg_862 ),
        .\select_ln1756_3_reg_862_reg[1] (CTRL_s_axi_U_n_35),
        .\select_ln1756_3_reg_862_reg[2] (grp_v_tpgHlsDataFlow_fu_325_n_210),
        .\select_ln1756_3_reg_862_reg[3] (CTRL_s_axi_U_n_31),
        .\select_ln1756_3_reg_862_reg[6] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_fu_625_p3 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/select_ln1756_3_fu_625_p3 [0]}),
        .\select_ln232_reg_3383_reg[5] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_3383 ),
        .\select_ln232_reg_3383_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_216),
        .\select_ln259_reg_3511_reg[0] (CTRL_s_axi_U_n_539),
        .\select_ln259_reg_3511_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_296),
        .\select_ln259_reg_3511_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln259_reg_3511 ),
        .\select_ln260_reg_1217_reg[7] ({grp_v_tpgHlsDataFlow_fu_325_n_432,grp_v_tpgHlsDataFlow_fu_325_n_433,grp_v_tpgHlsDataFlow_fu_325_n_434,grp_v_tpgHlsDataFlow_fu_325_n_435,grp_v_tpgHlsDataFlow_fu_325_n_436,grp_v_tpgHlsDataFlow_fu_325_n_437,grp_v_tpgHlsDataFlow_fu_325_n_438,grp_v_tpgHlsDataFlow_fu_325_n_439}),
        .start_once_reg_reg(CTRL_s_axi_U_n_553),
        .\tmp_3_reg_3373_reg[0] (CTRL_s_axi_U_n_538),
        .\tmp_3_reg_3373_reg[5] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_3_reg_3373 ),
        .\tmp_5_reg_3378_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_5_reg_3378 ),
        .\tmp_5_reg_3378_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/select_ln232_reg_33830 ),
        .tmp_val_1_reg_3368(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tmp_val_1_reg_3368 ),
        .\tmp_val_3_reg_3363_reg[7] ({grp_v_tpgHlsDataFlow_fu_325_n_425,grp_v_tpgHlsDataFlow_fu_325_n_426,grp_v_tpgHlsDataFlow_fu_325_n_427,grp_v_tpgHlsDataFlow_fu_325_n_428,grp_v_tpgHlsDataFlow_fu_325_n_429,grp_v_tpgHlsDataFlow_fu_325_n_430,grp_v_tpgHlsDataFlow_fu_325_n_431}),
        .tpgBarSelRgb_b_load_reg_3481(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_b_load_reg_3481 ),
        .\tpgBarSelRgb_g_load_reg_3476_reg[1] (grp_v_tpgHlsDataFlow_fu_325_n_240),
        .tpgBarSelRgb_r_load_reg_3471(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelRgb_r_load_reg_3471 ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_238),
        .\tpgBarSelYuv_u_load_reg_3466_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_239),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_241),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_u_load_reg_34660 ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_244),
        .\tpgBarSelYuv_v_load_reg_3460_reg[4] (grp_v_tpgHlsDataFlow_fu_325_n_243),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6] (grp_v_tpgHlsDataFlow_fu_325_n_235),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_325_n_237),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7] (grp_v_tpgHlsDataFlow_fu_325_n_242),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_v_load_reg_34600 ),
        .\tpgBarSelYuv_y_load_reg_3455_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_y_load_reg_3455 ),
        .trunc_ln1_fu_231_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1020/trunc_ln1_fu_231_p4 ),
        .trunc_ln520_reg_3117_pp0_iter10_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter10_reg ),
        .trunc_ln520_reg_3117_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3117_pp0_iter12_reg ),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_20),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_325_n_215),
        .trunc_ln5_fu_233_p4(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_989/trunc_ln5_fu_233_p4 ),
        .trunc_ln729_reg_847_pp0_iter1_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/trunc_ln729_reg_847_pp0_iter1_reg ),
        .\vDir_reg[0] ({CTRL_s_axi_U_n_378,CTRL_s_axi_U_n_379}),
        .whiYuv_load_reg_3486(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/whiYuv_load_reg_3486 ),
        .\whiYuv_load_reg_3486_reg[6] (CTRL_s_axi_U_n_175),
        .\xBar_V_loc_0_fu_290_reg[10] (CTRL_s_axi_U_n_196),
        .\xCount_V_2[7]_i_4 (CTRL_s_axi_U_n_119),
        .\xCount_V_2[7]_i_5 (CTRL_s_axi_U_n_120),
        .\xCount_V_2_reg[3] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/trunc_ln_fu_158_p4 ),
        .\xCount_V_2_reg[4] ({grp_v_tpgHlsDataFlow_fu_325_n_198,grp_v_tpgHlsDataFlow_fu_325_n_199}),
        .\xCount_V_2_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/xCount_V_2 [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/xCount_V_2 [3:2]}),
        .\xCount_V_2_reg[9] (CTRL_s_axi_U_n_118),
        .\xCount_V_2_reg[9]_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_ap_return [8:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/grp_reg_ap_uint_10_s_fu_241_ap_return [3:1]}),
        .\x_4_reg_3109_pp0_iter10_reg_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_4_reg_3109_pp0_iter10_reg ),
        .\x_fu_126_reg[14] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_180/ap_sig_allocacmp_x_1 ),
        .\x_fu_450_reg[0] (CTRL_s_axi_U_n_248),
        .\yCount_V_2_reg[0] (grp_v_tpgHlsDataFlow_fu_325_n_209),
        .\yCount_V_2_reg[0]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/icmp_ln1065_fu_302_p2 ),
        .\yCount_V_2_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/yCount_V_2_reg ),
        .\yCount_V_2_reg[9]_i_5 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_970/add_ln1398_fu_247_p2 ),
        .\y_fu_250_reg[0] (CTRL_s_axi_U_n_552),
        .\y_fu_250_reg[15] ({grp_v_tpgHlsDataFlow_fu_325_n_112,grp_v_tpgHlsDataFlow_fu_325_n_113}),
        .\y_fu_96_reg[15] ({\tpgForeground_U0/y_fu_96_reg [15],\tpgForeground_U0/y_fu_96_reg [2:0]}),
        .\zonePlateVAddr_loc_0_fu_286_reg[8] (CTRL_s_axi_U_n_280),
        .\zonePlateVDelta_loc_0_fu_282_reg[0] (CTRL_s_axi_U_n_285),
        .\zonePlateVDelta_loc_0_fu_282_reg[10] (CTRL_s_axi_U_n_295),
        .\zonePlateVDelta_loc_0_fu_282_reg[11] (CTRL_s_axi_U_n_296),
        .\zonePlateVDelta_loc_0_fu_282_reg[12] (CTRL_s_axi_U_n_297),
        .\zonePlateVDelta_loc_0_fu_282_reg[13] (CTRL_s_axi_U_n_298),
        .\zonePlateVDelta_loc_0_fu_282_reg[14] (CTRL_s_axi_U_n_299),
        .\zonePlateVDelta_loc_0_fu_282_reg[15] (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_282 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (grp_v_tpgHlsDataFlow_fu_325_n_294),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_1 (ZplateVerContStart),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_2 (CTRL_s_axi_U_n_300),
        .\zonePlateVDelta_loc_0_fu_282_reg[1] (CTRL_s_axi_U_n_286),
        .\zonePlateVDelta_loc_0_fu_282_reg[2] (CTRL_s_axi_U_n_287),
        .\zonePlateVDelta_loc_0_fu_282_reg[3] (CTRL_s_axi_U_n_288),
        .\zonePlateVDelta_loc_0_fu_282_reg[4] (CTRL_s_axi_U_n_289),
        .\zonePlateVDelta_loc_0_fu_282_reg[5] (CTRL_s_axi_U_n_290),
        .\zonePlateVDelta_loc_0_fu_282_reg[6] (CTRL_s_axi_U_n_291),
        .\zonePlateVDelta_loc_0_fu_282_reg[7] (CTRL_s_axi_U_n_292),
        .\zonePlateVDelta_loc_0_fu_282_reg[8] (CTRL_s_axi_U_n_293),
        .\zonePlateVDelta_loc_0_fu_282_reg[9] (CTRL_s_axi_U_n_294),
        .\zonePlateVDelta_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_zonePlateVDelta ),
        .\zonePlateVDelta_reg[15]_i_4 (ZplateVerContDelta));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_325_n_356),
        .Q(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln455_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_unsigned_short_s_fu_541_n_5),
        .Q(icmp_ln455_reg_614),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg_0(grp_v_tpgHlsDataFlow_fu_325_n_358),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state6,\ap_CS_fsm_reg_n_3_[0] }),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[5] (grp_v_tpgHlsDataFlow_fu_325_n_315),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_1 
       (.I0(count_new_0_reg_314),
        .I1(p_0_in),
        .O(s));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_572_p4[22]),
        .I1(tmp_1_fu_572_p4[23]),
        .O(\s[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_572_p4[20]),
        .I1(tmp_1_fu_572_p4[21]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_572_p4[18]),
        .I1(tmp_1_fu_572_p4[19]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_572_p4[16]),
        .I1(tmp_1_fu_572_p4[17]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_572_p4[14]),
        .I1(tmp_1_fu_572_p4[15]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_572_p4[12]),
        .I1(tmp_1_fu_572_p4[13]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_572_p4[10]),
        .I1(tmp_1_fu_572_p4[11]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_572_p4[8]),
        .I1(tmp_1_fu_572_p4[9]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_572_p4[1]),
        .I1(tmp_1_fu_572_p4[0]),
        .O(\s[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_572_p4[6]),
        .I1(tmp_1_fu_572_p4[7]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_572_p4[4]),
        .I1(tmp_1_fu_572_p4[5]),
        .O(\s[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_22 
       (.I0(tmp_1_fu_572_p4[2]),
        .I1(tmp_1_fu_572_p4[3]),
        .O(\s[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_23 
       (.I0(tmp_1_fu_572_p4[0]),
        .I1(tmp_1_fu_572_p4[1]),
        .O(\s[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_572_p4[28]),
        .O(\s[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_572_p4[26]),
        .I1(tmp_1_fu_572_p4[27]),
        .O(\s[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_572_p4[24]),
        .I1(tmp_1_fu_572_p4[25]),
        .O(\s[0]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[0]_i_2_n_10 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_14_n_3 ,\s_reg[0]_i_14_n_4 ,\s_reg[0]_i_14_n_5 ,\s_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s[0]_i_19_n_3 }),
        .O(\NLW_s_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 ,\s[0]_i_22_n_3 ,\s[0]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .S({tmp_1_fu_572_p4[0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_4_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_3 ),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [3],p_0_in,\s_reg[0]_i_3_n_5 ,\s_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_fu_572_p4[28],1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\s[0]_i_6_n_3 ,\s[0]_i_7_n_3 ,\s[0]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_5 
       (.CI(\s_reg[0]_i_9_n_3 ),
        .CO({\s_reg[0]_i_5_n_3 ,\s_reg[0]_i_5_n_4 ,\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_10_n_3 ,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 ,\s[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[0]_i_9 
       (.CI(\s_reg[0]_i_14_n_3 ),
        .CO({\s_reg[0]_i_9_n_3 ,\s_reg[0]_i_9_n_4 ,\s_reg[0]_i_9_n_5 ,\s_reg[0]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[8]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[8]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[12]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[9]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[12]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CO({\s_reg[12]_i_1_n_3 ,\s_reg[12]_i_1_n_4 ,\s_reg[12]_i_1_n_5 ,\s_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[12]_i_1_n_7 ,\s_reg[12]_i_1_n_8 ,\s_reg[12]_i_1_n_9 ,\s_reg[12]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[12]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[12]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[12]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[16]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[16]_i_1 
       (.CI(\s_reg[12]_i_1_n_3 ),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[16]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[16]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[16]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[0]_i_2_n_9 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[20]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[17]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[20]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CO({\s_reg[20]_i_1_n_3 ,\s_reg[20]_i_1_n_4 ,\s_reg[20]_i_1_n_5 ,\s_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[20]_i_1_n_7 ,\s_reg[20]_i_1_n_8 ,\s_reg[20]_i_1_n_9 ,\s_reg[20]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[20]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[20]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[20]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[24]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[24]_i_1 
       (.CI(\s_reg[20]_i_1_n_3 ),
        .CO({\s_reg[24]_i_1_n_3 ,\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[24]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[24]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[24]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[28]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[25]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[28]_i_1 
       (.CI(\s_reg[24]_i_1_n_3 ),
        .CO({\NLW_s_reg[28]_i_1_CO_UNCONNECTED [3],\s_reg[28]_i_1_n_4 ,\s_reg[28]_i_1_n_5 ,\s_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[28]_i_1_n_7 ,\s_reg[28]_i_1_n_8 ,\s_reg[28]_i_1_n_9 ,\s_reg[28]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[28]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[0]_i_2_n_8 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[28]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[28]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[0]_i_2_n_7 ),
        .Q(tmp_1_fu_572_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[4]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[1]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[4]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CO({\s_reg[4]_i_1_n_3 ,\s_reg[4]_i_1_n_4 ,\s_reg[4]_i_1_n_5 ,\s_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[4]_i_1_n_7 ,\s_reg[4]_i_1_n_8 ,\s_reg[4]_i_1_n_9 ,\s_reg[4]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[4]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[4]_i_1_n_8 ),
        .Q(tmp_1_fu_572_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[4]_i_1_n_7 ),
        .Q(tmp_1_fu_572_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[8]_i_1_n_10 ),
        .Q(tmp_1_fu_572_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \s_reg[8]_i_1 
       (.CI(\s_reg[4]_i_1_n_3 ),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .S(tmp_1_fu_572_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_314),
        .D(\s_reg[8]_i_1_n_9 ),
        .Q(tmp_1_fu_572_p4[6]),
        .R(s));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (\q0_reg[7] ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    D,
    \q0_reg[1]_1 ,
    \q0_reg[3] ,
    \q0_reg[7]_0 ,
    or_ln1756_2_reg_867,
    grp_tpgPatternCheckerBoard_fu_989_ap_return_0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter14,
    ap_enable_reg_pp0_iter15,
    ap_enable_reg_pp0_iter16,
    trunc_ln520_reg_3117_pp0_iter10_reg,
    trunc_ln520_reg_3117_pp0_iter12_reg,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ,
    B,
    and_ln1219_reg_3172_pp0_iter13_reg,
    redYuv_load_reg_3506,
    grnYuv_load_reg_3501,
    bluYuv_load_reg_3496,
    blkYuv_load_reg_3491,
    whiYuv_load_reg_3486,
    ref_tmp29_0_reg_3419,
    ref_tmp35_0_reg_3388,
    \phi_mul_fu_446_reg[14] ,
    ap_ce_reg,
    Q,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter16_reg,
    tpgBarSelRgb_r_load_reg_3471,
    tpgBarSelRgb_b_load_reg_3481,
    \int_colorFormat_reg[2] ,
    \int_colorFormat_reg[4] ,
    \int_colorFormat_reg[7] ,
    in,
    \rampStart_load_reg_1211_reg[7] ,
    \rampStart_reg[6] ,
    \icmp_ln729_reg_853_reg[0] ,
    trunc_ln729_reg_847_pp0_iter1_reg,
    ap_condition_362,
    \x_fu_126_reg[14] ,
    Sel_fu_875_p4,
    \y_fu_250_reg[15] ,
    \y_fu_96_reg[15] ,
    \j_fu_118_reg[12] ,
    \boxVCoord_loc_0_fu_100_reg[15] ,
    \boxHCoord_loc_0_fu_104_reg[15] ,
    \int_width_reg[14] ,
    \int_height_reg[14] ,
    \int_width_reg[12] ,
    ap_enable_reg_pp0_iter0,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST,
    and_ln1756_reg_768_pp0_iter2_reg,
    \g_2_reg_3524_pp0_iter14_reg_reg[7] ,
    \r_2_reg_3517_pp0_iter14_reg_reg[7] ,
    \rSerie_V_reg[27] ,
    \x_4_reg_3109_pp0_iter10_reg_reg[15] ,
    \ap_return_int_reg_reg[8] ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[4] ,
    DI,
    \yCount_V_2_reg[9] ,
    \yCount_V_2_reg[0] ,
    \select_ln1756_3_reg_862_reg[2] ,
    \select_ln1756_3_reg_862_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ,
    \ref_tmp35_1_reg_3393_reg[6] ,
    \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ,
    \select_ln232_reg_3383_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg,
    \select_ln1487_reg_3403_reg[3] ,
    \select_ln1487_reg_3403_reg[7] ,
    \select_ln1487_reg_3403_reg[4] ,
    \g_2_reg_3524_pp0_iter14_reg_reg[4] ,
    \b_reg_3223_pp0_iter14_reg_reg[0] ,
    \b_reg_3223_pp0_iter14_reg_reg[1] ,
    \b_reg_3223_pp0_iter14_reg_reg[2] ,
    \b_reg_3223_pp0_iter14_reg_reg[5] ,
    \b_reg_3223_pp0_iter14_reg_reg[7] ,
    \select_ln1487_reg_3403_reg[0] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6] ,
    \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[0] ,
    \tpgBarSelYuv_u_load_reg_3466_reg[6] ,
    \tpgBarSelRgb_g_load_reg_3476_reg[1] ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[7] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[4] ,
    \tpgBarSelYuv_v_load_reg_3460_reg[0] ,
    \rSerie_V_reg[26] ,
    \ref_tmp35_1_reg_3393_reg[6]_0 ,
    \select_ln232_reg_3383_reg[5] ,
    \tmp_3_reg_3373_reg[5] ,
    \rampVal_loc_0_fu_298_reg[7] ,
    ap_enable_reg_pp0_iter15_reg,
    \select_ln1487_reg_3403_reg[6] ,
    \add_ln1314_reg_3449_reg[6] ,
    \add_ln1314_reg_3449_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_0 ,
    \phi_mul_fu_446_reg[15] ,
    \select_ln259_reg_3511_reg[7] ,
    \select_ln259_reg_3511_reg[7]_0 ,
    \add_ln1259_2_reg_3414_reg[16] ,
    \add_ln1259_2_reg_3414_reg[16]_0 ,
    \add_ln1259_2_reg_3414_reg[16]_1 ,
    \add_ln1259_2_reg_3414_reg[16]_2 ,
    \add_ln1259_2_reg_3414_reg[16]_3 ,
    \add_ln1259_3_reg_3409_reg[8] ,
    \add_ln1258_1_reg_3282_reg[14] ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_done_reg_reg,
    ap_clk_0,
    B_V_data_1_sel_wr01_out,
    \ap_CS_fsm_reg[3]_1 ,
    fid,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ,
    DPtpgBarSelRgb_VESA_g_load_reg_852,
    \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ,
    \rampVal_loc_0_fu_298_reg[5] ,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter15_reg_1,
    ap_enable_reg_pp0_iter15_reg_2,
    ap_enable_reg_pp0_iter15_reg_3,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_1,
    B_V_data_1_sel_wr_reg,
    \q0_reg[3]_0 ,
    \q0_reg[0] ,
    \newSel47_reg_872_reg[7] ,
    \pix_val_V_7_reg_877_reg[7] ,
    ref_tmp27_2_reg_3444,
    \ref_tmp29_2_reg_3429_reg[7] ,
    \ref_tmp35_2_reg_3398_reg[7] ,
    \tmp_5_reg_3378_reg[7] ,
    tmp_val_1_reg_3368,
    \ref_tmp27_1_reg_3439_reg[7] ,
    \ref_tmp29_1_reg_3424_reg[7] ,
    \tpgBarSelYuv_y_load_reg_3455_reg[7] ,
    ref_tmp27_0_reg_3434,
    \tmp_val_3_reg_3363_reg[7] ,
    \select_ln260_reg_1217_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ,
    SS,
    ap_clk,
    q1_reg,
    p_reg_reg,
    add_ln1259_2_reg_34140,
    p_reg_reg_0,
    \redYuv_load_reg_3506_reg[4] ,
    \grnYuv_load_reg_3501_reg[7] ,
    \bluYuv_load_reg_3496_reg[6] ,
    \blkYuv_load_reg_3491_reg[7] ,
    \whiYuv_load_reg_3486_reg[6] ,
    E,
    \ref_tmp35_2_reg_3398_reg[7]_0 ,
    \q0_reg[7]_1 ,
    O,
    \phi_mul_fu_446_reg[7] ,
    \phi_mul_fu_446_reg[11] ,
    \phi_mul_fu_446_reg[15]_0 ,
    \q0_reg[7]_2 ,
    \rampVal_3_flag_1_fu_462_reg[0] ,
    \icmp_ln1050_reg_3176_reg[0] ,
    \hdata_flag_1_fu_458_reg[0] ,
    \rampVal_2_flag_1_fu_454_reg[0] ,
    cmp6_i_fu_650_p2,
    \tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ,
    ref_tmp27_0_reg_34340,
    grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg,
    \grnYuv_load_reg_3501_reg[4] ,
    grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg,
    \xBar_V_loc_0_fu_290_reg[10] ,
    \redYuv_load_reg_3506_reg[3] ,
    \ref_tmp27_1_reg_3439_reg[7]_0 ,
    p_0_2_0_0_0493_lcssa502_fu_2620,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ,
    \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ,
    icmp_ln518_fu_858_p2_carry__0,
    \y_fu_250_reg[0] ,
    \boxHCoord_reg[7] ,
    \rampStart_reg[3] ,
    \rampStart_reg[7] ,
    icmp_ln1918_1_fu_549_p2_carry__0,
    \and_ln1918_reg_885_reg[0] ,
    \boxVCoord_reg[3] ,
    \boxHCoord_reg[3] ,
    boxRight_fu_598_p2_carry__2,
    i__carry_i_4__3,
    i__carry__0_i_4__1,
    i__carry__1_i_4__1,
    i__carry__2_i_4__1,
    i__carry_i_4__4,
    i__carry__0_i_4__2,
    i__carry__1_i_4__2,
    i__carry__2_i_4__2,
    \icmp_ln729_reg_853_reg[0]_0 ,
    icmp_ln1844_fu_421_p2_carry_i_4,
    icmp_ln1844_fu_421_p2_carry_i_2,
    icmp_ln1844_fu_421_p2_carry__0_i_4,
    icmp_ln1844_fu_421_p2_carry__0_i_6,
    \hDir_reg[0] ,
    icmp_ln1849_fu_433_p2_carry__0,
    icmp_ln1849_fu_433_p2_carry__0_0,
    icmp_ln1861_fu_465_p2_carry__0,
    icmp_ln1861_fu_465_p2_carry__0_0,
    icmp_ln518_fu_858_p2_carry__0_0,
    icmp_ln1856_fu_453_p2_carry_i_4,
    icmp_ln1856_fu_453_p2_carry_i_2,
    icmp_ln1856_fu_453_p2_carry__0_i_4,
    icmp_ln1856_fu_453_p2_carry__0_i_6,
    \vDir_reg[0] ,
    start_once_reg_reg,
    icmp_ln1918_fu_379_p2_carry__0,
    \icmp_ln1918_reg_526_reg[0] ,
    \icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ,
    \icmp_ln936_reg_464_reg[0] ,
    and_ln1756_fu_479_p2,
    \gSerie_V_reg[21] ,
    rSerie_V0,
    \newSel47_reg_872_reg[7]_0 ,
    \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ,
    \newSel47_reg_872_reg[5] ,
    \newSel47_reg_872_reg[5]_0 ,
    \pix_val_V_7_reg_877_reg[7]_0 ,
    \pix_val_V_7_reg_877_reg[0] ,
    \select_ln1756_3_reg_862_reg[6] ,
    \select_ln1756_3_reg_862_reg[1] ,
    \select_ln1756_3_reg_862_reg[3] ,
    \xCount_V_2_reg[9] ,
    \yCount_V_2_reg[0]_0 ,
    \icmp_ln1428_reg_567_reg[0]_i_2 ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_2_reg[3] ,
    \icmp_ln1404_2_reg_547_reg[0]_i_2 ,
    \yCount_V_2_reg[9]_i_5 ,
    \xCount_V_2[7]_i_4 ,
    \xCount_V_2[7]_i_5 ,
    S,
    CO,
    \icmp_ln1404_2_reg_547_reg[0] ,
    \ref_tmp29_1_reg_3424_reg[7]_0 ,
    \ref_tmp29_1_reg_3424_reg[6] ,
    \q0_reg[6] ,
    trunc_ln5_fu_233_p4,
    add_ln1511_fu_249_p2,
    \ref_tmp35_2_reg_3398_reg[7]_1 ,
    trunc_ln1_fu_231_p4,
    add_ln1329_fu_247_p2,
    \grnYuv_load_reg_3501_reg[4]_0 ,
    \redYuv_load_reg_3506_reg[3]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ,
    ap_rst_n,
    \tmp_3_reg_3373_reg[0] ,
    \zonePlateVAddr_loc_0_fu_286_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_1 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ,
    \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ,
    \hBarSel_2_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ,
    \rampVal_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth,
    \zonePlateVDelta_reg[15]_i_4 ,
    \phi_mul_fu_446_reg[15]_1 ,
    add_ln1298_fu_1483_p2,
    \hBarSel_4_loc_0_fu_294_reg[2] ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ,
    \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ,
    \x_fu_450_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_325_ap_start_reg,
    \hdata_new_0_fu_278_reg[0] ,
    \select_ln259_reg_3511_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[0] ,
    \zonePlateVDelta_loc_0_fu_282_reg[1] ,
    \zonePlateVDelta_loc_0_fu_282_reg[2] ,
    \zonePlateVDelta_loc_0_fu_282_reg[3] ,
    \zonePlateVDelta_loc_0_fu_282_reg[4] ,
    \zonePlateVDelta_loc_0_fu_282_reg[5] ,
    \zonePlateVDelta_loc_0_fu_282_reg[6] ,
    \zonePlateVDelta_loc_0_fu_282_reg[7] ,
    \zonePlateVDelta_loc_0_fu_282_reg[8] ,
    \zonePlateVDelta_loc_0_fu_282_reg[9] ,
    \zonePlateVDelta_loc_0_fu_282_reg[10] ,
    \zonePlateVDelta_loc_0_fu_282_reg[11] ,
    \zonePlateVDelta_loc_0_fu_282_reg[12] ,
    \zonePlateVDelta_loc_0_fu_282_reg[13] ,
    \zonePlateVDelta_loc_0_fu_282_reg[14] ,
    \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ,
    \rampVal_2_loc_0_fu_266_reg[7] ,
    \rampVal_3_loc_0_fu_302_reg[7] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ,
    cmp2_i322_fu_630_p2,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ,
    \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ,
    \icmp_ln1892_1_reg_929_reg[0] ,
    internal_full_n_reg,
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ,
    icmp_ln1918_1_fu_549_p2_carry__0_0,
    icmp_ln1918_fu_379_p2_carry__0_0,
    m_axis_video_TREADY_int_regslice,
    \fid[0] ,
    \fid[0]_0 ,
    \ap_CS_fsm_reg[3]_2 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ,
    \and_ln1918_reg_885_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ,
    B_V_data_1_sel_wr,
    \or_ln1756_2_reg_867_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i,
    \fid[0]_1 ,
    \fid[0]_2 ,
    \ap_return_int_reg_reg[9] ,
    \select_ln1487_reg_3403_reg[0]_0 ,
    \tmp_5_reg_3378_reg[7]_0 ,
    \tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ,
    \g_2_reg_3524_reg[7] ,
    \hBarSel_4_loc_0_fu_294_reg[1] ,
    \zonePlateVDelta_reg[15] ,
    \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ,
    \p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ,
    \B_V_data_1_payload_A_reg[15] );
  output \q0_reg[7] ;
  output \q0_reg[1] ;
  output \q0_reg[1]_0 ;
  output [1:0]D;
  output \q0_reg[1]_1 ;
  output \q0_reg[3] ;
  output \q0_reg[7]_0 ;
  output or_ln1756_2_reg_867;
  output [0:0]grp_tpgPatternCheckerBoard_fu_989_ap_return_0;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter12;
  output ap_enable_reg_pp0_iter14;
  output ap_enable_reg_pp0_iter15;
  output ap_enable_reg_pp0_iter16;
  output trunc_ln520_reg_3117_pp0_iter10_reg;
  output trunc_ln520_reg_3117_pp0_iter12_reg;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  output [2:0]B;
  output and_ln1219_reg_3172_pp0_iter13_reg;
  output [2:0]redYuv_load_reg_3506;
  output [2:0]grnYuv_load_reg_3501;
  output [2:0]bluYuv_load_reg_3496;
  output [0:0]blkYuv_load_reg_3491;
  output [0:0]whiYuv_load_reg_3486;
  output [0:0]ref_tmp29_0_reg_3419;
  output [0:0]ref_tmp35_0_reg_3388;
  output [14:0]\phi_mul_fu_446_reg[14] ;
  output ap_ce_reg;
  output [0:0]Q;
  output bckgndYUV_full_n;
  output ap_enable_reg_pp0_iter16_reg;
  output [0:0]tpgBarSelRgb_r_load_reg_3471;
  output [0:0]tpgBarSelRgb_b_load_reg_3481;
  output \int_colorFormat_reg[2] ;
  output \int_colorFormat_reg[4] ;
  output \int_colorFormat_reg[7] ;
  output [18:0]in;
  output [6:0]\rampStart_load_reg_1211_reg[7] ;
  output [6:0]\rampStart_reg[6] ;
  output \icmp_ln729_reg_853_reg[0] ;
  output trunc_ln729_reg_847_pp0_iter1_reg;
  output ap_condition_362;
  output [11:0]\x_fu_126_reg[14] ;
  output [1:0]Sel_fu_875_p4;
  output [1:0]\y_fu_250_reg[15] ;
  output [3:0]\y_fu_96_reg[15] ;
  output [3:0]\j_fu_118_reg[12] ;
  output [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  output [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  output [3:0]\int_width_reg[14] ;
  output [3:0]\int_height_reg[14] ;
  output [0:0]\int_width_reg[12] ;
  output ap_enable_reg_pp0_iter0;
  output grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  output and_ln1756_reg_768_pp0_iter2_reg;
  output [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7] ;
  output [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7] ;
  output [7:0]\rSerie_V_reg[27] ;
  output [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15] ;
  output [5:0]\ap_return_int_reg_reg[8] ;
  output [3:0]\xCount_V_2_reg[7] ;
  output [1:0]\xCount_V_2_reg[4] ;
  output [1:0]DI;
  output [6:0]\yCount_V_2_reg[9] ;
  output [0:0]\yCount_V_2_reg[0] ;
  output \select_ln1756_3_reg_862_reg[2] ;
  output [0:0]\select_ln1756_3_reg_862_reg[0] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  output \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  output \ref_tmp35_1_reg_3393_reg[6] ;
  output \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  output \select_ln232_reg_3383_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  output \select_ln1487_reg_3403_reg[3] ;
  output [7:0]\select_ln1487_reg_3403_reg[7] ;
  output \select_ln1487_reg_3403_reg[4] ;
  output \g_2_reg_3524_pp0_iter14_reg_reg[4] ;
  output \b_reg_3223_pp0_iter14_reg_reg[0] ;
  output \b_reg_3223_pp0_iter14_reg_reg[1] ;
  output \b_reg_3223_pp0_iter14_reg_reg[2] ;
  output \b_reg_3223_pp0_iter14_reg_reg[5] ;
  output \b_reg_3223_pp0_iter14_reg_reg[7] ;
  output \select_ln1487_reg_3403_reg[0] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6] ;
  output \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[0] ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[6] ;
  output \tpgBarSelRgb_g_load_reg_3476_reg[1] ;
  output \tpgBarSelYuv_u_load_reg_3466_reg[7] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[7] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[4] ;
  output \tpgBarSelYuv_v_load_reg_3460_reg[0] ;
  output \rSerie_V_reg[26] ;
  output [0:0]\ref_tmp35_1_reg_3393_reg[6]_0 ;
  output [5:0]\select_ln232_reg_3383_reg[5] ;
  output [5:0]\tmp_3_reg_3373_reg[5] ;
  output [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  output ap_enable_reg_pp0_iter15_reg;
  output \select_ln1487_reg_3403_reg[6] ;
  output \add_ln1314_reg_3449_reg[6] ;
  output [7:0]\add_ln1314_reg_3449_reg[7] ;
  output [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  output [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  output [0:0]\phi_mul_fu_446_reg[15] ;
  output \select_ln259_reg_3511_reg[7] ;
  output [7:0]\select_ln259_reg_3511_reg[7]_0 ;
  output \add_ln1259_2_reg_3414_reg[16] ;
  output \add_ln1259_2_reg_3414_reg[16]_0 ;
  output \add_ln1259_2_reg_3414_reg[16]_1 ;
  output \add_ln1259_2_reg_3414_reg[16]_2 ;
  output \add_ln1259_2_reg_3414_reg[16]_3 ;
  output \add_ln1259_3_reg_3409_reg[8] ;
  output [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  output ap_rst_n_0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_done_reg_reg;
  output [23:0]ap_clk_0;
  output B_V_data_1_sel_wr01_out;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output fid;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  output [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  output [0:0]DPtpgBarSelRgb_VESA_g_load_reg_852;
  output \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  output \rampVal_loc_0_fu_298_reg[5] ;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter15_reg_1;
  output ap_enable_reg_pp0_iter15_reg_2;
  output ap_enable_reg_pp0_iter15_reg_3;
  output \ap_CS_fsm_reg[4] ;
  output ap_rst_n_1;
  output B_V_data_1_sel_wr_reg;
  output [1:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[0] ;
  output [7:0]\newSel47_reg_872_reg[7] ;
  output [7:0]\pix_val_V_7_reg_877_reg[7] ;
  output [3:0]ref_tmp27_2_reg_3444;
  output [1:0]\ref_tmp29_2_reg_3429_reg[7] ;
  output [1:0]\ref_tmp35_2_reg_3398_reg[7] ;
  output [7:0]\tmp_5_reg_3378_reg[7] ;
  output [7:0]tmp_val_1_reg_3368;
  output [4:0]\ref_tmp27_1_reg_3439_reg[7] ;
  output [1:0]\ref_tmp29_1_reg_3424_reg[7] ;
  output [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7] ;
  output [7:0]ref_tmp27_0_reg_3434;
  output [6:0]\tmp_val_3_reg_3363_reg[7] ;
  output [7:0]\select_ln260_reg_1217_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  input [0:0]SS;
  input ap_clk;
  input q1_reg;
  input [15:0]p_reg_reg;
  input add_ln1259_2_reg_34140;
  input p_reg_reg_0;
  input \redYuv_load_reg_3506_reg[4] ;
  input \grnYuv_load_reg_3501_reg[7] ;
  input \bluYuv_load_reg_3496_reg[6] ;
  input \blkYuv_load_reg_3491_reg[7] ;
  input \whiYuv_load_reg_3486_reg[6] ;
  input [0:0]E;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [3:0]O;
  input [3:0]\phi_mul_fu_446_reg[7] ;
  input [3:0]\phi_mul_fu_446_reg[11] ;
  input [3:0]\phi_mul_fu_446_reg[15]_0 ;
  input \q0_reg[7]_2 ;
  input \rampVal_3_flag_1_fu_462_reg[0] ;
  input \icmp_ln1050_reg_3176_reg[0] ;
  input \hdata_flag_1_fu_458_reg[0] ;
  input \rampVal_2_flag_1_fu_454_reg[0] ;
  input cmp6_i_fu_650_p2;
  input [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  input ref_tmp27_0_reg_34340;
  input grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg;
  input [1:0]\grnYuv_load_reg_3501_reg[4] ;
  input grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  input \xBar_V_loc_0_fu_290_reg[10] ;
  input \redYuv_load_reg_3506_reg[3] ;
  input [7:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  input p_0_2_0_0_0493_lcssa502_fu_2620;
  input [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  input \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  input [0:0]icmp_ln518_fu_858_p2_carry__0;
  input [0:0]\y_fu_250_reg[0] ;
  input [7:0]\boxHCoord_reg[7] ;
  input [3:0]\rampStart_reg[3] ;
  input [2:0]\rampStart_reg[7] ;
  input [2:0]icmp_ln1918_1_fu_549_p2_carry__0;
  input [0:0]\and_ln1918_reg_885_reg[0] ;
  input [0:0]\boxVCoord_reg[3] ;
  input [0:0]\boxHCoord_reg[3] ;
  input [15:0]boxRight_fu_598_p2_carry__2;
  input [3:0]i__carry_i_4__3;
  input [3:0]i__carry__0_i_4__1;
  input [3:0]i__carry__1_i_4__1;
  input [2:0]i__carry__2_i_4__1;
  input [3:0]i__carry_i_4__4;
  input [3:0]i__carry__0_i_4__2;
  input [3:0]i__carry__1_i_4__2;
  input [2:0]i__carry__2_i_4__2;
  input [15:0]\icmp_ln729_reg_853_reg[0]_0 ;
  input [3:0]icmp_ln1844_fu_421_p2_carry_i_4;
  input [3:0]icmp_ln1844_fu_421_p2_carry_i_2;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0_i_4;
  input [3:0]icmp_ln1844_fu_421_p2_carry__0_i_6;
  input [1:0]\hDir_reg[0] ;
  input [0:0]icmp_ln1849_fu_433_p2_carry__0;
  input [2:0]icmp_ln1849_fu_433_p2_carry__0_0;
  input [0:0]icmp_ln1861_fu_465_p2_carry__0;
  input [2:0]icmp_ln1861_fu_465_p2_carry__0_0;
  input [14:0]icmp_ln518_fu_858_p2_carry__0_0;
  input [3:0]icmp_ln1856_fu_453_p2_carry_i_4;
  input [3:0]icmp_ln1856_fu_453_p2_carry_i_2;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_i_4;
  input [3:0]icmp_ln1856_fu_453_p2_carry__0_i_6;
  input [1:0]\vDir_reg[0] ;
  input [0:0]start_once_reg_reg;
  input [0:0]icmp_ln1918_fu_379_p2_carry__0;
  input [0:0]\icmp_ln1918_reg_526_reg[0] ;
  input [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ;
  input [0:0]\icmp_ln936_reg_464_reg[0] ;
  input and_ln1756_fu_479_p2;
  input \gSerie_V_reg[21] ;
  input rSerie_V0;
  input [3:0]\newSel47_reg_872_reg[7]_0 ;
  input \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  input \newSel47_reg_872_reg[5] ;
  input \newSel47_reg_872_reg[5]_0 ;
  input [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  input \pix_val_V_7_reg_877_reg[0] ;
  input [1:0]\select_ln1756_3_reg_862_reg[6] ;
  input \select_ln1756_3_reg_862_reg[1] ;
  input \select_ln1756_3_reg_862_reg[3] ;
  input \xCount_V_2_reg[9] ;
  input [0:0]\yCount_V_2_reg[0]_0 ;
  input [13:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  input [5:0]\xCount_V_2_reg[9]_0 ;
  input [1:0]\xCount_V_2_reg[3] ;
  input [13:0]\icmp_ln1404_2_reg_547_reg[0]_i_2 ;
  input [2:0]\yCount_V_2_reg[9]_i_5 ;
  input \xCount_V_2[7]_i_4 ;
  input \xCount_V_2[7]_i_5 ;
  input [0:0]S;
  input [0:0]CO;
  input [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  input \ref_tmp29_1_reg_3424_reg[7]_0 ;
  input \ref_tmp29_1_reg_3424_reg[6] ;
  input \q0_reg[6] ;
  input [9:0]trunc_ln5_fu_233_p4;
  input [9:0]add_ln1511_fu_249_p2;
  input [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  input [9:0]trunc_ln1_fu_231_p4;
  input [9:0]add_ln1329_fu_247_p2;
  input \grnYuv_load_reg_3501_reg[4]_0 ;
  input \redYuv_load_reg_3506_reg[3]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  input ap_rst_n;
  input \tmp_3_reg_3373_reg[0] ;
  input \zonePlateVAddr_loc_0_fu_286_reg[8] ;
  input [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  input \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  input \hBarSel_2_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  input \rampVal_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  input [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  input [0:0]\zonePlateVDelta_reg[15]_i_4 ;
  input [0:0]\phi_mul_fu_446_reg[15]_1 ;
  input [15:0]add_ln1298_fu_1483_p2;
  input [1:0]\hBarSel_4_loc_0_fu_294_reg[2] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  input \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  input [0:0]\x_fu_450_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done;
  input [1:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  input \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  input grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  input \hdata_new_0_fu_278_reg[0] ;
  input [0:0]\select_ln259_reg_3511_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  input \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  input \rampVal_2_loc_0_fu_266_reg[7] ;
  input \rampVal_3_loc_0_fu_302_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  input cmp2_i322_fu_630_p2;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ;
  input \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  input \icmp_ln1892_1_reg_929_reg[0] ;
  input internal_full_n_reg;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  input [3:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  input [11:0]icmp_ln1918_fu_379_p2_carry__0_0;
  input m_axis_video_TREADY_int_regslice;
  input \fid[0] ;
  input \fid[0]_0 ;
  input \ap_CS_fsm_reg[3]_2 ;
  input [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  input \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  input \and_ln1918_reg_885_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ;
  input B_V_data_1_sel_wr;
  input \or_ln1756_2_reg_867_reg[0] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  input [1:0]\fid[0]_1 ;
  input \fid[0]_2 ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input [0:0]\select_ln1487_reg_3403_reg[0]_0 ;
  input [0:0]\tmp_5_reg_3378_reg[7]_0 ;
  input [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  input [0:0]\g_2_reg_3524_reg[7] ;
  input \hBarSel_4_loc_0_fu_294_reg[1] ;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  input [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  input [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  input [23:0]\B_V_data_1_payload_A_reg[15] ;

  wire [2:0]B;
  wire [23:0]\B_V_data_1_payload_A_reg[15] ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]DPtpgBarSelRgb_VESA_g_load_reg_852;
  wire \DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ;
  wire \DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ;
  wire [4:0]\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_16;
  wire MultiPixStream2AXIvideo_U0_n_18;
  wire MultiPixStream2AXIvideo_U0_n_22;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [1:0]Sel_fu_875_p4;
  wire [0:0]\add_ln1258_1_reg_3282_reg[14] ;
  wire add_ln1259_2_reg_34140;
  wire \add_ln1259_2_reg_3414_reg[16] ;
  wire \add_ln1259_2_reg_3414_reg[16]_0 ;
  wire \add_ln1259_2_reg_3414_reg[16]_1 ;
  wire \add_ln1259_2_reg_3414_reg[16]_2 ;
  wire \add_ln1259_2_reg_3414_reg[16]_3 ;
  wire \add_ln1259_3_reg_3409_reg[8] ;
  wire [15:0]add_ln1298_fu_1483_p2;
  wire \add_ln1314_reg_3449_reg[6] ;
  wire [7:0]\add_ln1314_reg_3449_reg[7] ;
  wire [9:0]add_ln1329_fu_247_p2;
  wire [9:0]add_ln1511_fu_249_p2;
  wire and_ln1219_reg_3172_pp0_iter13_reg;
  wire \and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ;
  wire and_ln1756_fu_479_p2;
  wire and_ln1756_reg_768_pp0_iter2_reg;
  wire [0:0]\and_ln1918_reg_885_reg[0] ;
  wire \and_ln1918_reg_885_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_0;
  wire ap_ce_reg;
  wire ap_clk;
  wire [23:0]ap_clk_0;
  wire ap_condition_362;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter15_reg_3;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter16_reg;
  wire \ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ;
  wire \ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ;
  wire [5:0]\ap_return_int_reg_reg[8] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done;
  wire \b_reg_3223_pp0_iter14_reg_reg[0] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[1] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[2] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[5] ;
  wire \b_reg_3223_pp0_iter14_reg_reg[7] ;
  wire bckgndYUV_U_n_10;
  wire bckgndYUV_U_n_11;
  wire bckgndYUV_U_n_8;
  wire bckgndYUV_U_n_9;
  wire [23:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [0:0]blkYuv_load_reg_3491;
  wire \blkYuv_load_reg_3491_reg[7] ;
  wire [2:0]bluYuv_load_reg_3496;
  wire \bluYuv_load_reg_3496_reg[6] ;
  wire [15:0]\boxHCoord_loc_0_fu_104_reg[15] ;
  wire [0:0]\boxHCoord_reg[3] ;
  wire [7:0]\boxHCoord_reg[7] ;
  wire [15:0]boxRight_fu_598_p2_carry__2;
  wire [15:0]\boxVCoord_loc_0_fu_100_reg[15] ;
  wire [0:0]\boxVCoord_reg[3] ;
  wire cmp2_i322_fu_630_p2;
  wire cmp6_i_fu_650_p2;
  wire fid;
  wire \fid[0] ;
  wire \fid[0]_0 ;
  wire [1:0]\fid[0]_1 ;
  wire \fid[0]_2 ;
  wire \gSerie_V_reg[21] ;
  wire \g_2_reg_3524_pp0_iter14_reg_reg[4] ;
  wire [6:0]\g_2_reg_3524_pp0_iter14_reg_reg[7] ;
  wire [0:0]\g_2_reg_3524_reg[7] ;
  wire [2:0]grnYuv_load_reg_3501;
  wire [1:0]\grnYuv_load_reg_3501_reg[4] ;
  wire \grnYuv_load_reg_3501_reg[4]_0 ;
  wire \grnYuv_load_reg_3501_reg[7] ;
  wire [11:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast;
  wire \grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg;
  wire [10:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i;
  wire [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_989_ap_return_0;
  wire grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg;
  wire grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg;
  wire [1:0]grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER;
  wire \hBarSel_2_reg[0] ;
  wire \hBarSel_4_loc_0_fu_294_reg[1] ;
  wire [1:0]\hBarSel_4_loc_0_fu_294_reg[2] ;
  wire [1:0]\hDir_reg[0] ;
  wire \hdata_flag_1_fu_458_reg[0] ;
  wire \hdata_new_0_fu_278_reg[0] ;
  wire [3:0]i__carry__0_i_4__1;
  wire [3:0]i__carry__0_i_4__2;
  wire [3:0]i__carry__1_i_4__1;
  wire [3:0]i__carry__1_i_4__2;
  wire [2:0]i__carry__2_i_4__1;
  wire [2:0]i__carry__2_i_4__2;
  wire [3:0]i__carry_i_4__3;
  wire [3:0]i__carry_i_4__4;
  wire \icmp_ln1050_reg_3176_reg[0] ;
  wire [0:0]\icmp_ln1404_2_reg_547_reg[0] ;
  wire [13:0]\icmp_ln1404_2_reg_547_reg[0]_i_2 ;
  wire [13:0]\icmp_ln1428_reg_567_reg[0]_i_2 ;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0_i_4;
  wire [3:0]icmp_ln1844_fu_421_p2_carry__0_i_6;
  wire [3:0]icmp_ln1844_fu_421_p2_carry_i_2;
  wire [3:0]icmp_ln1844_fu_421_p2_carry_i_4;
  wire [0:0]icmp_ln1849_fu_433_p2_carry__0;
  wire [2:0]icmp_ln1849_fu_433_p2_carry__0_0;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_i_4;
  wire [3:0]icmp_ln1856_fu_453_p2_carry__0_i_6;
  wire [3:0]icmp_ln1856_fu_453_p2_carry_i_2;
  wire [3:0]icmp_ln1856_fu_453_p2_carry_i_4;
  wire [0:0]icmp_ln1861_fu_465_p2_carry__0;
  wire [2:0]icmp_ln1861_fu_465_p2_carry__0_0;
  wire \icmp_ln1892_1_reg_929_reg[0] ;
  wire [2:0]icmp_ln1918_1_fu_549_p2_carry__0;
  wire [3:0]icmp_ln1918_1_fu_549_p2_carry__0_0;
  wire [0:0]icmp_ln1918_fu_379_p2_carry__0;
  wire [11:0]icmp_ln1918_fu_379_p2_carry__0_0;
  wire [0:0]\icmp_ln1918_reg_526_reg[0] ;
  wire [0:0]icmp_ln518_fu_858_p2_carry__0;
  wire [14:0]icmp_ln518_fu_858_p2_carry__0_0;
  wire icmp_ln727_fu_368_p2;
  wire \icmp_ln729_reg_853_reg[0] ;
  wire [15:0]\icmp_ln729_reg_853_reg[0]_0 ;
  wire icmp_ln934_fu_235_p2;
  wire [0:0]\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ;
  wire [0:0]\icmp_ln936_reg_464_reg[0] ;
  wire [18:0]in;
  wire \int_colorFormat_reg[2] ;
  wire \int_colorFormat_reg[4] ;
  wire \int_colorFormat_reg[7] ;
  wire [3:0]\int_height_reg[14] ;
  wire [0:0]\int_width_reg[12] ;
  wire [3:0]\int_width_reg[14] ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire [3:0]\j_fu_118_reg[12] ;
  wire [1:0]mOutPtr_reg;
  wire m_axis_video_TREADY_int_regslice;
  wire \newSel47_reg_872_reg[5] ;
  wire \newSel47_reg_872_reg[5]_0 ;
  wire [7:0]\newSel47_reg_872_reg[7] ;
  wire [3:0]\newSel47_reg_872_reg[7]_0 ;
  wire or_ln1756_2_reg_867;
  wire \or_ln1756_2_reg_867_reg[0] ;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire [0:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ;
  wire \p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ;
  wire [7:0]\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ;
  wire [7:2]p_0_1_0_0_0491_lcssa499_fu_258;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ;
  wire \p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ;
  wire p_0_2_0_0_0493_lcssa502_fu_2620;
  wire \p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ;
  wire \p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ;
  wire [1:1]p_1_out;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [3:0]\phi_mul_fu_446_reg[11] ;
  wire [14:0]\phi_mul_fu_446_reg[14] ;
  wire [0:0]\phi_mul_fu_446_reg[15] ;
  wire [3:0]\phi_mul_fu_446_reg[15]_0 ;
  wire [0:0]\phi_mul_fu_446_reg[15]_1 ;
  wire [3:0]\phi_mul_fu_446_reg[7] ;
  wire \pix_val_V_7_reg_877_reg[0] ;
  wire [7:0]\pix_val_V_7_reg_877_reg[7] ;
  wire [3:0]\pix_val_V_7_reg_877_reg[7]_0 ;
  wire [0:0]\q0_reg[0] ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[3] ;
  wire [1:0]\q0_reg[3]_0 ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire q1_reg;
  wire rSerie_V0;
  wire \rSerie_V_reg[26] ;
  wire [7:0]\rSerie_V_reg[27] ;
  wire [4:0]\r_2_reg_3517_pp0_iter14_reg_reg[7] ;
  wire [6:0]\rampStart_load_reg_1211_reg[7] ;
  wire [3:0]\rampStart_reg[3] ;
  wire [6:0]\rampStart_reg[6] ;
  wire [2:0]\rampStart_reg[7] ;
  wire \rampVal_2_flag_1_fu_454_reg[0] ;
  wire \rampVal_2_loc_0_fu_266_reg[7] ;
  wire \rampVal_3_flag_1_fu_462_reg[0] ;
  wire \rampVal_3_loc_0_fu_302_reg[7] ;
  wire \rampVal_loc_0_fu_298_reg[5] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire \rampVal_reg[0] ;
  wire [2:0]redYuv_load_reg_3506;
  wire \redYuv_load_reg_3506_reg[3] ;
  wire \redYuv_load_reg_3506_reg[3]_0 ;
  wire \redYuv_load_reg_3506_reg[4] ;
  wire [7:0]ref_tmp27_0_reg_3434;
  wire ref_tmp27_0_reg_34340;
  wire [4:0]\ref_tmp27_1_reg_3439_reg[7] ;
  wire [7:0]\ref_tmp27_1_reg_3439_reg[7]_0 ;
  wire [3:0]ref_tmp27_2_reg_3444;
  wire [0:0]ref_tmp29_0_reg_3419;
  wire \ref_tmp29_1_reg_3424_reg[6] ;
  wire [1:0]\ref_tmp29_1_reg_3424_reg[7] ;
  wire \ref_tmp29_1_reg_3424_reg[7]_0 ;
  wire [1:0]\ref_tmp29_2_reg_3429_reg[7] ;
  wire [0:0]ref_tmp35_0_reg_3388;
  wire \ref_tmp35_1_reg_3393_reg[6] ;
  wire [0:0]\ref_tmp35_1_reg_3393_reg[6]_0 ;
  wire [1:0]\ref_tmp35_2_reg_3398_reg[7] ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_0 ;
  wire [0:0]\ref_tmp35_2_reg_3398_reg[7]_1 ;
  wire \select_ln1487_reg_3403_reg[0] ;
  wire [0:0]\select_ln1487_reg_3403_reg[0]_0 ;
  wire \select_ln1487_reg_3403_reg[3] ;
  wire \select_ln1487_reg_3403_reg[4] ;
  wire \select_ln1487_reg_3403_reg[6] ;
  wire [7:0]\select_ln1487_reg_3403_reg[7] ;
  wire [0:0]\select_ln1756_3_reg_862_reg[0] ;
  wire \select_ln1756_3_reg_862_reg[1] ;
  wire \select_ln1756_3_reg_862_reg[2] ;
  wire \select_ln1756_3_reg_862_reg[3] ;
  wire [1:0]\select_ln1756_3_reg_862_reg[6] ;
  wire [5:0]\select_ln232_reg_3383_reg[5] ;
  wire \select_ln232_reg_3383_reg[7] ;
  wire [0:0]\select_ln259_reg_3511_reg[0] ;
  wire \select_ln259_reg_3511_reg[7] ;
  wire [7:0]\select_ln259_reg_3511_reg[7]_0 ;
  wire [7:0]\select_ln260_reg_1217_reg[7] ;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_U_n_5;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire [0:0]start_once_reg_reg;
  wire \tmp_3_reg_3373_reg[0] ;
  wire [5:0]\tmp_3_reg_3373_reg[5] ;
  wire [7:0]\tmp_5_reg_3378_reg[7] ;
  wire [0:0]\tmp_5_reg_3378_reg[7]_0 ;
  wire [7:0]tmp_val_1_reg_3368;
  wire [6:0]\tmp_val_3_reg_3363_reg[7] ;
  wire tpgBackground_U0_n_240;
  wire [0:0]tpgBarSelRgb_b_load_reg_3481;
  wire \tpgBarSelRgb_g_load_reg_3476_reg[1] ;
  wire [0:0]tpgBarSelRgb_r_load_reg_3471;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[0] ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[6] ;
  wire \tpgBarSelYuv_u_load_reg_3466_reg[7] ;
  wire [0:0]\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[0] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[4] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6] ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ;
  wire \tpgBarSelYuv_v_load_reg_3460_reg[7] ;
  wire [0:0]\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ;
  wire [7:0]\tpgBarSelYuv_y_load_reg_3455_reg[7] ;
  wire tpgForeground_U0_ap_start;
  wire tpgForeground_U0_n_53;
  wire tpgForeground_U0_n_55;
  wire tpgForeground_U0_n_56;
  wire tpgForeground_U0_n_58;
  wire tpgForeground_U0_n_59;
  wire tpgForeground_U0_n_61;
  wire [9:0]trunc_ln1_fu_231_p4;
  wire trunc_ln520_reg_3117_pp0_iter10_reg;
  wire trunc_ln520_reg_3117_pp0_iter12_reg;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ;
  wire \trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ;
  wire [9:0]trunc_ln5_fu_233_p4;
  wire trunc_ln729_reg_847_pp0_iter1_reg;
  wire [1:0]\vDir_reg[0] ;
  wire [0:0]whiYuv_load_reg_3486;
  wire \whiYuv_load_reg_3486_reg[6] ;
  wire \xBar_V_loc_0_fu_290_reg[10] ;
  wire \xCount_V_2[7]_i_4 ;
  wire \xCount_V_2[7]_i_5 ;
  wire [1:0]\xCount_V_2_reg[3] ;
  wire [1:0]\xCount_V_2_reg[4] ;
  wire [3:0]\xCount_V_2_reg[7] ;
  wire \xCount_V_2_reg[9] ;
  wire [5:0]\xCount_V_2_reg[9]_0 ;
  wire [0:0]\x_4_reg_3109_pp0_iter10_reg_reg[15] ;
  wire [11:0]\x_fu_126_reg[14] ;
  wire [0:0]\x_fu_450_reg[0] ;
  wire [0:0]\yCount_V_2_reg[0] ;
  wire [0:0]\yCount_V_2_reg[0]_0 ;
  wire [6:0]\yCount_V_2_reg[9] ;
  wire [2:0]\yCount_V_2_reg[9]_i_5 ;
  wire [0:0]\y_fu_250_reg[0] ;
  wire [1:0]\y_fu_250_reg[15] ;
  wire [3:0]\y_fu_96_reg[15] ;
  wire \zonePlateVAddr_loc_0_fu_286_reg[8] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[10] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[11] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[12] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[13] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[14] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15] ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[15]_2 ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[1] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[2] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[3] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[4] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[5] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[6] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[7] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[8] ;
  wire \zonePlateVDelta_loc_0_fu_282_reg[9] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_4 ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .CO(\int_width_reg[12] ),
        .E(MultiPixStream2AXIvideo_U0_n_16),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({\ap_CS_fsm_reg[3]_1 ,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[4] (B_V_data_1_sel_wr01_out),
        .\ap_CS_fsm_reg[4]_0 (MultiPixStream2AXIvideo_U0_n_18),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg),
        .ap_done_reg_reg_2(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0),
        .\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] (\ap_phi_reg_pp0_iter1_empty_133_reg_230_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_325_ap_done),
        .\empty_fu_96_reg[0]_0 (internal_full_n_reg),
        .fid(fid),
        .\fid[0] (\fid[0] ),
        .\fid[0]_0 (\fid[0]_0 ),
        .\fid[0]_1 (\fid[0]_1 ),
        .\fid[0]_2 (\fid[0]_2 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_141_sub_cast),
        .grp_v_tpgHlsDataFlow_fu_325_ap_ready(grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TLAST),
        .\i_fu_88_reg[11]_0 (icmp_ln934_fu_235_p2),
        .icmp_ln934_fu_235_p2_carry_0(icmp_ln518_fu_858_p2_carry__0_0[11:0]),
        .\icmp_ln936_fu_267_p2_inferred__0/i__carry ({\icmp_ln729_reg_853_reg[0]_0 [11:3],\icmp_ln729_reg_853_reg[0]_0 [0]}),
        .\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 (\icmp_ln936_fu_267_p2_inferred__0/i__carry__0 ),
        .\icmp_ln936_reg_464_reg[0] (\icmp_ln936_reg_464_reg[0] ),
        .internal_empty_n_reg(MultiPixStream2AXIvideo_U0_n_22),
        .\j_fu_118_reg[12] (\j_fu_118_reg[12] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .shiftReg_ce(shiftReg_ce_1),
        .\tmp_user_V_reg_208_reg[0] (grp_v_tpgHlsDataFlow_fu_325_m_axis_video_TUSER));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S bckgndYUV_U
       (.D(p_1_out),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .E(bckgndYUV_U_n_8),
        .Q(\ap_CS_fsm_reg[3] ),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\grnYuv_load_reg_3501_reg[4] (\redYuv_load_reg_3506_reg[3] ),
        .in({in[18:11],p_0_1_0_0_0491_lcssa499_fu_258[7:4],in[10],p_0_1_0_0_0491_lcssa499_fu_258[2],in[9:0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(bckgndYUV_full_n),
        .internal_full_n_reg_1(bckgndYUV_U_n_9),
        .internal_full_n_reg_2(bckgndYUV_U_n_10),
        .internal_full_n_reg_3(bckgndYUV_U_n_11),
        .internal_full_n_reg_4(ap_enable_reg_pp0_iter16),
        .internal_full_n_reg_5(tpgForeground_U0_n_58),
        .\mOutPtr_reg[0]_0 (tpgForeground_U0_n_53),
        .\mOutPtr_reg[1]_0 (mOutPtr_reg),
        .\mOutPtr_reg[3]_0 (tpgForeground_U0_n_55),
        .out(bckgndYUV_dout),
        .p_reg_reg(\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .shiftReg_ce(shiftReg_ce),
        .\xBar_V_loc_0_fu_290_reg[0] (\xBar_V_loc_0_fu_290_reg[10] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_1 ovrlayYUV_U
       (.\B_V_data_1_payload_A_reg[15] (\B_V_data_1_payload_A_reg[15] ),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .E(MultiPixStream2AXIvideo_U0_n_16),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n(ap_rst_n),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_18),
        .internal_full_n_reg_0(internal_full_n_reg),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_56),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(MultiPixStream2AXIvideo_U0_n_22),
        .\mOutPtr_reg[0]_0 (start_for_tpgForeground_U0_U_n_5),
        .\mOutPtr_reg[1]_0 (icmp_ln934_fu_235_p2),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 start_for_tpgForeground_U0_U
       (.CO(icmp_ln727_fu_368_p2),
        .Q(ap_CS_fsm_state2_0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .internal_empty_n_reg_0(start_for_tpgForeground_U0_U_n_5),
        .internal_empty_n_reg_1(tpgForeground_U0_n_61),
        .internal_full_n_reg_0(tpgForeground_U0_n_59),
        .\mOutPtr_reg[0]_0 (tpgBackground_U0_n_240),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_2),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.CO(CO),
        .D(D),
        .DI(DI),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] (DPtpgBarSelRgb_VESA_g_load_reg_852),
        .\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1]_0 (\DPtpgBarSelRgb_VESA_g_load_reg_852_reg[1] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[1] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[1]_0 (bckgndYUV_U_n_8),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[3] ),
        .\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] (\DPtpgBarSelYuv_709_u_load_reg_857_reg[7] ),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SS(SS),
        .\add_ln1258_1_reg_3282_reg[14] (\add_ln1258_1_reg_3282_reg[14] ),
        .add_ln1259_2_reg_34140(add_ln1259_2_reg_34140),
        .\add_ln1259_2_reg_3414_reg[16] (\add_ln1259_2_reg_3414_reg[16] ),
        .\add_ln1259_2_reg_3414_reg[16]_0 (\add_ln1259_2_reg_3414_reg[16]_0 ),
        .\add_ln1259_2_reg_3414_reg[16]_1 (\add_ln1259_2_reg_3414_reg[16]_1 ),
        .\add_ln1259_2_reg_3414_reg[16]_2 (\add_ln1259_2_reg_3414_reg[16]_2 ),
        .\add_ln1259_2_reg_3414_reg[16]_3 (\add_ln1259_2_reg_3414_reg[16]_3 ),
        .\add_ln1259_3_reg_3409_reg[8] (\add_ln1259_3_reg_3409_reg[8] ),
        .add_ln1298_fu_1483_p2(add_ln1298_fu_1483_p2),
        .\add_ln1314_reg_3449_reg[6] (\add_ln1314_reg_3449_reg[6] ),
        .\add_ln1314_reg_3449_reg[7] (\add_ln1314_reg_3449_reg[7] ),
        .add_ln1329_fu_247_p2(add_ln1329_fu_247_p2),
        .add_ln1511_fu_249_p2(add_ln1511_fu_249_p2),
        .and_ln1219_reg_3172_pp0_iter13_reg(and_ln1219_reg_3172_pp0_iter13_reg),
        .\and_ln1219_reg_3172_pp0_iter14_reg_reg[0] (\and_ln1219_reg_3172_pp0_iter14_reg_reg[0] ),
        .and_ln1756_fu_479_p2(and_ln1756_fu_479_p2),
        .\and_ln1756_reg_768_pp0_iter2_reg_reg[0] (and_ln1756_reg_768_pp0_iter2_reg),
        .\ap_CS_fsm_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_325_ap_ready),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_block_pp0_stage0_subdone ),
        .ap_ce_reg_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter14_reg(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15_reg(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg_0(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter15_reg_1(ap_enable_reg_pp0_iter15_reg_0),
        .ap_enable_reg_pp0_iter15_reg_2(ap_enable_reg_pp0_iter15_reg_1),
        .ap_enable_reg_pp0_iter15_reg_3(ap_enable_reg_pp0_iter15_reg_2),
        .ap_enable_reg_pp0_iter15_reg_4(ap_enable_reg_pp0_iter15_reg_3),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter16_reg_0(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .\ap_return_int_reg_reg[8] (\ap_return_int_reg_reg[8] ),
        .\ap_return_int_reg_reg[9] (\ap_return_int_reg_reg[9] ),
        .ap_rst_n(ap_rst_n),
        .\b_reg_3223_pp0_iter14_reg_reg[0] (\b_reg_3223_pp0_iter14_reg_reg[0] ),
        .\b_reg_3223_pp0_iter14_reg_reg[1] (\b_reg_3223_pp0_iter14_reg_reg[1] ),
        .\b_reg_3223_pp0_iter14_reg_reg[2] (\b_reg_3223_pp0_iter14_reg_reg[2] ),
        .\b_reg_3223_pp0_iter14_reg_reg[5] (\b_reg_3223_pp0_iter14_reg_reg[5] ),
        .\b_reg_3223_pp0_iter14_reg_reg[7] (\b_reg_3223_pp0_iter14_reg_reg[7] ),
        .blkYuv_load_reg_3491(blkYuv_load_reg_3491),
        .\blkYuv_load_reg_3491_reg[7] (\blkYuv_load_reg_3491_reg[7] ),
        .bluYuv_load_reg_3496(bluYuv_load_reg_3496),
        .\bluYuv_load_reg_3496_reg[6] (\bluYuv_load_reg_3496_reg[6] ),
        .cmp6_i_fu_650_p2(cmp6_i_fu_650_p2),
        .\gSerie_V_reg[21] (\gSerie_V_reg[21] ),
        .\g_2_reg_3524_pp0_iter14_reg_reg[4] (\g_2_reg_3524_pp0_iter14_reg_reg[4] ),
        .\g_2_reg_3524_pp0_iter14_reg_reg[7] (\g_2_reg_3524_pp0_iter14_reg_reg[7] ),
        .\g_2_reg_3524_reg[7] (\g_2_reg_3524_reg[7] ),
        .grnYuv_load_reg_3501(grnYuv_load_reg_3501),
        .\grnYuv_load_reg_3501_reg[4] (\grnYuv_load_reg_3501_reg[4] ),
        .\grnYuv_load_reg_3501_reg[4]_0 (\grnYuv_load_reg_3501_reg[4]_0 ),
        .\grnYuv_load_reg_3501_reg[4]_1 (bckgndYUV_U_n_9),
        .\grnYuv_load_reg_3501_reg[7] (\grnYuv_load_reg_3501_reg[7] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_barWidth),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_p_0_2_0_0_0492_out_o),
        .grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg(grp_tpgPatternCheckerBoard_fu_989_ap_start_reg_reg),
        .grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg(grp_tpgPatternDPColorSquare_fu_927_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg(tpgBackground_U0_n_240),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_1(grp_v_tpgHlsDataFlow_fu_325_ap_start_reg_reg_0),
        .\hBarSel_2_reg[0]_0 (\hBarSel_2_reg[0] ),
        .\hBarSel_4_loc_0_fu_294_reg[1]_0 (\hBarSel_4_loc_0_fu_294_reg[1] ),
        .\hBarSel_4_loc_0_fu_294_reg[2]_0 (\hBarSel_4_loc_0_fu_294_reg[2] ),
        .\hdata_flag_1_fu_458_reg[0] (\hdata_flag_1_fu_458_reg[0] ),
        .\hdata_new_0_fu_278_reg[0]_0 (\hdata_new_0_fu_278_reg[0] ),
        .\icmp_ln1050_reg_3176_reg[0] (\icmp_ln1050_reg_3176_reg[0] ),
        .\icmp_ln1404_2_reg_547_reg[0] (\icmp_ln1404_2_reg_547_reg[0] ),
        .\icmp_ln1404_2_reg_547_reg[0]_i_2_0 (\icmp_ln1404_2_reg_547_reg[0]_i_2 ),
        .\icmp_ln1428_reg_567_reg[0]_i_2 (\icmp_ln1428_reg_567_reg[0]_i_2 ),
        .icmp_ln518_fu_858_p2_carry__0_0(icmp_ln518_fu_858_p2_carry__0),
        .icmp_ln518_fu_858_p2_carry__0_1({icmp_ln518_fu_858_p2_carry__0_0[14:9],icmp_ln518_fu_858_p2_carry__0_0[5:0]}),
        .in({in[18:11],p_0_1_0_0_0491_lcssa499_fu_258[7:4],in[10],p_0_1_0_0_0491_lcssa499_fu_258[2],in[9:0]}),
        .\int_colorFormat_reg[2] (\int_colorFormat_reg[2] ),
        .\int_colorFormat_reg[4] (\int_colorFormat_reg[4] ),
        .\int_colorFormat_reg[7] (\int_colorFormat_reg[7] ),
        .\newSel47_reg_872_reg[5] (\newSel47_reg_872_reg[5] ),
        .\newSel47_reg_872_reg[5]_0 (\newSel47_reg_872_reg[5]_0 ),
        .\newSel47_reg_872_reg[7] (\newSel47_reg_872_reg[7] ),
        .\newSel47_reg_872_reg[7]_0 (\newSel47_reg_872_reg[7]_0 ),
        .\or_ln1756_2_reg_867_reg[0] (or_ln1756_2_reg_867),
        .\or_ln1756_2_reg_867_reg[0]_0 (\or_ln1756_2_reg_867_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[0]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[0] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[5]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[5] ),
        .\p_0_0_0_0_0489_lcssa496_fu_254_reg[7]_0 (\p_0_0_0_0_0489_lcssa496_fu_254_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[0]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[1]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[2]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 (\p_0_1_0_0_0491_lcssa499_fu_258[4]_i_3_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[5]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[6]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_4_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_5 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 (\p_0_1_0_0_0491_lcssa499_fu_258[7]_i_6_1 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[0]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[4]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[4] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[5]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[5] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7] ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_0 ),
        .\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_2 (\p_0_1_0_0_0491_lcssa499_fu_258_reg[7]_1 ),
        .p_0_2_0_0_0493_lcssa502_fu_2620(p_0_2_0_0_0493_lcssa502_fu_2620),
        .\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 (\p_0_2_0_0_0493_lcssa502_fu_262[7]_i_9 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[1] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_1 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[1]_0 ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[3]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[3] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[5]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[5] ),
        .\p_0_2_0_0_0493_lcssa502_fu_262_reg[6]_0 (\p_0_2_0_0_0493_lcssa502_fu_262_reg[6] ),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(bckgndYUV_U_n_11),
        .p_reg_reg_1(p_reg_reg_0),
        .\phi_mul_fu_446_reg[11] (\phi_mul_fu_446_reg[11] ),
        .\phi_mul_fu_446_reg[14] (\phi_mul_fu_446_reg[14] ),
        .\phi_mul_fu_446_reg[15] (\phi_mul_fu_446_reg[15] ),
        .\phi_mul_fu_446_reg[15]_0 (\phi_mul_fu_446_reg[15]_0 ),
        .\phi_mul_fu_446_reg[15]_1 (\phi_mul_fu_446_reg[15]_1 ),
        .\phi_mul_fu_446_reg[7] (\phi_mul_fu_446_reg[7] ),
        .\pix_val_V_7_reg_877_reg[0] (\pix_val_V_7_reg_877_reg[0] ),
        .\pix_val_V_7_reg_877_reg[7] (\pix_val_V_7_reg_877_reg[7] ),
        .\pix_val_V_7_reg_877_reg[7]_0 (\pix_val_V_7_reg_877_reg[7]_0 ),
        .q0_reg(bckgndYUV_full_n),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[1]_0 (\q0_reg[1]_0 ),
        .\q0_reg[1]_1 (\q0_reg[1]_1 ),
        .\q0_reg[1]_2 (grp_tpgPatternCheckerBoard_fu_989_ap_return_0),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[3]_0 (\q0_reg[3]_0 ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .q1_reg(q1_reg),
        .rSerie_V0(rSerie_V0),
        .\rSerie_V_reg[26] (\rSerie_V_reg[26] ),
        .\rSerie_V_reg[27] (\rSerie_V_reg[27] ),
        .\r_2_reg_3517_pp0_iter14_reg_reg[7] (\r_2_reg_3517_pp0_iter14_reg_reg[7] ),
        .\rampStart_load_reg_1211_reg[7]_0 (\rampStart_load_reg_1211_reg[7] ),
        .\rampStart_reg[3]_0 (\rampStart_reg[3] ),
        .\rampStart_reg[6]_0 (\rampStart_reg[6] ),
        .\rampStart_reg[7]_0 (\boxHCoord_reg[7] ),
        .\rampStart_reg[7]_1 (\rampStart_reg[7] ),
        .\rampVal_2_flag_1_fu_454_reg[0] (\rampVal_2_flag_1_fu_454_reg[0] ),
        .\rampVal_2_loc_0_fu_266_reg[7]_0 (\rampVal_2_loc_0_fu_266_reg[7] ),
        .\rampVal_3_flag_1_fu_462_reg[0] (\rampVal_3_flag_1_fu_462_reg[0] ),
        .\rampVal_3_loc_0_fu_302_reg[7]_0 (\rampVal_3_loc_0_fu_302_reg[7] ),
        .\rampVal_loc_0_fu_298_reg[5]_0 (\rampVal_loc_0_fu_298_reg[5] ),
        .\rampVal_loc_0_fu_298_reg[7]_0 (\rampVal_loc_0_fu_298_reg[7] ),
        .\rampVal_reg[0]_0 (\rampVal_reg[0] ),
        .redYuv_load_reg_3506(redYuv_load_reg_3506),
        .\redYuv_load_reg_3506_reg[3] (\redYuv_load_reg_3506_reg[3] ),
        .\redYuv_load_reg_3506_reg[3]_0 (\redYuv_load_reg_3506_reg[3]_0 ),
        .\redYuv_load_reg_3506_reg[4] (\redYuv_load_reg_3506_reg[4] ),
        .ref_tmp27_0_reg_3434(ref_tmp27_0_reg_3434),
        .ref_tmp27_0_reg_34340(ref_tmp27_0_reg_34340),
        .\ref_tmp27_1_reg_3439_reg[7] (\ref_tmp27_1_reg_3439_reg[7] ),
        .\ref_tmp27_1_reg_3439_reg[7]_0 (\ref_tmp27_1_reg_3439_reg[7]_0 ),
        .ref_tmp27_2_reg_3444(ref_tmp27_2_reg_3444),
        .ref_tmp29_0_reg_3419(ref_tmp29_0_reg_3419),
        .\ref_tmp29_1_reg_3424_reg[6] (\ref_tmp29_1_reg_3424_reg[6] ),
        .\ref_tmp29_1_reg_3424_reg[7] (\ref_tmp29_1_reg_3424_reg[7] ),
        .\ref_tmp29_1_reg_3424_reg[7]_0 (\ref_tmp29_1_reg_3424_reg[7]_0 ),
        .\ref_tmp29_2_reg_3429_reg[7] (\ref_tmp29_2_reg_3429_reg[7] ),
        .ref_tmp35_0_reg_3388(ref_tmp35_0_reg_3388),
        .\ref_tmp35_1_reg_3393_reg[6] (\ref_tmp35_1_reg_3393_reg[6] ),
        .\ref_tmp35_1_reg_3393_reg[6]_0 (\ref_tmp35_1_reg_3393_reg[6]_0 ),
        .\ref_tmp35_2_reg_3398_reg[7] (\ref_tmp35_2_reg_3398_reg[7] ),
        .\ref_tmp35_2_reg_3398_reg[7]_0 (\ref_tmp35_2_reg_3398_reg[7]_0 ),
        .\ref_tmp35_2_reg_3398_reg[7]_1 (\ref_tmp35_2_reg_3398_reg[7]_1 ),
        .\select_ln1487_reg_3403_reg[0] (\select_ln1487_reg_3403_reg[0] ),
        .\select_ln1487_reg_3403_reg[0]_0 (\select_ln1487_reg_3403_reg[0]_0 ),
        .\select_ln1487_reg_3403_reg[3] (\select_ln1487_reg_3403_reg[3] ),
        .\select_ln1487_reg_3403_reg[4] (\select_ln1487_reg_3403_reg[4] ),
        .\select_ln1487_reg_3403_reg[6] (\select_ln1487_reg_3403_reg[6] ),
        .\select_ln1487_reg_3403_reg[7] (\select_ln1487_reg_3403_reg[7] ),
        .\select_ln1756_3_reg_862_reg[0] (\select_ln1756_3_reg_862_reg[0] ),
        .\select_ln1756_3_reg_862_reg[1] (\select_ln1756_3_reg_862_reg[1] ),
        .\select_ln1756_3_reg_862_reg[2] (\select_ln1756_3_reg_862_reg[2] ),
        .\select_ln1756_3_reg_862_reg[3] (\select_ln1756_3_reg_862_reg[3] ),
        .\select_ln1756_3_reg_862_reg[6] (\select_ln1756_3_reg_862_reg[6] ),
        .\select_ln232_reg_3383_reg[5] (\select_ln232_reg_3383_reg[5] ),
        .\select_ln232_reg_3383_reg[7] (\select_ln232_reg_3383_reg[7] ),
        .\select_ln259_reg_3511_reg[0] (\select_ln259_reg_3511_reg[0] ),
        .\select_ln259_reg_3511_reg[7] (\select_ln259_reg_3511_reg[7] ),
        .\select_ln259_reg_3511_reg[7]_0 (\select_ln259_reg_3511_reg[7]_0 ),
        .\select_ln260_reg_1217_reg[7]_0 (\select_ln260_reg_1217_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tmp_3_reg_3373_reg[0] (\tmp_3_reg_3373_reg[0] ),
        .\tmp_3_reg_3373_reg[5] (\tmp_3_reg_3373_reg[5] ),
        .\tmp_5_reg_3378_reg[7] (\tmp_5_reg_3378_reg[7] ),
        .\tmp_5_reg_3378_reg[7]_0 (\tmp_5_reg_3378_reg[7]_0 ),
        .tmp_val_1_reg_3368(tmp_val_1_reg_3368),
        .\tmp_val_3_reg_3363_reg[7] (\tmp_val_3_reg_3363_reg[7] ),
        .tpgBarSelRgb_b_load_reg_3481(tpgBarSelRgb_b_load_reg_3481),
        .\tpgBarSelRgb_g_load_reg_3476_reg[1] (\tpgBarSelRgb_g_load_reg_3476_reg[1] ),
        .tpgBarSelRgb_r_load_reg_3471(tpgBarSelRgb_r_load_reg_3471),
        .\tpgBarSelYuv_u_load_reg_3466_reg[0] (\tpgBarSelYuv_u_load_reg_3466_reg[0] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[6] (\tpgBarSelYuv_u_load_reg_3466_reg[6] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7] (\tpgBarSelYuv_u_load_reg_3466_reg[7] ),
        .\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 (\tpgBarSelYuv_u_load_reg_3466_reg[7]_0 ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[0] (\tpgBarSelYuv_v_load_reg_3460_reg[0] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[4] (\tpgBarSelYuv_v_load_reg_3460_reg[4] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6] (\tpgBarSelYuv_v_load_reg_3460_reg[6] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[6]_0 ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7] (\tpgBarSelYuv_v_load_reg_3460_reg[7] ),
        .\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 (\tpgBarSelYuv_v_load_reg_3460_reg[7]_0 ),
        .\tpgBarSelYuv_y_load_reg_3455_reg[7] (\tpgBarSelYuv_y_load_reg_3455_reg[7] ),
        .trunc_ln1_fu_231_p4(trunc_ln1_fu_231_p4),
        .\trunc_ln520_reg_3117_pp0_iter10_reg_reg[0] (trunc_ln520_reg_3117_pp0_iter10_reg),
        .trunc_ln520_reg_3117_pp0_iter12_reg(trunc_ln520_reg_3117_pp0_iter12_reg),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] (\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0] ),
        .\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 (\trunc_ln520_reg_3117_pp0_iter14_reg_reg[0]_0 ),
        .trunc_ln5_fu_233_p4(trunc_ln5_fu_233_p4),
        .whiYuv_load_reg_3486(whiYuv_load_reg_3486),
        .\whiYuv_load_reg_3486_reg[6] (\whiYuv_load_reg_3486_reg[6] ),
        .\xBar_V_loc_0_fu_290_reg[0]_0 (bckgndYUV_U_n_10),
        .\xBar_V_loc_0_fu_290_reg[10]_0 (\xBar_V_loc_0_fu_290_reg[10] ),
        .\xCount_V_2[7]_i_4 (\xCount_V_2[7]_i_4 ),
        .\xCount_V_2[7]_i_5 (\xCount_V_2[7]_i_5 ),
        .\xCount_V_2_reg[3] (\xCount_V_2_reg[3] ),
        .\xCount_V_2_reg[4] (\xCount_V_2_reg[4] ),
        .\xCount_V_2_reg[7] (\xCount_V_2_reg[7] ),
        .\xCount_V_2_reg[9] (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9]_0 ),
        .\x_4_reg_3109_pp0_iter10_reg_reg[15] (\x_4_reg_3109_pp0_iter10_reg_reg[15] ),
        .\x_fu_450_reg[0] (\x_fu_450_reg[0] ),
        .\x_fu_450_reg[14] (B),
        .\x_fu_450_reg[15]_i_4 ({\icmp_ln729_reg_853_reg[0]_0 [15],\icmp_ln729_reg_853_reg[0]_0 [11:0]}),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[9] (\yCount_V_2_reg[9] ),
        .\yCount_V_2_reg[9]_i_5 (\yCount_V_2_reg[9]_i_5 ),
        .\y_fu_250_reg[0]_0 (\y_fu_250_reg[0] ),
        .\y_fu_250_reg[15]_0 ({\y_fu_250_reg[15] ,Sel_fu_875_p4}),
        .\zonePlateVAddr_loc_0_fu_286_reg[8]_0 (\zonePlateVAddr_loc_0_fu_286_reg[8] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[0]_0 (\zonePlateVDelta_loc_0_fu_282_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[10]_0 (\zonePlateVDelta_loc_0_fu_282_reg[10] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[11]_0 (\zonePlateVDelta_loc_0_fu_282_reg[11] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[12]_0 (\zonePlateVDelta_loc_0_fu_282_reg[12] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[13]_0 (\zonePlateVDelta_loc_0_fu_282_reg[13] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[14]_0 (\zonePlateVDelta_loc_0_fu_282_reg[14] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_0 (\zonePlateVDelta_loc_0_fu_282_reg[15] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_1 (\zonePlateVDelta_loc_0_fu_282_reg[15]_0 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_2 (\zonePlateVDelta_loc_0_fu_282_reg[15]_1 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[15]_3 (\zonePlateVDelta_loc_0_fu_282_reg[15]_2 ),
        .\zonePlateVDelta_loc_0_fu_282_reg[1]_0 (\zonePlateVDelta_loc_0_fu_282_reg[1] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[2]_0 (\zonePlateVDelta_loc_0_fu_282_reg[2] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[3]_0 (\zonePlateVDelta_loc_0_fu_282_reg[3] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[4]_0 (\zonePlateVDelta_loc_0_fu_282_reg[4] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[5]_0 (\zonePlateVDelta_loc_0_fu_282_reg[5] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[6]_0 (\zonePlateVDelta_loc_0_fu_282_reg[6] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[7]_0 (\zonePlateVDelta_loc_0_fu_282_reg[7] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[8]_0 (\zonePlateVDelta_loc_0_fu_282_reg[8] ),
        .\zonePlateVDelta_loc_0_fu_282_reg[9]_0 (\zonePlateVDelta_loc_0_fu_282_reg[9] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_i_4 (\zonePlateVDelta_reg[15]_i_4 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .CO(icmp_ln727_fu_368_p2),
        .D(\y_fu_96_reg[15] ),
        .Q(\boxVCoord_loc_0_fu_100_reg[15] ),
        .SS(SS),
        .\and_ln1918_reg_885_reg[0] (\and_ln1918_reg_885_reg[0] ),
        .\and_ln1918_reg_885_reg[0]_0 (\and_ln1918_reg_885_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2_0),
        .\ap_CS_fsm_reg[1]_1 (tpgForeground_U0_n_61),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] (\ap_phi_reg_pp0_iter2_pix_val_V_reg_352_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[0] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[1] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[2] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[3] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[4] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[5] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[6] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_13_reg_337_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] (\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_14_reg_322_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] (\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7] ),
        .\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 (\ap_phi_reg_pp0_iter3_pix_val_V_reg_352_reg[7]_0 ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_104_reg[15]_0 (\boxHCoord_loc_0_fu_104_reg[15] ),
        .\boxHCoord_reg[3]_0 (\boxHCoord_reg[3] ),
        .\boxHCoord_reg[7]_0 (\boxHCoord_reg[7] ),
        .boxRight_fu_598_p2_carry__2(boxRight_fu_598_p2_carry__2),
        .\boxVCoord_reg[3]_0 (\boxVCoord_reg[3] ),
        .cmp2_i322_fu_630_p2(cmp2_i322_fu_630_p2),
        .\hDir_reg[0] (\hDir_reg[0] ),
        .i__carry__0_i_4__1(i__carry__0_i_4__1),
        .i__carry__0_i_4__2(i__carry__0_i_4__2),
        .i__carry__1_i_4__1(i__carry__1_i_4__1),
        .i__carry__1_i_4__2(i__carry__1_i_4__2),
        .i__carry__2_i_4__1(i__carry__2_i_4__1),
        .i__carry__2_i_4__2(i__carry__2_i_4__2),
        .i__carry_i_4__3(i__carry_i_4__3),
        .i__carry_i_4__4(i__carry_i_4__4),
        .icmp_ln1844_fu_421_p2_carry__0_i_4(icmp_ln1844_fu_421_p2_carry__0_i_4),
        .icmp_ln1844_fu_421_p2_carry__0_i_6(icmp_ln1844_fu_421_p2_carry__0_i_6),
        .icmp_ln1844_fu_421_p2_carry_i_2(icmp_ln1844_fu_421_p2_carry_i_2),
        .icmp_ln1844_fu_421_p2_carry_i_4(icmp_ln1844_fu_421_p2_carry_i_4),
        .icmp_ln1849_fu_433_p2_carry__0(icmp_ln1849_fu_433_p2_carry__0),
        .icmp_ln1849_fu_433_p2_carry__0_0(icmp_ln1849_fu_433_p2_carry__0_0),
        .icmp_ln1856_fu_453_p2_carry__0_i_4(icmp_ln1856_fu_453_p2_carry__0_i_4),
        .icmp_ln1856_fu_453_p2_carry__0_i_6(icmp_ln518_fu_858_p2_carry__0_0),
        .icmp_ln1856_fu_453_p2_carry__0_i_6_0(icmp_ln1856_fu_453_p2_carry__0_i_6),
        .icmp_ln1856_fu_453_p2_carry_i_2(icmp_ln1856_fu_453_p2_carry_i_2),
        .icmp_ln1856_fu_453_p2_carry_i_4(icmp_ln1856_fu_453_p2_carry_i_4),
        .icmp_ln1861_fu_465_p2_carry__0(icmp_ln1861_fu_465_p2_carry__0),
        .icmp_ln1861_fu_465_p2_carry__0_0(icmp_ln1861_fu_465_p2_carry__0_0),
        .\icmp_ln1892_1_reg_929_reg[0] (\icmp_ln1892_1_reg_929_reg[0] ),
        .icmp_ln1918_1_fu_549_p2_carry__0(icmp_ln1918_1_fu_549_p2_carry__0),
        .icmp_ln1918_1_fu_549_p2_carry__0_0(icmp_ln1918_1_fu_549_p2_carry__0_0),
        .icmp_ln1918_fu_379_p2_carry__0_0(icmp_ln1918_fu_379_p2_carry__0),
        .icmp_ln1918_fu_379_p2_carry__0_1(icmp_ln1918_fu_379_p2_carry__0_0),
        .\icmp_ln1918_reg_526_reg[0]_0 (\icmp_ln1918_reg_526_reg[0] ),
        .\icmp_ln729_reg_853_reg[0] (\icmp_ln729_reg_853_reg[0] ),
        .\icmp_ln729_reg_853_reg[0]_0 (ap_condition_362),
        .\icmp_ln729_reg_853_reg[0]_1 (tpgForeground_U0_n_53),
        .\icmp_ln729_reg_853_reg[0]_2 (tpgForeground_U0_n_55),
        .\icmp_ln729_reg_853_reg[0]_3 (tpgForeground_U0_n_56),
        .\icmp_ln729_reg_853_reg[0]_4 (\icmp_ln729_reg_853_reg[0]_0 ),
        .\int_height_reg[14] (\int_height_reg[14] ),
        .\int_width_reg[14] (\int_width_reg[14] ),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(tpgForeground_U0_n_59),
        .internal_full_n_reg(tpgForeground_U0_n_58),
        .\mOutPtr_reg[0] (p_1_out),
        .\mOutPtr_reg[0]_0 (\ap_CS_fsm_reg[3] ),
        .\mOutPtr_reg[0]_1 (bckgndYUV_full_n),
        .\mOutPtr_reg[0]_2 (ap_enable_reg_pp0_iter16),
        .\mOutPtr_reg[1] (mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (internal_full_n_reg),
        .out(bckgndYUV_dout),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .start_once_reg_reg_0(start_once_reg_reg),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .trunc_ln729_reg_847_pp0_iter1_reg(trunc_ln729_reg_847_pp0_iter1_reg),
        .\vDir_reg[0] (\vDir_reg[0] ),
        .\x_fu_126_reg[14] (\x_fu_126_reg[14] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
