===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.5130 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0144 ( 20.6%)    4.0144 ( 25.9%)  FIR Parser
    8.7388 ( 44.7%)    6.0567 ( 39.0%)  'firrtl.circuit' Pipeline
    1.6492 (  8.4%)    0.8256 (  5.3%)    'firrtl.module' Pipeline
    1.4891 (  7.6%)    0.7464 (  4.8%)      CSE
    0.0010 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1561 (  0.8%)    0.0804 (  0.5%)      LowerCHIRRTL
    0.1485 (  0.8%)    0.1485 (  1.0%)    InferWidths
    0.7000 (  3.6%)    0.7000 (  4.5%)    InferResets
    0.0533 (  0.3%)    0.0533 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5602 (  2.9%)    0.5602 (  3.6%)    LowerFIRRTLTypes
    2.4987 ( 12.8%)    1.2523 (  8.1%)    'firrtl.module' Pipeline
    0.9352 (  4.8%)    0.4885 (  3.1%)      ExpandWhens
    1.5593 (  8.0%)    0.8034 (  5.2%)      Canonicalizer
    0.4024 (  2.1%)    0.4024 (  2.6%)    Inliner
    1.5468 (  7.9%)    1.5468 ( 10.0%)    IMConstProp
    0.0475 (  0.2%)    0.0475 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.2266 (  6.3%)    0.6146 (  4.0%)    'firrtl.module' Pipeline
    1.2242 (  6.3%)    0.6134 (  4.0%)      Canonicalizer
    0.9468 (  4.8%)    0.9468 (  6.1%)  LowerFIRRTLToHW
    0.2186 (  1.1%)    0.2186 (  1.4%)  HWMemSimImpl
    2.2598 ( 11.6%)    1.1304 (  7.3%)  'hw.module' Pipeline
    0.0649 (  0.3%)    0.0401 (  0.3%)    HWCleanup
    0.7427 (  3.8%)    0.3859 (  2.5%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.4311 (  7.3%)    0.7381 (  4.8%)    Canonicalizer
    0.0120 (  0.1%)    0.0068 (  0.0%)    HWLegalizeModules
    0.4009 (  2.1%)    0.4009 (  2.6%)  HWLegalizeNames
    0.4082 (  2.1%)    0.2043 (  1.3%)  'hw.module' Pipeline
    0.4048 (  2.1%)    0.2025 (  1.3%)    PrettifyVerilog
    2.5292 ( 13.0%)    2.5292 ( 16.3%)  ExportVerilog emission
    0.0073 (  0.0%)    0.0073 (  0.0%)  Rest
   19.5284 (100.0%)   15.5130 (100.0%)  Total

{
  totalTime: 15.55,
  maxMemory: 904245248
}
