\hypertarget{union__hw__adc__clms}{}\section{\+\_\+hw\+\_\+adc\+\_\+clms Union Reference}
\label{union__hw__adc__clms}\index{\+\_\+hw\+\_\+adc\+\_\+clms@{\+\_\+hw\+\_\+adc\+\_\+clms}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+MS -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__clms_1_1__hw__adc__clms__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clms\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__clms_a9311289df6bbc2240219a6245ddc69d6}{}\label{union__hw__adc__clms_a9311289df6bbc2240219a6245ddc69d6}

\item 
struct \hyperlink{struct__hw__adc__clms_1_1__hw__adc__clms__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clms\+::\+\_\+hw\+\_\+adc\+\_\+clms\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__clms_a53cb4a89751f5589edb0f1ff76232b8e}{}\label{union__hw__adc__clms_a53cb4a89751f5589edb0f1ff76232b8e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+MS -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW) 

Reset value\+: 0x00000020U

For more information, see C\+L\+MD register description. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
