// Seed: 459468573
module module_0 ();
  reg id_1;
  always id_1 <= 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    output wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18,
    output tri id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    output supply0 id_23,
    input supply1 id_24
);
  assign id_5 = id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
