WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1301531 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1301531 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21712240 heartbeat IPC: 0.4606 cumulative IPC: 0.245 (Simulation time: 00 hr 01 min 36 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 20410711 cumulative IPC: 0.245 (Simulation time: 00 hr 01 min 36 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 20410711 cumulative IPC: 0.245 (Simulation time: 00 hr 01 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_205B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.245 instructions: 5000003 cycles: 20410711
CPU 0 Branch Prediction Accuracy: 95.53% MPKI: 10.11 Average ROB Occupancy at Mispredict: 63.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0718
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0.0012
BRANCH_RETURN: 0.0018

LLC TOTAL        ACCESS:     345662 HIT:     163462 MISS:     182200
LLC LOAD         ACCESS:     228474 HIT:      62720 MISS:     165754
LLC RFO          ACCESS:      21510 HIT:       6506 MISS:      15004
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      93209 HIT:      93207 MISS:          2
LLC TRANSLATION  ACCESS:       2469 HIT:       1029 MISS:       1440
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 810.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1072467 HIT:    1004762 MISS:      67705
cpu0_DTLB LOAD         ACCESS:    1072467 HIT:    1004762 MISS:      67705
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.65 cycles
cpu0_ITLB TOTAL        ACCESS:        353 HIT:        353 MISS:          0
cpu0_ITLB LOAD         ACCESS:        353 HIT:        353 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1239213 HIT:     583063 MISS:     656150
cpu0_L1D LOAD         ACCESS:     935701 HIT:     369357 MISS:     566344
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     297685 HIT:     211997 MISS:      85688
cpu0_L1D TRANSLATION  ACCESS:       5827 HIT:       1709 MISS:       4118
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 229.8 cycles
cpu0_L1I TOTAL        ACCESS:        422 HIT:        342 MISS:         80
cpu0_L1I LOAD         ACCESS:        422 HIT:        342 MISS:         80
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 241 cycles
cpu0_L2C TOTAL        ACCESS:     426704 HIT:     174241 MISS:     252463
cpu0_L2C LOAD         ACCESS:     270568 HIT:      42094 MISS:     228474
cpu0_L2C RFO          ACCESS:      26934 HIT:       5422 MISS:      21512
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     125154 HIT:     125146 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:       4048 HIT:       1579 MISS:       2469
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 605.8 cycles
cpu0_STLB TOTAL        ACCESS:      37881 HIT:      32079 MISS:       5802
cpu0_STLB LOAD         ACCESS:      37881 HIT:      32079 MISS:       5802
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 416.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61288
  ROW_BUFFER_MISS:     120757
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4257
  FULL:      56550
