module clk_wiz_0(clk_out1, reset, locked, clk_in1)
;
  output clk_out1;
  input reset;
  output locked;
  input clk_in1;
endmodule