#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d401d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d40360 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d375a0 .functor NOT 1, L_0x1d6e850, C4<0>, C4<0>, C4<0>;
L_0x1d6e5b0 .functor XOR 1, L_0x1d6e450, L_0x1d6e510, C4<0>, C4<0>;
L_0x1d6e740 .functor XOR 1, L_0x1d6e5b0, L_0x1d6e670, C4<0>, C4<0>;
v0x1d6bd90_0 .net *"_ivl_10", 0 0, L_0x1d6e670;  1 drivers
v0x1d6be90_0 .net *"_ivl_12", 0 0, L_0x1d6e740;  1 drivers
v0x1d6bf70_0 .net *"_ivl_2", 0 0, L_0x1d6e3b0;  1 drivers
v0x1d6c030_0 .net *"_ivl_4", 0 0, L_0x1d6e450;  1 drivers
v0x1d6c110_0 .net *"_ivl_6", 0 0, L_0x1d6e510;  1 drivers
v0x1d6c240_0 .net *"_ivl_8", 0 0, L_0x1d6e5b0;  1 drivers
v0x1d6c320_0 .var "clk", 0 0;
v0x1d6c3c0_0 .net "f_dut", 0 0, L_0x1d6e250;  1 drivers
v0x1d6c460_0 .net "f_ref", 0 0, L_0x1d6d5d0;  1 drivers
v0x1d6c590_0 .var/2u "stats1", 159 0;
v0x1d6c630_0 .var/2u "strobe", 0 0;
v0x1d6c6d0_0 .net "tb_match", 0 0, L_0x1d6e850;  1 drivers
v0x1d6c790_0 .net "tb_mismatch", 0 0, L_0x1d375a0;  1 drivers
v0x1d6c850_0 .net "wavedrom_enable", 0 0, v0x1d6a9a0_0;  1 drivers
v0x1d6c8f0_0 .net "wavedrom_title", 511 0, v0x1d6aa60_0;  1 drivers
v0x1d6c9c0_0 .net "x1", 0 0, v0x1d6ab20_0;  1 drivers
v0x1d6ca60_0 .net "x2", 0 0, v0x1d6abc0_0;  1 drivers
v0x1d6cc10_0 .net "x3", 0 0, v0x1d6acb0_0;  1 drivers
L_0x1d6e3b0 .concat [ 1 0 0 0], L_0x1d6d5d0;
L_0x1d6e450 .concat [ 1 0 0 0], L_0x1d6d5d0;
L_0x1d6e510 .concat [ 1 0 0 0], L_0x1d6e250;
L_0x1d6e670 .concat [ 1 0 0 0], L_0x1d6d5d0;
L_0x1d6e850 .cmp/eeq 1, L_0x1d6e3b0, L_0x1d6e740;
S_0x1d404f0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1d40360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1d2ce70 .functor NOT 1, v0x1d6acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d40c10 .functor AND 1, L_0x1d2ce70, v0x1d6abc0_0, C4<1>, C4<1>;
L_0x1d37610 .functor NOT 1, v0x1d6ab20_0, C4<0>, C4<0>, C4<0>;
L_0x1d6ceb0 .functor AND 1, L_0x1d40c10, L_0x1d37610, C4<1>, C4<1>;
L_0x1d6cf80 .functor NOT 1, v0x1d6acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6cff0 .functor AND 1, L_0x1d6cf80, v0x1d6abc0_0, C4<1>, C4<1>;
L_0x1d6d0a0 .functor AND 1, L_0x1d6cff0, v0x1d6ab20_0, C4<1>, C4<1>;
L_0x1d6d160 .functor OR 1, L_0x1d6ceb0, L_0x1d6d0a0, C4<0>, C4<0>;
L_0x1d6d2c0 .functor NOT 1, v0x1d6abc0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6d330 .functor AND 1, v0x1d6acb0_0, L_0x1d6d2c0, C4<1>, C4<1>;
L_0x1d6d450 .functor AND 1, L_0x1d6d330, v0x1d6ab20_0, C4<1>, C4<1>;
L_0x1d6d4c0 .functor OR 1, L_0x1d6d160, L_0x1d6d450, C4<0>, C4<0>;
L_0x1d6d640 .functor AND 1, v0x1d6acb0_0, v0x1d6abc0_0, C4<1>, C4<1>;
L_0x1d6d6b0 .functor AND 1, L_0x1d6d640, v0x1d6ab20_0, C4<1>, C4<1>;
L_0x1d6d5d0 .functor OR 1, L_0x1d6d4c0, L_0x1d6d6b0, C4<0>, C4<0>;
v0x1d37810_0 .net *"_ivl_0", 0 0, L_0x1d2ce70;  1 drivers
v0x1d378b0_0 .net *"_ivl_10", 0 0, L_0x1d6cff0;  1 drivers
v0x1d2cee0_0 .net *"_ivl_12", 0 0, L_0x1d6d0a0;  1 drivers
v0x1d69300_0 .net *"_ivl_14", 0 0, L_0x1d6d160;  1 drivers
v0x1d693e0_0 .net *"_ivl_16", 0 0, L_0x1d6d2c0;  1 drivers
v0x1d69510_0 .net *"_ivl_18", 0 0, L_0x1d6d330;  1 drivers
v0x1d695f0_0 .net *"_ivl_2", 0 0, L_0x1d40c10;  1 drivers
v0x1d696d0_0 .net *"_ivl_20", 0 0, L_0x1d6d450;  1 drivers
v0x1d697b0_0 .net *"_ivl_22", 0 0, L_0x1d6d4c0;  1 drivers
v0x1d69920_0 .net *"_ivl_24", 0 0, L_0x1d6d640;  1 drivers
v0x1d69a00_0 .net *"_ivl_26", 0 0, L_0x1d6d6b0;  1 drivers
v0x1d69ae0_0 .net *"_ivl_4", 0 0, L_0x1d37610;  1 drivers
v0x1d69bc0_0 .net *"_ivl_6", 0 0, L_0x1d6ceb0;  1 drivers
v0x1d69ca0_0 .net *"_ivl_8", 0 0, L_0x1d6cf80;  1 drivers
v0x1d69d80_0 .net "f", 0 0, L_0x1d6d5d0;  alias, 1 drivers
v0x1d69e40_0 .net "x1", 0 0, v0x1d6ab20_0;  alias, 1 drivers
v0x1d69f00_0 .net "x2", 0 0, v0x1d6abc0_0;  alias, 1 drivers
v0x1d69fc0_0 .net "x3", 0 0, v0x1d6acb0_0;  alias, 1 drivers
S_0x1d6a100 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1d40360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1d6a8e0_0 .net "clk", 0 0, v0x1d6c320_0;  1 drivers
v0x1d6a9a0_0 .var "wavedrom_enable", 0 0;
v0x1d6aa60_0 .var "wavedrom_title", 511 0;
v0x1d6ab20_0 .var "x1", 0 0;
v0x1d6abc0_0 .var "x2", 0 0;
v0x1d6acb0_0 .var "x3", 0 0;
E_0x1d3b0b0/0 .event negedge, v0x1d6a8e0_0;
E_0x1d3b0b0/1 .event posedge, v0x1d6a8e0_0;
E_0x1d3b0b0 .event/or E_0x1d3b0b0/0, E_0x1d3b0b0/1;
E_0x1d3ae70 .event negedge, v0x1d6a8e0_0;
E_0x1d269f0 .event posedge, v0x1d6a8e0_0;
S_0x1d6a3e0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1d6a100;
 .timescale -12 -12;
v0x1d6a5e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d6a6e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1d6a100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d6adb0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1d40360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1d6d8e0 .functor NOT 1, v0x1d6acb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6da60 .functor AND 1, L_0x1d6d8e0, v0x1d6abc0_0, C4<1>, C4<1>;
L_0x1d6dc50 .functor AND 1, L_0x1d6da60, v0x1d6ab20_0, C4<1>, C4<1>;
L_0x1d6de20 .functor AND 1, v0x1d6acb0_0, v0x1d6ab20_0, C4<1>, C4<1>;
L_0x1d6dec0 .functor OR 1, L_0x1d6dc50, L_0x1d6de20, C4<0>, C4<0>;
L_0x1d6dfd0 .functor AND 1, v0x1d6acb0_0, v0x1d6abc0_0, C4<1>, C4<1>;
L_0x1d6e080 .functor NOT 1, v0x1d6ab20_0, C4<0>, C4<0>, C4<0>;
L_0x1d6e0f0 .functor AND 1, L_0x1d6dfd0, L_0x1d6e080, C4<1>, C4<1>;
L_0x1d6e250 .functor OR 1, L_0x1d6dec0, L_0x1d6e0f0, C4<0>, C4<0>;
v0x1d6afc0_0 .net *"_ivl_0", 0 0, L_0x1d6d8e0;  1 drivers
v0x1d6b0a0_0 .net *"_ivl_10", 0 0, L_0x1d6dfd0;  1 drivers
v0x1d6b180_0 .net *"_ivl_12", 0 0, L_0x1d6e080;  1 drivers
v0x1d6b270_0 .net *"_ivl_14", 0 0, L_0x1d6e0f0;  1 drivers
v0x1d6b350_0 .net *"_ivl_2", 0 0, L_0x1d6da60;  1 drivers
v0x1d6b480_0 .net *"_ivl_4", 0 0, L_0x1d6dc50;  1 drivers
v0x1d6b560_0 .net *"_ivl_6", 0 0, L_0x1d6de20;  1 drivers
v0x1d6b640_0 .net *"_ivl_8", 0 0, L_0x1d6dec0;  1 drivers
v0x1d6b720_0 .net "f", 0 0, L_0x1d6e250;  alias, 1 drivers
v0x1d6b870_0 .net "x1", 0 0, v0x1d6ab20_0;  alias, 1 drivers
v0x1d6b910_0 .net "x2", 0 0, v0x1d6abc0_0;  alias, 1 drivers
v0x1d6ba00_0 .net "x3", 0 0, v0x1d6acb0_0;  alias, 1 drivers
S_0x1d6bb70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1d40360;
 .timescale -12 -12;
E_0x1d3b300 .event anyedge, v0x1d6c630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d6c630_0;
    %nor/r;
    %assign/vec4 v0x1d6c630_0, 0;
    %wait E_0x1d3b300;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d6a100;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d6ab20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6abc0_0, 0;
    %assign/vec4 v0x1d6acb0_0, 0;
    %wait E_0x1d3ae70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d269f0;
    %load/vec4 v0x1d6acb0_0;
    %load/vec4 v0x1d6abc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d6ab20_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d6ab20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6abc0_0, 0;
    %assign/vec4 v0x1d6acb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d3ae70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d6a6e0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d3b0b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d6ab20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d6abc0_0, 0;
    %assign/vec4 v0x1d6acb0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d40360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6c630_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d40360;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d6c320_0;
    %inv;
    %store/vec4 v0x1d6c320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d40360;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d6a8e0_0, v0x1d6c790_0, v0x1d6cc10_0, v0x1d6ca60_0, v0x1d6c9c0_0, v0x1d6c460_0, v0x1d6c3c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d40360;
T_7 ;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d40360;
T_8 ;
    %wait E_0x1d3b0b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6c590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6c590_0, 4, 32;
    %load/vec4 v0x1d6c6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6c590_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6c590_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6c590_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d6c460_0;
    %load/vec4 v0x1d6c460_0;
    %load/vec4 v0x1d6c3c0_0;
    %xor;
    %load/vec4 v0x1d6c460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6c590_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d6c590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6c590_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/truthtable1/iter5/response0/top_module.sv";
