
*** Running vivado
    with args -log Array_Input.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Array_Input.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Array_Input.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/utils_1/imports/synth_1/TOP_OBC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/utils_1/imports/synth_1/TOP_OBC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Array_Input -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47228
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9339] data object 'B_sum' is already declared [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:40]
INFO: [Synth 8-6826] previous declaration of 'B_sum' is from here [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:33]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'B_sum' is ignored [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2900.039 ; gain = 337.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Array_Input' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LUT' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000001000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000001000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SA' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000001000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000001000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SA' (0#1) [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (0#1) [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'A0' does not match port width (1) of module 'LUT' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:135]
INFO: [Synth 8-6157] synthesizing module 'LUT__parameterized0' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000001000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000001000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SA__parameterized0' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv:3]
	Parameter DATA_WIDTH_A bound to: 32'sb00000000000000000000000000001000 
	Parameter DATA_WIDTH_B bound to: 32'sb00000000000000000000000000001000 
	Parameter M bound to: 1 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SA__parameterized0' (0#1) [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LUT__parameterized0' (0#1) [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'A0' does not match port width (1) of module 'LUT' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:149]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 2 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 2 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 2 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 4 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:104]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:105]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:106]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'Array_Input' (0#1) [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:1]
WARNING: [Synth 8-6014] Unused sequential element aim_m_reg was removed.  [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'Anot1_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:99]
WARNING: [Synth 8-3936] Found unconnected internal register 'Anot2_reg' and it is trimmed from '8' to '1' bits. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:100]
WARNING: [Synth 8-87] always_comb on 'final_out_reg[0]' did not result in combinational logic [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:121]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:49]
WARNING: [Synth 8-7129] Port t[7] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[3] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[2] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[1] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[0] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[7] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[3] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[2] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[1] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[0] in module LUT is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2992.402 ; gain = 430.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.297 ; gain = 448.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3010.297 ; gain = 448.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3010.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_p]'. [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Array_Input_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Array_Input_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3133.859 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__3. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__4. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ADD__5. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ALSHIFT. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ARSHIFT. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_ARSHIFT__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__3. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__4. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_BSEL__5. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__3. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__4. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__5. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__6. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_INV__7. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_SUB. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_SUB__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_XOR. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_XOR__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_XOR__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_XOR__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for RTL_XOR__3. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for final_out_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \final_out_reg[0] . (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 . (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 . (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t0_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t0_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t2_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for t_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for totaloffset_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for totaloffset_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i__3. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out0_i__4. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out_i__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /LUT_out_i__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg0_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg0_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg1_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg1_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst1 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out0_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out0_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out0_i__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out0_i__2. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /LUT_out_i__1. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg0_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg0_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg1_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg1_i__0. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_i. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
Applied set_property USE_DSP = no for \gen_cols[0].LUT_inst2 /SA/C_reg_reg. (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
WARNING: set_property USE_DSP could not find object (constraint file  C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/constrs_1/new/DA_OBC.xdc, line 25).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/utils_1/imports/synth_1/TOP_OBC.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'final_out_reg[0]' [C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   7 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   7 Input   10 Bit       Adders := 1     
	   5 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port t[7] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[3] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[2] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[1] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[0] in module LUT__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[7] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[6] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[5] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[4] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[3] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[2] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[1] in module LUT is either unconnected or has no load
WARNING: [Synth 8-7129] Port t[0] in module LUT is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3133.859 ; gain = 571.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3574.199 ; gain = 1012.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3574.504 ; gain = 1012.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3593.582 ; gain = 1031.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    22|
|3     |LUT2   |    14|
|4     |LUT3   |   105|
|5     |LUT4   |    63|
|6     |LUT5   |    22|
|7     |LUT6   |    47|
|8     |MUXF7  |     2|
|9     |FDCE   |    26|
|10    |LD     |     8|
|11    |IBUF   |   124|
|12    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3605.273 ; gain = 919.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.273 ; gain = 1043.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3617.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3642.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 124 instances
  LD => LDCE: 8 instances

Synth Design complete, checksum: eed375ef
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 74 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3642.523 ; gain = 2225.293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Boyang/Desktop/CNN/m2_CNN_N_8_bit/DA_OBC.runs/synth_1/Array_Input.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Array_Input_utilization_synth.rpt -pb Array_Input_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 03:13:16 2025...
