{"Vijay Sundararajan": [0, ["Marsh: min-area retiming with setup and hold constraints", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1999.810609", "iccad", 1999]], "Sachin S. Sapatnekar": [0, ["Marsh: min-area retiming with setup and hold constraints", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1999.810609", "iccad", 1999], ["An integrated algorithm for combined placement and libraryless technology mapping", ["Yanbin Jiang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810630", "iccad", 1999], ["Timing-driven partitioning for two-phase domino and mixed static/domino implementations", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810631", "iccad", 1999]], "Keshab K. Parhi": [0, ["Marsh: min-area retiming with setup and hold constraints", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1999.810609", "iccad", 1999]], "Robert M. Fuhrer": [0, ["OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1999.810610", "iccad", 1999]], "Steven M. Nowick": [0, ["OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1999.810610", "iccad", 1999]], "Kei-Yong Khoo": [0, ["Bit-level arithmetic optimization for carry-save additions", ["Kei-Yong Khoo", "Zhan Yu", "Alan N. Willson Jr."], "https://doi.org/10.1109/ICCAD.1999.810611", "iccad", 1999], ["An implicit connection graph maze routing algorithm for ECO routing", ["Jason Cong", "Jie Fang", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.1999.810642", "iccad", 1999]], "Zhan Yu": [0.00011104214354418218, ["Bit-level arithmetic optimization for carry-save additions", ["Kei-Yong Khoo", "Zhan Yu", "Alan N. Willson Jr."], "https://doi.org/10.1109/ICCAD.1999.810611", "iccad", 1999]], "Alan N. Willson Jr.": [0, ["Bit-level arithmetic optimization for carry-save additions", ["Kei-Yong Khoo", "Zhan Yu", "Alan N. Willson Jr."], "https://doi.org/10.1109/ICCAD.1999.810611", "iccad", 1999]], "Hussein Etawil": [0, ["Attractor-repeller approach for global placement", ["Hussein Etawil", "Shawki Areibi", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.1999.810613", "iccad", 1999]], "Shawki Areibi": [0, ["Attractor-repeller approach for global placement", ["Hussein Etawil", "Shawki Areibi", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.1999.810613", "iccad", 1999]], "Anthony Vannelli": [0, ["Attractor-repeller approach for global placement", ["Hussein Etawil", "Shawki Areibi", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.1999.810613", "iccad", 1999]], "Ingmar Neumann": [0, ["Cell replication and redundancy elimination during placement for cycle time optimization", ["Ingmar Neumann", "Dominik Stoffel", "Hendrik Hartje", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1999.810614", "iccad", 1999]], "Dominik Stoffel": [0, ["Cell replication and redundancy elimination during placement for cycle time optimization", ["Ingmar Neumann", "Dominik Stoffel", "Hendrik Hartje", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1999.810614", "iccad", 1999]], "Hendrik Hartje": [0, ["Cell replication and redundancy elimination during placement for cycle time optimization", ["Ingmar Neumann", "Dominik Stoffel", "Hendrik Hartje", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1999.810614", "iccad", 1999]], "Wolfgang Kunz": [0, ["Cell replication and redundancy elimination during placement for cycle time optimization", ["Ingmar Neumann", "Dominik Stoffel", "Hendrik Hartje", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1999.810614", "iccad", 1999]], "Jinan Lou": [0, ["Concurrent logic restructuring and placement for timing closure", ["Jinan Lou", "Wei Chen", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1999.810615", "iccad", 1999]], "Wei Chen": [0, ["Concurrent logic restructuring and placement for timing closure", ["Jinan Lou", "Wei Chen", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1999.810615", "iccad", 1999]], "Massoud Pedram": [0, ["Concurrent logic restructuring and placement for timing closure", ["Jinan Lou", "Wei Chen", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1999.810615", "iccad", 1999], ["LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay", ["Peyman Rezvani", "Amir H. Ajami", "Massoud Pedram", "Hamid Savoj"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810704", "iccad", 1999]], "Aiguo Xie": [0, ["Implicit enumeration of strongly connected components", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.1999.810617", "iccad", 1999]], "Peter A. Beerel": [0, ["Implicit enumeration of strongly connected components", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.1999.810617", "iccad", 1999]], "In-Ho Moon": [0.8532150834798813, ["Least fixpoint approximations for reachability analysis", ["In-Ho Moon", "James H. Kukula", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810618", "iccad", 1999]], "James H. Kukula": [0, ["Least fixpoint approximations for reachability analysis", ["In-Ho Moon", "James H. Kukula", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810618", "iccad", 1999]], "Thomas R. Shiple": [0, ["Least fixpoint approximations for reachability analysis", ["In-Ho Moon", "James H. Kukula", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810618", "iccad", 1999]], "Fabio Somenzi": [0, ["Least fixpoint approximations for reachability analysis", ["In-Ho Moon", "James H. Kukula", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810618", "iccad", 1999], ["Lazy group sifting for efficient symbolic state traversal of FSMs", ["Hiroyuki Higuchi", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810619", "iccad", 1999]], "Hiroyuki Higuchi": [0, ["Lazy group sifting for efficient symbolic state traversal of FSMs", ["Hiroyuki Higuchi", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810619", "iccad", 1999]], "Wolfgang Gunther": [0, ["Efficient manipulation algorithms for linearly transformed BDDs", ["Wolfgang Gunther", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.1999.810620", "iccad", 1999]], "Rolf Drechsler": [0, ["Efficient manipulation algorithms for linearly transformed BDDs", ["Wolfgang Gunther", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.1999.810620", "iccad", 1999]], "Amit Mehrotra": [0, ["Noise analysis of non-autonomous radio frequency circuits", ["Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810621", "iccad", 1999]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Noise analysis of non-autonomous radio frequency circuits", ["Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810621", "iccad", 1999], ["A methodology for correct-by-construction latency insensitive design", ["Luca P. Carloni", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810667", "iccad", 1999]], "Mark M. Gourary": [0, ["New methods for speeding up computation of Newton updates in harmonic balance", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1109/ICCAD.1999.810622", "iccad", 1999]], "Sergey L. Ulyanov": [0, ["New methods for speeding up computation of Newton updates in harmonic balance", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1109/ICCAD.1999.810622", "iccad", 1999]], "Michael M. Zharov": [0, ["New methods for speeding up computation of Newton updates in harmonic balance", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1109/ICCAD.1999.810622", "iccad", 1999]], "Sergey G. Rusakov": [0, ["New methods for speeding up computation of Newton updates in harmonic balance", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1109/ICCAD.1999.810622", "iccad", 1999]], "Maria del Mar Hershenson": [0, ["Design and optimization of LC oscillators", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", "iccad", 1999]], "Ali Hajimiri": [0, ["Design and optimization of LC oscillators", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", "iccad", 1999]], "Sunderarajan S. Mohan": [0, ["Design and optimization of LC oscillators", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", "iccad", 1999]], "Stephen P. Boyd": [0, ["Design and optimization of LC oscillators", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", "iccad", 1999]], "Thomas H. Lee": [6.507566360780537e-11, ["Design and optimization of LC oscillators", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", "iccad", 1999]], "Alper Demir": [0, ["Modeling and simulation of the interference due to digital switching in mixed-signal ICs", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1999.810624", "iccad", 1999]], "Peter Feldmann": [0, ["Modeling and simulation of the interference due to digital switching in mixed-signal ICs", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1999.810624", "iccad", 1999]], "Chunhong Chen": [0, ["Provably good algorithm for low power consumption with dual supply voltages", ["Chunhong Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1999.810625", "iccad", 1999]], "Majid Sarrafzadeh": [0, ["Provably good algorithm for low power consumption with dual supply voltages", ["Chunhong Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1999.810625", "iccad", 1999]], "Khurram Muhammad": [0, ["A novel design methodology for high performance and low power digital filters", ["Khurram Muhammad", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1999.810626", "iccad", 1999]], "Kaushik Roy": [0, ["A novel design methodology for high performance and low power digital filters", ["Khurram Muhammad", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1999.810626", "iccad", 1999]], "Shanq-Jang Ruan": [0, ["A bipartition-codec architecture to reduce power in pipelined circuits", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", "iccad", 1999]], "Rung-Ji Shang": [0, ["A bipartition-codec architecture to reduce power in pipelined circuits", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", "iccad", 1999]], "Feipei Lai": [0, ["A bipartition-codec architecture to reduce power in pipelined circuits", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", "iccad", 1999]], "Shyh-Jong Chen": [0, ["A bipartition-codec architecture to reduce power in pipelined circuits", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", "iccad", 1999]], "Xian-Jun Huang": [0, ["A bipartition-codec architecture to reduce power in pipelined circuits", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", "iccad", 1999]], "Tatjana Serdar": [0, ["AKORD: transistor level and mixed transistor/gate level placement tool for digital data paths", ["Tatjana Serdar", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1999.810628", "iccad", 1999]], "Carl Sechen": [0, ["AKORD: transistor level and mixed transistor/gate level placement tool for digital data paths", ["Tatjana Serdar", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1999.810628", "iccad", 1999]], "Serkan Askar": [0, ["Analytical approach to custom datapath design", ["Serkan Askar", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1999.810629", "iccad", 1999]], "Maciej J. Ciesielski": [0, ["Analytical approach to custom datapath design", ["Serkan Askar", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1999.810629", "iccad", 1999]], "Yanbin Jiang": [0, ["An integrated algorithm for combined placement and libraryless technology mapping", ["Yanbin Jiang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810630", "iccad", 1999]], "Min Zhao": [0, ["Timing-driven partitioning for two-phase domino and mixed static/domino implementations", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810631", "iccad", 1999]], "Ki-Wook Kim": [0.9571953415870667, ["Implication graph based domino logic synthesis", ["Ki-Wook Kim", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810632", "iccad", 1999]], "C. L. Liu": [0, ["Implication graph based domino logic synthesis", ["Ki-Wook Kim", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810632", "iccad", 1999], ["Optimal allocation of carry-save-adders in arithmetic optimization", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1999.810685", "iccad", 1999]], "Sung-Mo Kang": [0.8804953843355179, ["Implication graph based domino logic synthesis", ["Ki-Wook Kim", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810632", "iccad", 1999], ["An efficient method for hot-spot identification in ULSI circuits", ["Yi-Kan Cheng", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810635", "iccad", 1999]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Synthesis for multiple input wires replacement of a gate for wiring consideration", ["Shih-Chieh Chang", "Jung-Cheng Chuang", "Zhong-Zhen Wu"], "https://doi.org/10.1109/ICCAD.1999.810633", "iccad", 1999]], "Jung-Cheng Chuang": [0, ["Synthesis for multiple input wires replacement of a gate for wiring consideration", ["Shih-Chieh Chang", "Jung-Cheng Chuang", "Zhong-Zhen Wu"], "https://doi.org/10.1109/ICCAD.1999.810633", "iccad", 1999]], "Zhong-Zhen Wu": [1.2899613831534457e-12, ["Synthesis for multiple input wires replacement of a gate for wiring consideration", ["Shih-Chieh Chang", "Jung-Cheng Chuang", "Zhong-Zhen Wu"], "https://doi.org/10.1109/ICCAD.1999.810633", "iccad", 1999]], "Tuyen V. Nguyen": [0, ["Transient sensitivity computation for transistor level analysis and tuning", ["Tuyen V. Nguyen", "Peter OBrien", "David W. Winston"], "https://doi.org/10.1109/ICCAD.1999.810634", "iccad", 1999], ["SOI technology and tools (abstract)", ["Sani R. Nassif", "Tuyen V. Nguyen"], "http://portal.acm.org/citation.cfm?id=339492.340058", "iccad", 1999]], "Peter OBrien": [0, ["Transient sensitivity computation for transistor level analysis and tuning", ["Tuyen V. Nguyen", "Peter OBrien", "David W. Winston"], "https://doi.org/10.1109/ICCAD.1999.810634", "iccad", 1999]], "David W. Winston": [0, ["Transient sensitivity computation for transistor level analysis and tuning", ["Tuyen V. Nguyen", "Peter OBrien", "David W. Winston"], "https://doi.org/10.1109/ICCAD.1999.810634", "iccad", 1999]], "Yi-Kan Cheng": [0, ["An efficient method for hot-spot identification in ULSI circuits", ["Yi-Kan Cheng", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810635", "iccad", 1999]], "Anil Samavedam": [0, ["A scalable substrate noise coupling model for mixed-signal ICs", ["Anil Samavedam", "Kartikeya Mayaram", "Terri S. Fiez"], "https://doi.org/10.1109/ICCAD.1999.810636", "iccad", 1999]], "Kartikeya Mayaram": [0, ["A scalable substrate noise coupling model for mixed-signal ICs", ["Anil Samavedam", "Kartikeya Mayaram", "Terri S. Fiez"], "https://doi.org/10.1109/ICCAD.1999.810636", "iccad", 1999]], "Terri S. Fiez": [0, ["A scalable substrate noise coupling model for mixed-signal ICs", ["Anil Samavedam", "Kartikeya Mayaram", "Terri S. Fiez"], "https://doi.org/10.1109/ICCAD.1999.810636", "iccad", 1999]], "Pinhong Chen": [0, ["Towards true crosstalk noise analysis", ["Pinhong Chen", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1999.810637", "iccad", 1999]], "Kurt Keutzer": [0, ["Towards true crosstalk noise analysis", ["Pinhong Chen", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1999.810637", "iccad", 1999]], "Paul Tafertshofer": [0, ["SAT based ATPG using fast justification and propagation in the implication graph", ["Paul Tafertshofer", "Andreas Ganz"], "https://doi.org/10.1109/ICCAD.1999.810638", "iccad", 1999]], "Andreas Ganz": [0, ["SAT based ATPG using fast justification and propagation in the implication graph", ["Paul Tafertshofer", "Andreas Ganz"], "https://doi.org/10.1109/ICCAD.1999.810638", "iccad", 1999]], "Xijiang Lin": [0, ["Techniques for improving the efficiency of sequential circuit test generation", ["Xijiang Lin", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810639", "iccad", 1999]], "Irith Pomeranz": [0, ["Techniques for improving the efficiency of sequential circuit test generation", ["Xijiang Lin", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810639", "iccad", 1999], ["An approach for improving the levels of compaction achieved by vector omission", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810694", "iccad", 1999]], "Sudhakar M. Reddy": [0, ["Techniques for improving the efficiency of sequential circuit test generation", ["Xijiang Lin", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810639", "iccad", 1999], ["An approach for improving the levels of compaction achieved by vector omission", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810694", "iccad", 1999]], "Fatih Kocan": [0, ["Concurrent D-algorithm on reconfigurable hardware", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1999.810640", "iccad", 1999]], "Daniel G. Saab": [0, ["Concurrent D-algorithm on reconfigurable hardware", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1999.810640", "iccad", 1999]], "Ion I. Mandoiu": [0, ["A new heuristic for rectilinear Steiner trees", ["Ion I. Mandoiu", "Vijay V. Vazirani", "Joseph L. Ganley"], "https://doi.org/10.1109/ICCAD.1999.810641", "iccad", 1999]], "Vijay V. Vazirani": [0, ["A new heuristic for rectilinear Steiner trees", ["Ion I. Mandoiu", "Vijay V. Vazirani", "Joseph L. Ganley"], "https://doi.org/10.1109/ICCAD.1999.810641", "iccad", 1999]], "Joseph L. Ganley": [0, ["A new heuristic for rectilinear Steiner trees", ["Ion I. Mandoiu", "Vijay V. Vazirani", "Joseph L. Ganley"], "https://doi.org/10.1109/ICCAD.1999.810641", "iccad", 1999]], "Jason Cong": [0, ["An implicit connection graph maze routing algorithm for ECO routing", ["Jason Cong", "Jie Fang", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.1999.810642", "iccad", 1999], ["Buffer block planning for interconnect-driven floorplanning", ["Jason Cong", "Tianming Kong", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1999.810675", "iccad", 1999]], "Jie Fang": [0, ["An implicit connection graph maze routing algorithm for ECO routing", ["Jason Cong", "Jie Fang", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.1999.810642", "iccad", 1999]], "Yu Chen": [0, ["The associative-skew clock routing problem", ["Yu Chen", "Andrew B. Kahng", "Gang Qu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.1999.810643", "iccad", 1999]], "Andrew B. Kahng": [8.938514595158153e-09, ["The associative-skew clock routing problem", ["Yu Chen", "Andrew B. Kahng", "Gang Qu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.1999.810643", "iccad", 1999], ["Copy detection for intellectual property protection of VLSI designs", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", "iccad", 1999]], "Gang Qu": [0, ["The associative-skew clock routing problem", ["Yu Chen", "Andrew B. Kahng", "Gang Qu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.1999.810643", "iccad", 1999], ["Power minimization using system-level partitioning of applications with quality of service requirements", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810672", "iccad", 1999]], "Alexander Zelikovsky": [0, ["The associative-skew clock routing problem", ["Yu Chen", "Andrew B. Kahng", "Gang Qu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.1999.810643", "iccad", 1999]], "Shantanu Dutt": [0, ["Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays", ["Shantanu Dutt", "Vimalvel Shanmugavel", "Steven Trimberger"], "https://doi.org/10.1109/ICCAD.1999.810644", "iccad", 1999]], "Vimalvel Shanmugavel": [0, ["Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays", ["Shantanu Dutt", "Vimalvel Shanmugavel", "Steven Trimberger"], "https://doi.org/10.1109/ICCAD.1999.810644", "iccad", 1999]], "Steven Trimberger": [0, ["Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays", ["Shantanu Dutt", "Vimalvel Shanmugavel", "Steven Trimberger"], "https://doi.org/10.1109/ICCAD.1999.810644", "iccad", 1999]], "David S. Kung": [2.552527564314566e-10, ["Optimal P/N width ratio selection for standard cell libraries", ["David S. Kung", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.1999.810645", "iccad", 1999]], "Ruchir Puri": [0, ["Optimal P/N width ratio selection for standard cell libraries", ["David S. Kung", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.1999.810645", "iccad", 1999]], "Rajeev Murgai": [0, ["Performance optimization under rise and fall parameters", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.1999.810646", "iccad", 1999], ["On the global fanout optimization problem", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.1999.810703", "iccad", 1999]], "Yutaka Tamiya": [0, ["Performance optimization using separator sets", ["Yutaka Tamiya"], "https://doi.org/10.1109/ICCAD.1999.810647", "iccad", 1999]], "Martin Charles Golumbic": [0, ["Factoring logic functions using graph partitioning", ["Martin Charles Golumbic", "Aviad Mintz"], "https://doi.org/10.1109/ICCAD.1999.810648", "iccad", 1999]], "Aviad Mintz": [0, ["Factoring logic functions using graph partitioning", ["Martin Charles Golumbic", "Aviad Mintz"], "https://doi.org/10.1109/ICCAD.1999.810648", "iccad", 1999]], "Bernard N. Sheehan": [0, ["TICER: realizable reduction of extracted RC circuits", ["Bernard N. Sheehan"], "https://doi.org/10.1109/ICCAD.1999.810649", "iccad", 1999]], "Anirudh Devgan": [0, ["Realizable reduction for RC interconnect circuits", ["Anirudh Devgan", "Peter R. OBrien"], "https://doi.org/10.1109/ICCAD.1999.810650", "iccad", 1999], ["Is wire tapering worthwhile?", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1109/ICCAD.1999.810689", "iccad", 1999]], "Peter R. OBrien": [0, ["Realizable reduction for RC interconnect circuits", ["Anirudh Devgan", "Peter R. OBrien"], "https://doi.org/10.1109/ICCAD.1999.810650", "iccad", 1999]], "Xiaodong Yang": [2.8858707423751184e-07, ["RLC interconnect delay estimation via moments of amplitude and phase response", ["Xiaodong Yang", "Walter H. Ku", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1999.810651", "iccad", 1999]], "Walter H. Ku": [1.262624510153798e-11, ["RLC interconnect delay estimation via moments of amplitude and phase response", ["Xiaodong Yang", "Walter H. Ku", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1999.810651", "iccad", 1999]], "Chung-Kuan Cheng": [0, ["RLC interconnect delay estimation via moments of amplitude and phase response", ["Xiaodong Yang", "Walter H. Ku", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1999.810651", "iccad", 1999]], "Altan Odabasioglu": [0, ["Practical considerations for passive reduction of RLC circuits", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810652", "iccad", 1999]], "Mustafa Celik": [0, ["Practical considerations for passive reduction of RLC circuits", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810652", "iccad", 1999]], "Lawrence T. Pileggi": [0, ["Practical considerations for passive reduction of RLC circuits", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810652", "iccad", 1999], ["Electromagnetic parasitic extraction via a multipole method with hierarchical refinement", ["Michael W. Beattie", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810690", "iccad", 1999]], "Ellen Sentovich": [0, ["Formal verification meets simulation (tutorial abstract)", ["Ellen Sentovich", "David L. Dill", "Serdar Tasiran"], "http://portal.acm.org/citation.cfm?id=339492.339640", "iccad", 1999]], "David L. Dill": [0, ["Formal verification meets simulation (tutorial abstract)", ["Ellen Sentovich", "David L. Dill", "Serdar Tasiran"], "http://portal.acm.org/citation.cfm?id=339492.339640", "iccad", 1999]], "Serdar Tasiran": [0, ["Formal verification meets simulation (tutorial abstract)", ["Ellen Sentovich", "David L. Dill", "Serdar Tasiran"], "http://portal.acm.org/citation.cfm?id=339492.339640", "iccad", 1999]], "Mattan Kamon": [0, ["Interconnect parasitic extraction in the digital IC design methodology", ["Mattan Kamon", "Steve McCormick", "Ken Sheperd"], "https://doi.org/10.1109/ICCAD.1999.810653", "iccad", 1999]], "Steve McCormick": [0, ["Interconnect parasitic extraction in the digital IC design methodology", ["Mattan Kamon", "Steve McCormick", "Ken Sheperd"], "https://doi.org/10.1109/ICCAD.1999.810653", "iccad", 1999]], "Ken Sheperd": [0, ["Interconnect parasitic extraction in the digital IC design methodology", ["Mattan Kamon", "Steve McCormick", "Ken Sheperd"], "https://doi.org/10.1109/ICCAD.1999.810653", "iccad", 1999]], "Christoph Albrecht": [0, ["Cycle time and slack optimization for VLSI-chips", ["Christoph Albrecht", "Bernhard Korte", "Jurgen Schietke", "Jens Vygen"], "https://doi.org/10.1109/ICCAD.1999.810654", "iccad", 1999]], "Bernhard Korte": [0, ["Cycle time and slack optimization for VLSI-chips", ["Christoph Albrecht", "Bernhard Korte", "Jurgen Schietke", "Jens Vygen"], "https://doi.org/10.1109/ICCAD.1999.810654", "iccad", 1999]], "Jurgen Schietke": [0, ["Cycle time and slack optimization for VLSI-chips", ["Christoph Albrecht", "Bernhard Korte", "Jurgen Schietke", "Jens Vygen"], "https://doi.org/10.1109/ICCAD.1999.810654", "iccad", 1999]], "Jens Vygen": [0, ["Cycle time and slack optimization for VLSI-chips", ["Christoph Albrecht", "Bernhard Korte", "Jurgen Schietke", "Jens Vygen"], "https://doi.org/10.1109/ICCAD.1999.810654", "iccad", 1999]], "Ivan S. Kourtev": [0, ["Clock skew scheduling for improved reliability via quadratic programming", ["Ivan S. Kourtev", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1999.810655", "iccad", 1999]], "Eby G. Friedman": [0, ["Clock skew scheduling for improved reliability via quadratic programming", ["Ivan S. Kourtev", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1999.810655", "iccad", 1999], ["Repeater insertion in tree structured inductive interconnect", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1109/ICCAD.1999.810687", "iccad", 1999]], "Chandramouli Visweswariah": [0, ["Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation", ["Chandramouli Visweswariah", "Andrew R. Conn"], "https://doi.org/10.1109/ICCAD.1999.810656", "iccad", 1999]], "Andrew R. Conn": [0, ["Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation", ["Chandramouli Visweswariah", "Andrew R. Conn"], "https://doi.org/10.1109/ICCAD.1999.810656", "iccad", 1999]], "Rainer Leupers": [0, ["Function inlining under code size constraints for embedded processors", ["Rainer Leupers", "Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1999.810657", "iccad", 1999]], "Peter Marwedel": [0, ["Function inlining under code size constraints for embedded processors", ["Rainer Leupers", "Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1999.810657", "iccad", 1999]], "Daniel Benyamin": [0, ["Function unit specialization through code analysis", ["Daniel Benyamin", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1999.810658", "iccad", 1999]], "William H. Mangione-Smith": [0, ["Function unit specialization through code analysis", ["Daniel Benyamin", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1999.810658", "iccad", 1999]], "Margarida F. Jacome": [0, ["Lower bound on latency for VLIW ASIP datapaths", ["Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1109/ICCAD.1999.810659", "iccad", 1999]], "Gustavo de Veciana": [0, ["Lower bound on latency for VLIW ASIP datapaths", ["Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1109/ICCAD.1999.810659", "iccad", 1999]], "Tony Givargis": [0, ["Interface and cache power exploration for core-based embedded system design", ["Tony Givargis", "Jorg Henkel", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.1999.810660", "iccad", 1999]], "Jorg Henkel": [0, ["Interface and cache power exploration for core-based embedded system design", ["Tony Givargis", "Jorg Henkel", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.1999.810660", "iccad", 1999]], "Frank Vahid": [0, ["Interface and cache power exploration for core-based embedded system design", ["Tony Givargis", "Jorg Henkel", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.1999.810660", "iccad", 1999]], "Eui-Young Chung": [0.9973008036613464, ["Dynamic power management using adaptive learning tree", ["Eui-Young Chung", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1999.810661", "iccad", 1999]], "Luca Benini": [0, ["Dynamic power management using adaptive learning tree", ["Eui-Young Chung", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1999.810661", "iccad", 1999]], "Giovanni De Micheli": [0, ["Dynamic power management using adaptive learning tree", ["Eui-Young Chung", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1999.810661", "iccad", 1999]], "Giuseppe Bernacchia": [0, ["Analytical macromodeling for high-level power estimation", ["Giuseppe Bernacchia", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1999.810662", "iccad", 1999]], "Marios C. Papaefthymiou": [0, ["Analytical macromodeling for high-level power estimation", ["Giuseppe Bernacchia", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1999.810662", "iccad", 1999]], "Alessandro Bogliolo": [0, ["Parameterized RTL power models for combinational soft macros", ["Alessandro Bogliolo", "Roberto Corgnati", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.1999.810663", "iccad", 1999]], "Roberto Corgnati": [0, ["Parameterized RTL power models for combinational soft macros", ["Alessandro Bogliolo", "Roberto Corgnati", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.1999.810663", "iccad", 1999]], "Enrico Macii": [0, ["Parameterized RTL power models for combinational soft macros", ["Alessandro Bogliolo", "Roberto Corgnati", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.1999.810663", "iccad", 1999]], "Massimo Poncino": [0, ["Parameterized RTL power models for combinational soft macros", ["Alessandro Bogliolo", "Roberto Corgnati", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.1999.810663", "iccad", 1999]], "Arani Sinha": [0, ["Validation and test generation for oscillatory noise in VLSI interconnects", ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1999.810664", "iccad", 1999]], "Sandeep K. Gupta": [0, ["Validation and test generation for oscillatory noise in VLSI interconnects", ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1999.810664", "iccad", 1999]], "Melvin A. Breuer": [0, ["Validation and test generation for oscillatory noise in VLSI interconnects", ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1999.810664", "iccad", 1999]], "Michael Cuviello": [0, ["Fault modeling and simulation for crosstalk in system-on-chip interconnects", ["Michael Cuviello", "Sujit Dey", "Xiaoliang Bai", "Yi Zhao"], "https://doi.org/10.1109/ICCAD.1999.810665", "iccad", 1999]], "Sujit Dey": [0, ["Fault modeling and simulation for crosstalk in system-on-chip interconnects", ["Michael Cuviello", "Sujit Dey", "Xiaoliang Bai", "Yi Zhao"], "https://doi.org/10.1109/ICCAD.1999.810665", "iccad", 1999], ["Fast performance analysis of bus-based system-on-chip communication architectures", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.1999.810712", "iccad", 1999]], "Xiaoliang Bai": [2.285456929094912e-14, ["Fault modeling and simulation for crosstalk in system-on-chip interconnects", ["Michael Cuviello", "Sujit Dey", "Xiaoliang Bai", "Yi Zhao"], "https://doi.org/10.1109/ICCAD.1999.810665", "iccad", 1999]], "Yi Zhao": [0, ["Fault modeling and simulation for crosstalk in system-on-chip interconnects", ["Michael Cuviello", "Sujit Dey", "Xiaoliang Bai", "Yi Zhao"], "https://doi.org/10.1109/ICCAD.1999.810665", "iccad", 1999]], "Alfred V. Gomes": [0, ["Robust optimization based backtrace method for analog circuits", ["Alfred V. Gomes", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810666", "iccad", 1999]], "Abhijit Chatterjee": [0, ["Robust optimization based backtrace method for analog circuits", ["Alfred V. Gomes", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810666", "iccad", 1999], ["Efficient diagnosis of path delay faults in digital logic circuits", ["Pankaj Pant", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810696", "iccad", 1999]], "Luca P. Carloni": [0, ["A methodology for correct-by-construction latency insensitive design", ["Luca P. Carloni", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810667", "iccad", 1999]], "Kenneth L. McMillan": [0, ["A methodology for correct-by-construction latency insensitive design", ["Luca P. Carloni", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810667", "iccad", 1999], ["Probabilistic state space search", ["Andreas Kuehlmann", "Kenneth L. McMillan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810713", "iccad", 1999]], "Alexander Saldanha": [0, ["A methodology for correct-by-construction latency insensitive design", ["Luca P. Carloni", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810667", "iccad", 1999], ["Functional timing optimization", ["Alexander Saldanha"], "https://doi.org/10.1109/ICCAD.1999.810708", "iccad", 1999]], "Hiroshi Saito": [0, ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", "iccad", 1999]], "Alex Kondratyev": [0, ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", "iccad", 1999]], "Jordi Cortadella": [0, ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", "iccad", 1999], ["Synthesis of asynchronous control circuits with automatically generated relative timing assumptions", ["Jordi Cortadella", "Michael Kishinevsky", "Steven M. Burns", "Ken S. Stevens"], "https://doi.org/10.1109/ICCAD.1999.810669", "iccad", 1999]], "Luciano Lavagno": [0, ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", "iccad", 1999]], "Alexandre Yakovlev": [0, ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", "iccad", 1999]], "Michael Kishinevsky": [0, ["Synthesis of asynchronous control circuits with automatically generated relative timing assumptions", ["Jordi Cortadella", "Michael Kishinevsky", "Steven M. Burns", "Ken S. Stevens"], "https://doi.org/10.1109/ICCAD.1999.810669", "iccad", 1999]], "Steven M. Burns": [0, ["Synthesis of asynchronous control circuits with automatically generated relative timing assumptions", ["Jordi Cortadella", "Michael Kishinevsky", "Steven M. Burns", "Ken S. Stevens"], "https://doi.org/10.1109/ICCAD.1999.810669", "iccad", 1999]], "Ken S. Stevens": [0, ["Synthesis of asynchronous control circuits with automatically generated relative timing assumptions", ["Jordi Cortadella", "Michael Kishinevsky", "Steven M. Burns", "Ken S. Stevens"], "https://doi.org/10.1109/ICCAD.1999.810669", "iccad", 1999]], "Sung Tae Jung": [0.9364148378372192, ["Direct synthesis of timed asynchronous circuits", ["Sung Tae Jung", "Chris J. Myers"], "https://doi.org/10.1109/ICCAD.1999.810670", "iccad", 1999]], "Chris J. Myers": [0, ["Direct synthesis of timed asynchronous circuits", ["Sung Tae Jung", "Chris J. Myers"], "https://doi.org/10.1109/ICCAD.1999.810670", "iccad", 1999]], "David L. Rhodes": [0, ["Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication", ["David L. Rhodes", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1999.810671", "iccad", 1999]], "Wayne H. Wolf": [0, ["Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication", ["David L. Rhodes", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1999.810671", "iccad", 1999]], "Miodrag Potkonjak": [0, ["Power minimization using system-level partitioning of applications with quality of service requirements", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810672", "iccad", 1999], ["Throughput optimization of general non-linear computations", ["Inki Hong", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1109/ICCAD.1999.810684", "iccad", 1999], ["Localized watermarking: methodology and application to operation scheduling", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810717", "iccad", 1999], ["Copy detection for intellectual property protection of VLSI designs", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", "iccad", 1999]], "Felice Balarin": [0, ["Worst-case analysis of discrete systems", ["Felice Balarin"], "https://doi.org/10.1109/ICCAD.1999.810673", "iccad", 1999], ["Synchronous equivalence for embedded systems: a tool for design exploration", ["Harry Hsieh", "Felice Balarin"], "https://doi.org/10.1109/ICCAD.1999.810702", "iccad", 1999]], "Hung-Ming Chen": [0, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999]], "Hai Zhou": [0, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999]], "Fung Yu Young": [0, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999]], "D. F. Wong": [0, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999], ["A graph theoretic optimal algorithm for schedule compression in time-multiplexed FPGA partitioning", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1999.810683", "iccad", 1999], ["Advances in transistor timing, simulation, and optimization (tutorial abstract)", ["Jacob White", "Jacob Avidan", "Ibrahim Abe M. Elfadel", "D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10003", "iccad", 1999]], "Hannah Honghua Yang": [2.344481409011223e-08, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999]], "Naveed A. Sherwani": [0, ["Integrated floorplanning and interconnect planning", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", "iccad", 1999]], "Tianming Kong": [2.1774163722065865e-10, ["Buffer block planning for interconnect-driven floorplanning", ["Jason Cong", "Tianming Kong", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1999.810675", "iccad", 1999]], "David Zhigang Pan": [0, ["Buffer block planning for interconnect-driven floorplanning", ["Jason Cong", "Tianming Kong", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1999.810675", "iccad", 1999]], "Mango Chia-Tso Chao": [0, ["A clustering- and probability-based approach for time-multiplexed FPGA partitioning", ["Mango Chia-Tso Chao", "Guang-Ming Wu", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810676", "iccad", 1999]], "Guang-Ming Wu": [2.401542857910499e-07, ["A clustering- and probability-based approach for time-multiplexed FPGA partitioning", ["Mango Chia-Tso Chao", "Guang-Ming Wu", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810676", "iccad", 1999]], "Iris Hui-Ru Jiang": [0, ["A clustering- and probability-based approach for time-multiplexed FPGA partitioning", ["Mango Chia-Tso Chao", "Guang-Ming Wu", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810676", "iccad", 1999], ["Optimum loading dispersion for high-speed tree-type decision circuitry", ["Jie-Hong Roland Jiang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1109/ICCAD.1999.810705", "iccad", 1999]], "Yao-Wen Chang": [4.2530515109717726e-08, ["A clustering- and probability-based approach for time-multiplexed FPGA partitioning", ["Mango Chia-Tso Chao", "Guang-Ming Wu", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810676", "iccad", 1999]], "Janet Meiling Wang": [5.2691266063872866e-12, ["The Chebyshev expansion based passive model for distributed interconnect networks", ["Janet Meiling Wang", "Ernest S. Kuh", "Qingjian Yu"], "https://doi.org/10.1109/ICCAD.1999.810677", "iccad", 1999]], "Ernest S. Kuh": [0, ["The Chebyshev expansion based passive model for distributed interconnect networks", ["Janet Meiling Wang", "Ernest S. Kuh", "Qingjian Yu"], "https://doi.org/10.1109/ICCAD.1999.810677", "iccad", 1999]], "Qingjian Yu": [9.821787751596728e-13, ["The Chebyshev expansion based passive model for distributed interconnect networks", ["Janet Meiling Wang", "Ernest S. Kuh", "Qingjian Yu"], "https://doi.org/10.1109/ICCAD.1999.810677", "iccad", 1999]], "Emad Gad": [0, ["Model reduction for DC solution of large nonlinear circuits", ["Emad Gad", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1999.810678", "iccad", 1999]], "Michel S. Nakhla": [0, ["Model reduction for DC solution of large nonlinear circuits", ["Emad Gad", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1999.810678", "iccad", 1999]], "Jing-Rebecca Li": [0, ["Efficient model reduction of interconnect via approximate system gramians", ["Jing-Rebecca Li", "Jacob White"], "https://doi.org/10.1109/ICCAD.1999.810679", "iccad", 1999]], "Jacob White": [0, ["Efficient model reduction of interconnect via approximate system gramians", ["Jing-Rebecca Li", "Jacob White"], "https://doi.org/10.1109/ICCAD.1999.810679", "iccad", 1999], ["Path toward future CAD environments for MEMS (tutorial abstract)", ["Jacob White", "Gary K. Fedder", "Tamal Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10018", "iccad", 1999], ["Advances in transistor timing, simulation, and optimization (tutorial abstract)", ["Jacob White", "Jacob Avidan", "Ibrahim Abe M. Elfadel", "D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10003", "iccad", 1999]], "Srivaths Ravi": [0, ["A framework for testing core-based systems-on-a-chip", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810680", "iccad", 1999]], "Ganesh Lakshminarayana": [0, ["A framework for testing core-based systems-on-a-chip", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810680", "iccad", 1999], ["Memory binding for performance optimization of control-flow intensive behaviors", ["Kamal S. Khouri", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810698", "iccad", 1999]], "Niraj K. Jha": [0, ["A framework for testing core-based systems-on-a-chip", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810680", "iccad", 1999], ["Memory binding for performance optimization of control-flow intensive behaviors", ["Kamal S. Khouri", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810698", "iccad", 1999]], "Krishnendu Chakrabarty": [0, ["Test scheduling for core-based systems", ["Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.1999.810681", "iccad", 1999]], "Qiushuang Zhang": [0, ["Partial BIST insertion to eliminate data correlation", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.1999.810682", "iccad", 1999]], "Ian G. Harris": [0, ["Partial BIST insertion to eliminate data correlation", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.1999.810682", "iccad", 1999]], "Huiqun Liu": [0, ["A graph theoretic optimal algorithm for schedule compression in time-multiplexed FPGA partitioning", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1999.810683", "iccad", 1999]], "Inki Hong": [0.9229426383972168, ["Throughput optimization of general non-linear computations", ["Inki Hong", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1109/ICCAD.1999.810684", "iccad", 1999]], "Lisa M. Guerra": [0, ["Throughput optimization of general non-linear computations", ["Inki Hong", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1109/ICCAD.1999.810684", "iccad", 1999]], "Junhyung Um": [0.9867995083332062, ["Optimal allocation of carry-save-adders in arithmetic optimization", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1999.810685", "iccad", 1999]], "Taewhan Kim": [1, ["Optimal allocation of carry-save-adders in arithmetic optimization", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1999.810685", "iccad", 1999]], "Soha Hassoun": [0, ["Regularity extraction via clan-based structural circuit decomposition", ["Soha Hassoun", "Carolyn McCreary"], "https://doi.org/10.1109/ICCAD.1999.810686", "iccad", 1999]], "Carolyn McCreary": [0, ["Regularity extraction via clan-based structural circuit decomposition", ["Soha Hassoun", "Carolyn McCreary"], "https://doi.org/10.1109/ICCAD.1999.810686", "iccad", 1999]], "Yehea I. Ismail": [0, ["Repeater insertion in tree structured inductive interconnect", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1109/ICCAD.1999.810687", "iccad", 1999]], "Jose Luis Neves": [0, ["Repeater insertion in tree structured inductive interconnect", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1109/ICCAD.1999.810687", "iccad", 1999]], "Ron Ho": [0, ["Interconnect scaling implications for CAD", ["Ron Ho", "Ken Mai", "Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810688", "iccad", 1999]], "Ken Mai": [0, ["Interconnect scaling implications for CAD", ["Ron Ho", "Ken Mai", "Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810688", "iccad", 1999]], "Hema Kapadia": [0, ["Interconnect scaling implications for CAD", ["Ron Ho", "Ken Mai", "Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810688", "iccad", 1999]], "Mark Horowitz": [0, ["Interconnect scaling implications for CAD", ["Ron Ho", "Ken Mai", "Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810688", "iccad", 1999], ["Improving coverage analysis and test generation for large designs", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810714", "iccad", 1999]], "Charles J. Alpert": [0, ["Is wire tapering worthwhile?", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1109/ICCAD.1999.810689", "iccad", 1999]], "Stephen T. Quay": [0, ["Is wire tapering worthwhile?", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1109/ICCAD.1999.810689", "iccad", 1999]], "Michael W. Beattie": [0, ["Electromagnetic parasitic extraction via a multipole method with hierarchical refinement", ["Michael W. Beattie", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810690", "iccad", 1999]], "A. J. Dammers": [0, ["Virtual screening: a step towards a sparse partial inductance matrix", ["A. J. Dammers", "N. P. van der Meijs"], "https://doi.org/10.1109/ICCAD.1999.810691", "iccad", 1999]], "N. P. van der Meijs": [0, ["Virtual screening: a step towards a sparse partial inductance matrix", ["A. J. Dammers", "N. P. van der Meijs"], "https://doi.org/10.1109/ICCAD.1999.810691", "iccad", 1999]], "Junfeng Wang": [0.00013482506255968474, ["A wide frequency range surface integral formulation for 3-D RLC extraction", ["Junfeng Wang", "Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1999.810692", "iccad", 1999]], "Johannes Tausch": [0, ["A wide frequency range surface integral formulation for 3-D RLC extraction", ["Junfeng Wang", "Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1999.810692", "iccad", 1999]], "Jacob K. White": [0, ["A wide frequency range surface integral formulation for 3-D RLC extraction", ["Junfeng Wang", "Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1999.810692", "iccad", 1999]], "Sani R. Nassif": [0, ["SOI technology and tools (abstract)", ["Sani R. Nassif", "Tuyen V. Nguyen"], "http://portal.acm.org/citation.cfm?id=339492.340058", "iccad", 1999]], "Rolf Ernst": [0, ["System level design and debug of high-performance embedded media systems (tutorial)", ["Rolf Ernst", "Kees A. Vissers", "Pieter van der Wolf", "Gert-Jan van Rootselaar"], "http://portal.acm.org/citation.cfm?id=339492.340059", "iccad", 1999], ["Improved interconnect sharing by identity operation insertion", ["Dirk Herrmann", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.1999.810699", "iccad", 1999], ["FunState - an internal design representation for codesign", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", "iccad", 1999]], "Kees A. Vissers": [0, ["System level design and debug of high-performance embedded media systems (tutorial)", ["Rolf Ernst", "Kees A. Vissers", "Pieter van der Wolf", "Gert-Jan van Rootselaar"], "http://portal.acm.org/citation.cfm?id=339492.340059", "iccad", 1999]], "Pieter van der Wolf": [0, ["System level design and debug of high-performance embedded media systems (tutorial)", ["Rolf Ernst", "Kees A. Vissers", "Pieter van der Wolf", "Gert-Jan van Rootselaar"], "http://portal.acm.org/citation.cfm?id=339492.340059", "iccad", 1999]], "Gert-Jan van Rootselaar": [0, ["System level design and debug of high-performance embedded media systems (tutorial)", ["Rolf Ernst", "Kees A. Vissers", "Pieter van der Wolf", "Gert-Jan van Rootselaar"], "http://portal.acm.org/citation.cfm?id=339492.340059", "iccad", 1999]], "Bapiraju Vinnakota": [0, ["Deep submicron defect detection with the energy consumption ratio", ["Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.1999.810695", "iccad", 1999]], "Pankaj Pant": [0, ["Efficient diagnosis of path delay faults in digital logic circuits", ["Pankaj Pant", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810696", "iccad", 1999]], "Preeti Ranjan Panda": [0, ["Memory bank customization and assignment in behavioral synthesis", ["Preeti Ranjan Panda"], "https://doi.org/10.1109/ICCAD.1999.810697", "iccad", 1999]], "Kamal S. Khouri": [0, ["Memory binding for performance optimization of control-flow intensive behaviors", ["Kamal S. Khouri", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810698", "iccad", 1999]], "Dirk Herrmann": [0, ["Improved interconnect sharing by identity operation insertion", ["Dirk Herrmann", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.1999.810699", "iccad", 1999]], "Thomas A. Henzinger": [0, ["Formal specification and verification of a dataflow processor array", ["Thomas A. Henzinger", "Xiaojun Liu", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.1999.810700", "iccad", 1999]], "Xiaojun Liu": [0, ["Formal specification and verification of a dataflow processor array", ["Thomas A. Henzinger", "Xiaojun Liu", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.1999.810700", "iccad", 1999]], "Shaz Qadeer": [0, ["Formal specification and verification of a dataflow processor array", ["Thomas A. Henzinger", "Xiaojun Liu", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.1999.810700", "iccad", 1999]], "Sriram K. Rajamani": [0, ["Formal specification and verification of a dataflow processor array", ["Thomas A. Henzinger", "Xiaojun Liu", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.1999.810700", "iccad", 1999]], "Dragos Lungeanu": [0, ["Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization", ["Dragos Lungeanu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.1999.810701", "iccad", 1999]], "C.-J. Richard Shi": [0, ["Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization", ["Dragos Lungeanu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.1999.810701", "iccad", 1999]], "Harry Hsieh": [0, ["Synchronous equivalence for embedded systems: a tool for design exploration", ["Harry Hsieh", "Felice Balarin"], "https://doi.org/10.1109/ICCAD.1999.810702", "iccad", 1999]], "Peyman Rezvani": [0, ["LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay", ["Peyman Rezvani", "Amir H. Ajami", "Massoud Pedram", "Hamid Savoj"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810704", "iccad", 1999]], "Amir H. Ajami": [0, ["LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay", ["Peyman Rezvani", "Amir H. Ajami", "Massoud Pedram", "Hamid Savoj"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810704", "iccad", 1999]], "Hamid Savoj": [0, ["LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay", ["Peyman Rezvani", "Amir H. Ajami", "Massoud Pedram", "Hamid Savoj"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.810704", "iccad", 1999]], "Jie-Hong Roland Jiang": [0, ["Optimum loading dispersion for high-speed tree-type decision circuitry", ["Jie-Hong Roland Jiang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1109/ICCAD.1999.810705", "iccad", 1999]], "Clayton B. McDonald": [0, ["Symbolic functional and timing verification of transistor-level circuits", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1999.810706", "iccad", 1999]], "Randal E. Bryant": [0, ["Symbolic functional and timing verification of transistor-level circuits", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1999.810706", "iccad", 1999]], "Kenneth L. Shepard": [0, ["Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1109/ICCAD.1999.810707", "iccad", 1999]], "Dae-Jin Kim": [0.9337885081768036, ["Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1109/ICCAD.1999.810707", "iccad", 1999]], "Yuji Kukimoto": [0, ["Timing-safe false path removal for combinational modules", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810709", "iccad", 1999]], "Robert K. Brayton": [0, ["Timing-safe false path removal for combinational modules", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810709", "iccad", 1999], ["Probabilistic state space search", ["Andreas Kuehlmann", "Kenneth L. McMillan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810713", "iccad", 1999]], "Rachid Helaihel": [0, ["JMTP: an architecture for exploiting concurrency in embedded Java applications with real-time considerations", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1999.810710", "iccad", 1999]], "Kunle Olukotun": [0, ["JMTP: an architecture for exploiting concurrency in embedded Java applications with real-time considerations", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1999.810710", "iccad", 1999]], "Lothar Thiele": [0, ["FunState - an internal design representation for codesign", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", "iccad", 1999]], "Karsten Strehl": [0, ["FunState - an internal design representation for codesign", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", "iccad", 1999]], "Dirk Ziegenbein": [0, ["FunState - an internal design representation for codesign", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", "iccad", 1999]], "Jurgen Teich": [0, ["FunState - an internal design representation for codesign", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", "iccad", 1999]], "Kanishka Lahiri": [0, ["Fast performance analysis of bus-based system-on-chip communication architectures", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.1999.810712", "iccad", 1999]], "Anand Raghunathan": [0, ["Fast performance analysis of bus-based system-on-chip communication architectures", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.1999.810712", "iccad", 1999]], "Andreas Kuehlmann": [0, ["Probabilistic state space search", ["Andreas Kuehlmann", "Kenneth L. McMillan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810713", "iccad", 1999]], "Jules P. Bergmann": [0, ["Improving coverage analysis and test generation for large designs", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810714", "iccad", 1999]], "Jun Yuan": [0, ["Modeling design constraints and biasing in simulation using BDDs", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", "iccad", 1999]], "Kurt Shultz": [0, ["Modeling design constraints and biasing in simulation using BDDs", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", "iccad", 1999]], "Carl Pixley": [0, ["Modeling design constraints and biasing in simulation using BDDs", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", "iccad", 1999]], "Hillel Miller": [0, ["Modeling design constraints and biasing in simulation using BDDs", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", "iccad", 1999]], "Adnan Aziz": [0, ["Modeling design constraints and biasing in simulation using BDDs", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", "iccad", 1999]], "Edoardo Charbon": [0, ["Copyright protection of designs based on multi source IPs", ["Edoardo Charbon", "Ilhami Torunoglu"], "https://doi.org/10.1109/ICCAD.1999.810716", "iccad", 1999]], "Ilhami Torunoglu": [0, ["Copyright protection of designs based on multi source IPs", ["Edoardo Charbon", "Ilhami Torunoglu"], "https://doi.org/10.1109/ICCAD.1999.810716", "iccad", 1999]], "Darko Kirovski": [0, ["Localized watermarking: methodology and application to operation scheduling", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810717", "iccad", 1999], ["Copy detection for intellectual property protection of VLSI designs", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", "iccad", 1999]], "Stefanus Mantik": [0, ["Copy detection for intellectual property protection of VLSI designs", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", "iccad", 1999]], "Jennifer L. Wong": [0, ["Copy detection for intellectual property protection of VLSI designs", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", "iccad", 1999]], "Gary K. Fedder": [0, ["Path toward future CAD environments for MEMS (tutorial abstract)", ["Jacob White", "Gary K. Fedder", "Tamal Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10018", "iccad", 1999]], "Tamal Mukherjee": [0, ["Path toward future CAD environments for MEMS (tutorial abstract)", ["Jacob White", "Gary K. Fedder", "Tamal Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10018", "iccad", 1999]], "Nikil D. Dutt": [0, ["Design of a set-top box system on a chip (abstract)", ["Nikil D. Dutt", "Eric M. Foster"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000", "iccad", 1999], ["On the rapid prototyping and design of a wireless communication system on a chip (abstract)", ["Nikil D. Dutt", "Brian Kelley"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002", "iccad", 1999]], "Eric M. Foster": [0, ["Design of a set-top box system on a chip (abstract)", ["Nikil D. Dutt", "Eric M. Foster"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000", "iccad", 1999]], "Brian Kelley": [0, ["On the rapid prototyping and design of a wireless communication system on a chip (abstract)", ["Nikil D. Dutt", "Brian Kelley"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002", "iccad", 1999]], "Jacob Avidan": [0, ["Advances in transistor timing, simulation, and optimization (tutorial abstract)", ["Jacob White", "Jacob Avidan", "Ibrahim Abe M. Elfadel", "D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10003", "iccad", 1999]], "Ibrahim Abe M. Elfadel": [0, ["Advances in transistor timing, simulation, and optimization (tutorial abstract)", ["Jacob White", "Jacob Avidan", "Ibrahim Abe M. Elfadel", "D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10003", "iccad", 1999]], "Reinaldo A. Bergamaschi": [0, ["Embedded Java: techniques and applications (tutorial abstract)", ["Reinaldo A. Bergamaschi", "Brian M. Barry", "John Duimovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10006", "iccad", 1999]], "Brian M. Barry": [0, ["Embedded Java: techniques and applications (tutorial abstract)", ["Reinaldo A. Bergamaschi", "Brian M. Barry", "John Duimovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10006", "iccad", 1999]], "John Duimovich": [0, ["Embedded Java: techniques and applications (tutorial abstract)", ["Reinaldo A. Bergamaschi", "Brian M. Barry", "John Duimovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10006", "iccad", 1999]]}