Instruction Memory: tests/stall_rs_fwd_rt/build/app.hex
No input data buffer
No output buffer
Running userlogic for maximum of 1000 cycles
VCD info: dumpfile tests/stall_rs_fwd_rt/streamwave.vcd opened for output.
Userlogic ran for 16 cycles
status register = 1
test register = 1
