[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54620RGYT production of TEXAS INSTRUMENTS from the text:PHPVIN\nGNDBOOT\nVSENSE\nCOMPTPS54620\nEN\nRT/CLKSS/TR\nExposed\nThermal\nPadCss RrtR3\nC1Cboot\nCoLo\nR1\nR2Cin\nC2VINVIN\nVOUT\nPWRGD\nCopyright © 2016, Texas Instruments Incorporated\n100\n95\n90\n85\n80\n75\n70\n65\n60\n55\n50Efficiency□-□%\n0 1 2 3 4 5 6\nLoad□Current□- A8□V\n12□V 17□V\nVOUT =□3.3□V\nFsw□=□480□kHz\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017\nTPS54620 4.5-Vto17-VInput, 6-A,Synchronous, Step-Down SWIFT ™Converter\n11Features\n1•Integrated 26mΩand19mΩMOSFETs\n•Split Power Rail: 1.6Vto17VonPVIN\n•200-kHz to1.6-MHz Switching Frequency\n•Synchronizes toExternal Clock\n•0.8V±1%Voltage Reference Overtemperature\n•Low 2-µAShutdown Quiescent Current\n•Monotonic Start-Up intoPrebiased Outputs\n•–40°Cto150°COperating Junction Temperature\nRange\n•Adjustable Slow Start andPower Sequencing\n•Power Good Output Monitor forUndervoltage and\nOvervoltage\n•Adjustable Input Undervoltage Lockout\n•ForSWIFT ™Documentation, Visit\nhttp://www.ti.com/swift\n•Create aCustom Design Using theTPS54620\nWith theWEBENCH Power Designer\n2Applications\n•High Density Distributed Power Systems\n•High Performance Point ofLoad Regulation\n•Broadband, Networking andOptical\nCommunications Infrastructure3Description\nThe TPS54620 inthermally enhanced 3.50 mm ×\n3.50 mm QFN package isafullfeatured 17-V, 6-A,\nsynchronous, step-down converter which isoptimized\nfor small designs through high efficiency and\nintegrating the high-side and low-side MOSFETs.\nFurther space savings areachieved through current\nmode control, which reduces component count, and\nbyselecting ahigh switching frequency, reducing the\nfootprint oftheinductor.\nThe output voltage start-up ramp iscontrolled bythe\nSS/TR pinwhich allows operation aseither astand-\nalone power supply orintracking situations. Power\nsequencing isalso possible bycorrectly configuring\ntheenable andtheopen-drain power good pins.\nCycle-by-cycle current limiting onthehigh-side FET\nprotects the device inoverload situations and is\nenhanced byalow-side sourcing current limit which\nprevents current runaway. There isalso alow-side\nsinking current limit that turns offthe low-side\nMOSFET toprevent excessive reverse current.\nThermal shutdown disables the part when die\ntemperature exceeds thermal shutdown temperature.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54620 VQFN (14) 3.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic Efficiency vsLoad Current\n2TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfigurations andFunctions ....................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 198Application andImplementation ........................ 24\n8.1 Application Information ............................................ 24\n8.2 Typical Application ................................................. 24\n9Power Supply Recommendations ...................... 34\n10Layout ................................................................... 34\n10.1 Layout Guidelines ................................................. 34\n10.2 Layout Example .................................................... 35\n10.3 Estimated Circuit Area .......................................... 36\n10.4 Thermal Consideration .......................................... 36\n11Device andDocumentation Support ................. 37\n11.1 Device Support ...................................................... 37\n11.2 Receiving Notification ofDocumentation Updates 37\n11.3 Community Resources .......................................... 37\n11.4 Trademarks ........................................................... 37\n11.5 Electrostatic Discharge Caution ............................ 37\n11.6 Glossary ................................................................ 37\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 38\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(June 2016) toRevision F Page\n•Updated data sheet texttoourlatest documentation andtranslations standards ................................................................. 1\n•Removed allreferences totheSwitcherPro ™Software Tool because itisnolonger available forthispart........................ 1\n•Moved storage temperature ratings totheAbsolute Maximum Ratings table ........................................................................ 5\n•Changed Handling Ratings table toESD Ratings .................................................................................................................. 5\n•Changed RHY package toRHL intheThermal Information table ......................................................................................... 6\n•Changed RGY values intheThermal Information table ......................................................................................................... 6\n•Updated packages inthelastbullet point ofLayout Guidelines ........................................................................................... 34\n•Added information tothelastlistitem inLayout Guidelines ................................................................................................. 34\nChanges from Revision D(October 2014) toRevision E Page\n•Added recommended layout guide lines forsensitive components andtheoutput sensing trace totheLayout\nGuidelines section. ............................................................................................................................................................... 34\n•Added Receiving Notification ofDocumentation Updates andCommunity Resources sections. ........................................ 37\nChanges from Revision C(April 2011) toRevision D Page\n•Added theDevice Information table, Handling Ratings table, theRecommended Operating Conditions table, andthe\nThermal Information table ....................................................................................................................................................... 1\n•Changed theAbsolute Maximum Ratings forBOOT-PH, MAX value From: 7VTo:7.7V.................................................. 5\n•Changed Equation 28From: C7(nF) To:C5(nF) .................................................................................................................. 27\nChanges from Revision B(October 2010) toRevision C Page\n•Changed From separate RHL andRGY packages Toacombined RHL andRGY package ................................................ 4\n3TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedChanges from Revision A(January 2010) toRevision B Page\n•Changed Small Signal Model forFrequency Compensation section ................................................................................... 18\nChanges from Original (May 2009) toRevision A Page\n•Changed titlefrom 17VInput, 6AOutput, Synchronous Step Down Switcher with Integrated FET (SWIFT) ..................... 1\n•Changed PowerPAD toExposed Thermal Pad...................................................................................................................... 4\n•Changed Changed theAbsolute Maximum Ratings forEN,MAX value From: 3VTo:6V.................................................. 5\n•Changed minimum switching frequency minvalue from 180to160...................................................................................... 7\n•Changed minimum switching frequency max value from 220to240..................................................................................... 7\n•Added "Type 3"block around C11....................................................................................................................................... 19\n•Changed PCB Layout graphic .............................................................................................................................................. 35\n13 BOOT\n12 PH\n11 PH\n10 EN\n9 SS/TRGND 2\nGND 3\nPVIN 4\nPVIN 5\nVIN 6\n7 81 14RT/CLK PWRGD\nVSENSE COMP(15)Exposed\nThermal Pad\n4TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(1) I=input, O=output, G=GND, P=Power5PinConfigurations andFunctions\nRHL andRGY Packages\n14-Pin VQFN\n(Top View)\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nRT/CLK 1 IAutomatically selects between RTmode andCLK mode. Anexternal timing resistor adjusts the\nswitching frequency ofthedevice; inCLK mode, thedevice synchronizes toanexternal clock.\nGND 2,3 G Return forcontrol circuitry andlow-side power MOSFET.\nPVIN 4,5 P Power input. Supplies thepower switches ofthepower converter.\nVIN 6 P Supplies thecontrol circuitry ofthepower converter.\nVSENSE 7 I Inverting input ofthegmerror amplifier.\nCOMP 8 OError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation tothispin.\nSS/TR 9 OSlow-start andtracking. Anexternal capacitor connected tothispinsets theinternal voltage reference\nrisetime. Thevoltage onthispinoverrides theinternal reference. Itcanbeused fortracking and\nsequencing.\nEN 10 I Enable pin.Float toenable. Adjust theinput undervoltage lockout with tworesistors.\nPH 11,12 O Switch node.\nBOOT 13 IAbootstrap capisrequired between BOOT andPH.Thevoltage onthiscapcarries thegate drive\nvoltage forthehigh-side MOSFET.\nPWRGD 14 GPower Good fault pin.Asserts lowifoutput voltage islowbecause ofthermal shutdown, dropout, over-\nvoltage, ENshutdown, orduring slow start.\nExposed\nThermal\nPAD15 G Thermal padofthepackage andsignal ground anditmust besoldered down forproper operation.\n5TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nInput voltageVIN –0.3 20 V\nPVIN –0.3 20 V\nEN –0.3 6 V\nBOOT –0.3 27 V\nVSENSE –0.3 3 V\nCOMP –0.3 3 V\nPWRGD –0.3 6 V\nSS/TR –0.3 3 V\nRT/CLK –0.3 6 V\nOutput voltageBOOT-PH 0 7.7 V\nPH –1 20 V\nPH10ns Transient –3 20 V\nVdiff (GND toexposed thermal pad) –0.2 0.2 V\nSource currentRT/CLK ±100 µA\nPH Current Limit A\nSink currentPH Current Limit A\nPVIN Current Limit A\nCOMP ±200 µA\nPWRGD –0.1 5 mA\nOperating junction temperature –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 4.5 17 V\nPVIN Power stage input voltage 1.6 17 V\nOutput current 0 6 A\nTJ Operating junction temperature –40 150 °C\n6TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS54620\nUNIT RGY (VQFN) RHL (VQFN)\n14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 40.1 40.1 °C/W\nRθJCtop Junction-to-case (top) thermal resistance 34.4 34.4 °C/W\nRθJB Junction-to-board thermal resistance 11.4 11.4 °C/W\nψJT Junction-to-top characterization parameter 0.5 0.5 °C/W\nψJB Junction-to-board characterization parameter 11.4 11.4 °C/W\nRθJCbot Junction-to-case (bottom) thermal resistance 1.8 1.8 °C/W\n(1) Measured atpins6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=4.5Vto17V,PVIN =1.6Vto17V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN AND PVIN PINS)\nPVIN operating input voltage 1.6 17 V\nVINoperating input voltage 4.5 17 V\nVINinternal UVLO threshold VINrising 4 4.5 V\nVINinternal UVLO hysteresis 150 mV\nVINshutdown supply Current EN=0V 2 5μA\nVINoperating —nonswitching supply current VSENSE =810mV 600 800 μA\nENABLE AND UVLO (ENPIN)\nEnable threshold Rising 1.21 1.26 V\nEnable threshold Falling 1.10 1.17 V\nInput current EN=1.1V 1.15 μA\nHysteresis current EN=1.3V 3.4 μA\nVOLTAGE REFERENCE\nVoltage reference 0A≤IOUT≤6A 0.792 0.8 0.808 V\nMOSFET\nHigh-side switch resistance BOOT-PH =3V 32 60 mΩ\nHigh-side switch resistance(1)BOOT-PH =6V 26 40 mΩ\nLow-side Switch Resistance(1)VIN=12V 19 30 mΩ\nERROR AMPLIFIER\nError amplifier Transconductance (gm) –2μA<ICOMP <2μA,V(COMP) =1V 1300 μMhos\nError amplifier DCgain VSENSE =0.8V 1000 3100 V/V\nError amplifier source/sink V(COMP) =1V,100-mV input overdrive ±110 μA\nStart switching threshold 0.25 V\nCOMP toIswitch gm 16 A/V\nCURRENT LIMIT\nHigh-side switch current limit threshold 8 11 A\nLow-side switch sourcing current limit 7 10 A\nLow-side switch sinking current limit 2.3 A\n7TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto150°C,VIN=4.5Vto17V,PVIN =1.6Vto17V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTHERMAL SHUTDOWN\nThermal shutdown 160 175 °C\nThermal shutdown hysteresis 10 °C\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nMinimum switching frequency Rrt=240kΩ(1%) 160 200 240 kHz\nSwitching frequency Rrt=100kΩ(1%) 400 480 560 kHz\nMaximum switching frequency Rrt=29kΩ(1%) 1440 1600 1760 kHz\nMinimum pulse width 20 ns\nRT/CLK high threshold 2 V\nRT/CLK lowthreshold 0.8 V\nRT/CLK falling edge toPHrising edge delay Measured at500kHzwith RTresistor inseries 66 ns\nSwitching frequency range (RTmode setpoint\nandPLL mode)200 1600 kHz\nPH(PHPIN)\nMinimum on-time Measured at90% to90% ofVIN, 25°C,IPH=2A 94 135 ns\nMinimum off-time BOOT-PH ≥3V 0 ns\nBOOT (BOOT PIN)\nBOOT-PH UVLO 2.1 3 V\nSLOW START AND TRACKING (SS/TR PIN)\nSScharge current 2.3 μA\nSS/TR toVSENSE matching V(SS/TR) =0.4V 29 60 mV\nPOWER GOOD (PWRGD PIN)\nVSENSE thresholdVSENSE falling (Fault) 91 %Vref\nVSENSE rising (Good) 94 %Vref\nVSENSE rising (Fault) 109 %Vref\nVSENSE falling (Good) 106 %Vref\nOutput high leakage VSENSE =Vref, V(PWRGD) =5.5V 30 100 nA\nOutput low I(PWRGD) =2mA 0.3 V\nMinimum VINforvalid output V(PWRGD) <0.5Vat100μA 0.6 1 V\nMinimum SS/TR voltage forPWRGD 1.4 V\nI – Shutdown□Quiescent□Current – Asd/c109\nNμ\nTJ − Junction T emperature − °C0.7950.7970.7990.8010.8030.805\n−50 −25 0 25 50 75 100 125 150Vref − Voltage Resistance − V\nTJ− Junction Temperature − °C470475480485490\n−50 −25 0 25 50 75 100 125 150RT = 100 k Ω\nfO− Oscillator Frequency − kHz\nTJ− Junction Temperature − /c176C2025303540\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nRDS(on)− On Resistance − m/c87\nTJ− Junction Temperature - C °151821242730\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nRDS(on)− On Resistance − m/c87\n8TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.High-Side RDS(on) vsTemperature Figure 2.Low-Side RDS(on) vsTemperature\nFigure 3.Voltage Reference vsTemperature Figure 4.Oscillator Frequency vsTemperature\nFigure 5.Shutdown Quiescent Current vsInput Voltage Figure 6.ENPinHysteresis Current vsTemperature\nTJ− Junction Temperature − °C0.010.020.030.040.05\n−50 −25 0 25 50 75 100 125 150(SS/TR - Vsense) Offset − V\nTJ− Junction Temperature − °C8090100110120\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nPWRGD Threshold Current −mA\nVSENSE Rising\nVSENSE Falling\nVSENSE Rising\nVSENSE Falling\nVI− Input Voltage − V400500600700800\n3 6 9 12 15TJ= −40 /c176C\nNon-Switching Operating Quiescent Current −/c109A\nTJ= −25 /c176C\nTJ= 150 /c176C\nTJ− Junction Temperature − /c176C2.12.22.32.42.5\n−50 −25 0 25 50 75 100 125 150ISS− Slow Start Charge Current −/c109A\n°Cμ\nTJ− Junction Temperature − /c176C1.2001.2051.2101.2151.220\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nEn Pin UVLO Threshold − V\n9TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.PinPullup Current vsTemperature Figure 8.PinUVLO Threshold vsTemperature\nFigure 9.Non-Switching Operating Quiescent Current (VIN)\nvsInput VoltageFigure 10.Slow Start Charge Current vsTemperature\nFigure 11.(SS/TR -VSENSE) Offset vsTemperature Figure 12.PWRGD Threshold vsTemperature\nΩ\n°C\nBOOT-PH□UVLO Threshold – V\nVI− Input Voltage − V5678910111213\n1 5 9 13 17TJ= 150 /c176C\nIcI − Current Limit Threshold − ATJ= 25 /c176CTJ= −40 /c176C\nTJ− Junction Temperature − °C708090100110120\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nIOUT = 2 A\nMinimum Controllable On-Time − ns\n10TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.High-Side Current Limit Threshold vsInput\nVoltageFigure 14.Minimum Controllable On-Time vsTemperature\nFigure 15.Minimum Controllable Duty Ratio vsJunction\nTemperatureFigure 16.BOOT-PH UVLO Threshold vsTemperature\n11TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThedevice isa17-V, 6-A, synchronous step-down (buck) converter with twointegrated n-channel MOSFETs. To\nimprove performance during lineandload transients, thedevice implements aconstant frequency peak current\nmode control thatalso simplifies external frequency compensation. The wide switching frequency of200kHz to\n1600 kHz allows forefficiency andsize optimization when selecting theoutput filter components. The switching\nfrequency isadjusted using aresistor-to-ground ontheRT/CLK pin.The device also hasaninternal phase lock\nloop (PLL) controlled bytheRT/CLK pinthatcanbeused tosynchronize theswitching cycle tothefalling edge\nofanexternal system clock.\nThedevice hasbeen designed forsafe monotonic start-up intoprebiased loads. Thedefault start-up iswhen VIN\nistypically 4.0V.The ENpinhasaninternal pullup current source thatcanbeused toadjust theinput voltage\nundervoltage lockout (UVLO) with twoexternal resistors. Inaddition, theENpincanbefloating forthedevice to\noperate with theinternal pullup current. The total operating current forthedevice isapproximately 600μAwhen\nnotswitching andunder noload. When thedevice isdisabled, thesupply current istypically less than 2μA.\nThe integrated MOSFETs allow forhigh efficiency power supply designs with continuous output currents upto6\namperes. TheMOSFETs have been sized tooptimize efficiency forlower duty cycle applications.\nThe device reduces theexternal component count byintegrating theboot recharge circuit. The bias voltage for\ntheintegrated high-side MOSFET issupplied byacapacitor between theBOOT andPHpins. Theboot capacitor\nvoltage ismonitored byaBOOT toPHUVLO (BOOT-PH UVLO) circuit allowing PHpintobepulled lowto\nrecharge theboot capacitor. Thedevice canoperate at100% duty cycle aslong astheboot capacitor voltage is\nhigher than thepreset BOOT-PH UVLO threshold which istypically 2.1V.The output voltage canbestepped\ndown toaslowasthe0.8-V voltage reference (Vref).\nThe device hasapower good comparator (PWRGD) with hysteresis which monitors theoutput voltage through\ntheVSENSE pin.ThePWRGD pinisanopen-drain MOSFET which ispulled lowwhen theVSENSE pinvoltage\nisless than 91% orgreater than 109% ofthereference voltage Vref and asserts high when theVSENSE pin\nvoltage is94% to106% oftheVref.\nThe SS/TR (slow start/tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor orresistor divider should becoupled tothepinforslow start orcritical\npower supply sequencing requirements.\nThe device isprotected from output overvoltage, overload, and thermal fault conditions. The device minimizes\nexcessive output overvoltage transients bytaking advantage oftheovervoltage circuit power good comparator.\nWhen theovervoltage comparator isactivated, thehigh-side MOSFET isturned offandprevented from turning\nonuntil theVSENSE pinvoltage islower than 106% oftheVref. Thedevice implements both high-side MOSFET\noverload protection and bidirectional low-side MOSFET overload protections which help control theinductor\ncurrent andavoid current runaway. Thedevice also shuts down ifthejunction temperature ishigher than thermal\nshutdown trippoint. Thedevice isrestarted under control oftheslow-start circuit automatically when thejunction\ntemperature drops 10°Ctypically below thethermal shutdown trippoint.\nERROR\nAMPLIFIERBoot\nChargeUVLO\nCurrent\nSense\nOscillator\nwith PLLSlope\nCompensation\nand\nClampVoltage\nReferenceVSENSE\nSS/TR\nCOMP RT/CLKPHBOOTVIN\nGNDThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThresholdLogicShutdownPWRGD\nExposed Thermal PadPower Stage\n& Deadtime\nControl\nLogic\nLS MOSFET\nCurrent LimitOV\nMinimum Clamp\nPulse SkipIp IhPVIN\nUV\nHS MOSFET\nCurrent\nComparator\nCurrent\nSenseRegulator VINBoot\nUVLO\nPH\nGNDPVIN\nOverload Recovery\nCopyright © 2016, Texas Instruments Incorporated\n12TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe device uses aadjustable fixed frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnon ofthehigh-side power switch. The error amplifier output\nisconverted intoacurrent reference which compares tothehigh-side power switch current. When thepower\nswitch current reaches current reference generated bytheCOMP voltage level thehigh-side power switch is\nturned offandthelow-side power switch isturned on.\n7.3.2 Continuous Current Mode Operation (CCM)\nAsasynchronous buck converter, thedevice normally works inCCM (Continuous Conduction Mode) under all\nload conditions.\n/c45/c61Vo VrefR5 R6Vref\n13TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.3 VINandPower VINPins (VIN andPVIN)\nThe device allows foravariety ofapplications byusing theVINandPVIN pins together orseparately. The VIN\npinvoltage supplies theinternal control circuits ofthedevice. ThePVIN pinvoltage provides theinput voltage to\nthepower converter system.\nIftiedtogether, theinput voltage forVINandPVIN canrange from 4.5Vto17V.Ifusing theVINseparately from\nPVIN, theVINpinmust bebetween 4.5Vand17V,andthePVIN pincanrange from aslowas1.6Vto17V.A\nvoltage divider connected totheENpincanadjust theeither input voltage UVLO appropriately. Adjusting the\ninput voltage UVLO onthePVIN pinhelps toprovide consistent power upbehavior.\n7.3.4 Voltage Reference\nThevoltage reference system produces aprecise ±1%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.5 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput (VOUT) totheVSENSE pin.TIrecommends\nusing 1%tolerance orbetter divider resistors. Referring totheapplication schematic ofFigure 34,start with a10\nkΩforR6anduseEquation 1tocalculate R5.Toimprove efficiency atlight loads consider using larger value\nresistors. Ifthevalues aretoohigh theregulator ismore susceptible tonoise and voltage errors from the\nVSENSE input current arenoticeable.\nwhere\n•Vref =0.8V (1)\nThe minimum output voltage andmaximum output voltage canbelimited bytheminimum ontime ofthehigh-\nside MOSFET andbootstrap voltage (BOOT-PH voltage) respectively. More discussions arelocated inMinimum\nOutput Voltage andBootstrap Voltage (BOOT) andLow Dropout Operation .\n7.3.6 Safe Start-Up intoPrebiased Outputs\nThe device hasbeen designed toprevent thelow-side MOSFET from discharging aprebiased output. During\nmonotonic prebiased start-up, thelow-side MOSFET isnotallowed tosink current until theSS/TR pinvoltage is\nhigher than 1.4V.\n7.3.7 Error Amplifier\nThedevice uses atransconductance error amplifier. Theerror amplifier compares theVSENSE pinvoltage tothe\nlower oftheSS/TR pinvoltage ortheinternal 0.8-V voltage reference. The transconductance oftheerror\namplifier is1300μA/Vduring normal operation. The frequency compensation network isconnected between the\nCOMP pinandground.\n7.3.8 Slope Compensation\nThe device adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n7.3.9 Enable andAdjusting Undervoltage Lockout\nThe ENpinprovides electrical on/off control ofthedevice. When theENpinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheENpinvoltage ispulled below thethreshold voltage, theregulator\nstops switching andenters lowIqstate.\nTheENpinhasaninternal pullup current source, allowing theuser tofloat theENpinforenabling thedevice. If\nanapplication requires controlling theENpin,useeither open-drain oropen-collector output logic tointerface\nwith thepin.\nThe device implements internal UVLO circuitry ontheVINpin.The device isdisabled when theVINpinvoltage\nfalls below theinternal VINUVLO threshold. Theinternal VINUVLO threshold hasahysteresis of150mV.\nENip ihVINTPS54620\nR 1\nR 2PVIN\nCopyright © 2016, Texas Instruments Incorporated\nENip ihPVINTPS54620\nR 1\nR 2\nCopyright © 2016, Texas Instruments Incorporated\nENip ihVINTPS54620\nR 1\nR 2\nCopyright © 2016, Texas Instruments Incorporated\n14TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\nIfanapplication requires either ahigher UVLO threshold ontheVINpinorasecondary UVLO onthePVIN in\nsplit-rail applications, then theENpincanbeconfigured asshown inFigure 17,Figure 18,andFigure 19.When\nusing theexternal UVLO function, TIrecommends setting thehysteresis tobegreater than 500mV.\nThe ENpinhasasmall pullup current Ipwhich sets thedefault state ofthepintoenable when noexternal\ncomponents areconnected. The pullup current isalso used tocontrol thevoltage hysteresis fortheUVLO\nfunction because itincreases byIhwhen theENpincrosses theenable threshold. TheUVLO thresholds canbe\ncalculated using Equation 2andEquation 3.\nFigure 17.Adjustable VINUndervoltage Lockout\nFigure 18.Adjustable PVIN Undervoltage Lockout, VIN≥4.5V\nFigure 19.Adjustable VINandPVIN Undervoltage Lockout\nSSCss (nF) Vref (V)t (ms) =Iss (µA)/c180\n( )/c180\n/c45 /c43 /c43ENFALLING\nSTOP ENFALLING p hR1 VR2 =V V R1 I I\n1/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45 /c43/c231 /c247\n/c232 /c248ENFALLING\nSTART STOP\nENRISING\nENFALLING\np h\nENRISINGVV VVR1 =\nVI IV\n15TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\n(2)\nwhere\n•Ih=3.4μA\n•Ip=1.15μA\n•VENRISING =1.21 V\n•VENFALLING =1.17 V (3)\n7.3.10 Adjustable Switching Frequency andSynchronization (RT/CLK)\nTheRT/CLK pincanbeused tosettheswitching frequency ofthedevice intwomodes.\nInRTmode, aresistor (RTresistor) isconnected between theRT/CLK pinandGND. Theswitching frequency of\nthedevice isadjustable from 200 kHz to1600 kHz byplacing amaximum of240 kΩand minimum of29kΩ,\nrespectively. InCLK mode, anexternal clock isconnected directly totheRT/CLK pin.Thedevice issynchronized\ntotheexternal clock frequency with PLL.\nThe CLK mode overrides theRTmode. The device isable todetect theproper mode automatically andswitch\nfrom theRTmode toCLK mode.\n7.3.11 Slow Start (SS/TR)\nThe device uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage asthereference\nvoltage and regulates theoutput accordingly. Acapacitor ontheSS/TR pintoground implements aslow-start\ntime. The device hasaninternal pullup current source of2.3μAthatcharges theexternal slow-start capacitor.\nThe calculations fortheslow-start time (Tss, 10% to90%) and slow-start capacitor (Css) areshown in\nEquation 4.Thevoltage reference (Vref) is0.8Vandtheslow-start charge current (Iss) is2.3μA.\n(4)\nWhen theinput UVLO istriggered, theENpinispulled below 1.21 V,orathermal shutdown event occurs, the\ndevice stops switching and enters lowcurrent operation. Atthesubsequent power upwhen theshutdown\ncondition isremoved, thedevice does notstart switching until ithasdischarged itsSS/TR pintoground ensuring\nproper soft-start behavior.\n7.3.12 Power Good (PWRGD)\nThe PWRGD pinisanopen-drain output. When theVSENSE pinisbetween 94% and 106% oftheinternal\nvoltage reference thePWRGD pinpulldown isdeasserted and thepinfloats. TIrecommends using apullup\nresistor between thevalues of10kΩand100kΩtoavoltage source thatis5.5Vorless. The PWRGD isina\ndefined state when theVIN input voltage isgreater than 1Vbutwith reduced current sinking capability. The\nPWRGD achieves fullcurrent sinking capability when theVINinput voltage isabove 4.5V.\nThe PWRGD pinispulled lowwhen VSENSE islower than 91% orgreater than 109% ofthenominal internal\nreference voltage. Also, ifthePWRGD ispulled lowandtheinput UVLO orthermal shutdown areasserted, the\nENpinispulled lowortheSS/TR pinissetbelow 1.4V.\n16TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.13 Output Overvoltage Protection (OVP)\nThedevice incorporates anoutput overvoltage protection (OVP) circuit tominimize output voltage overshoot. For\nexample, when thepower supply output isoverloaded theerror amplifier compares theactual output voltage to\ntheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal reference voltage fora\nconsiderable time, theoutput oftheerror amplifier demands maximum output current. When thecondition is\nremoved, theregulator output rises andtheerror amplifier output transitions tothesteady-state voltage. Insome\napplications with small output capacitance, thepower supply output voltage canrespond faster than theerror\namplifier. This leads tothepossibility ofanoutput overshoot. The OVP feature minimizes theovershoot by\ncomparing theVSENSE pinvoltage totheOVP threshold. IftheVSENSE pinvoltage isgreater than theOVP\nthreshold thehigh-side MOSFET isturned offpreventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVP threshold, thehigh-side MOSFET isallowed to\nturnonatthenext clock cycle.\n7.3.14 Overcurrent Protection\nThe device isprotected from overcurrent conditions bycycle-by-cycle current limiting onboth thehigh-side\nMOSFET andthelow-side MOSFET.\n7.3.14.1 High-Side MOSFET Overcurrent Protection\nThedevice implements current mode control which uses theCOMP pinvoltage tocontrol theturnoffofthehigh-\nside MOSFET andtheturnonofthelow-side MOSFET onacycle-by-cycle basis. Each cycle theswitch current\nand thecurrent reference generated bytheCOMP pinvoltage arecompared, when thepeak switch current\nintersects thecurrent reference thehigh-side switch isturned off.\n7.3.14.2 Low-Side MOSFET Overcurrent Protection\nWhile thelow-side MOSFET isturned onitsconduction current ismonitored bytheinternal circuitry. During\nnormal operation thelow-side MOSFET sources current totheload. Attheendofevery clock cycle, thelow-side\nMOSFET sourcing current iscompared totheinternally setlow-side sourcing current limit. Ifthelow-side\nsourcing current isexceeded thehigh-side MOSFET isnotturned onandthelow-side MOSFET stays onforthe\nnext cycle. The high-side MOSFET isturned onagain when thelow-side current isbelow thelow-side sourcing\ncurrent limit atthestart ofacycle.\nThe low-side MOSFET may also sink current from theload. Ifthelow-side sinking current limit isexceeded the\nlow-side MOSFET isturned offimmediately fortherestofthatclock cycle. Inthisscenario both MOSFETs are\noffuntil thestart ofthenext cycle.\n7.3.15 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n175°Ctypically. Thedevice reinitiates thepower-up sequence when thejunction temperature drops below 165°C\ntypically.\n7.3.16 Small Signal Model forLoop Response\nFigure 20shows anequivalent model forthedevice control loop which canbemodeled inacircuit simulation\nprogram tocheck frequency response and transient responses. The error amplifier isatransconductance\namplifier with agmof1300μA/V. The error amplifier canbemodeled using anideal voltage controlled current\nsource. The resistor Roea (2.38 MΩ)and capacitor Coea (20.7 pF)model theopen-loop gain and frequency\nresponse oftheerror amplifier. The 1-mV ACvoltage source between thenodes aandbeffectively breaks the\ncontrol loop forthefrequency response measurements. Plotting a/candc/bshow thesmall signal responses of\nthepower stage andfrequency compensation respectively. Plotting a/bshows thesmall signal response ofthe\noverall loop. The dynamic loop response can bechecked byreplacing theRLwith acurrent source with the\nappropriate load step amplitude andstep rateinatime domain analysis.\nVOUT\nRESR\nCORLVC\ngmps\nVSENSECOMPVOUT\nR1\nR3\nC1C2R2Coea Roea\ngm\n1300 /c109A/V0.8 VPower StagePH\nRESR\nCORLba\nc16 A/V\nCopyright © 2016, Texas Instruments Incorporated\n17TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 20.Small Signal Model forLoop Response\n7.3.17 Simple Small Signal Model forPeak Current Mode Control\nFigure 21isasimple small signal model that can beused tounderstand how todesign thefrequency\ncompensation. The device power stage canbeapproximated toavoltage-controlled current source (duty cycle\nmodulator) supplying current totheoutput capacitor andload resistor. The control-to-output transfer function is\nshown inEquation 5and consists ofaDCgain, one dominant pole, and one ESR zero. The quotient ofthe\nchange inswitch current and thechange inCOMP pinvoltage (node cinFigure 20)isthepower stage\ntransconductance (gm ps),which is16A/Vforthedevice. TheDCgain ofthepower stage istheproduct ofgmps,\nandtheload resistance (RL)asshown inEquation 6with resistive loads. Astheload current increases, theDC\ngain decreases. This variation with load may seem problematic atfirstglance, butfortunately thedominant pole\nmoves with load current (see Equation 7).Thecombined effect ishighlighted bythedashed lineinFigure 22.As\ntheload current decreases, thegain increases and thepole frequency lowers, keeping the0-dB crossover\nfrequency thesame forthevarying load conditions, making iteasier todesign thefrequency compensation.\nFigure 21.Simplified Small Signal Model forPeak Current Mode Control\nO ESR1z =\nC R 2/c166\n/c180 /c180 /c112\nO L1p =\nC R 2/c166\n/c180 /c180 /c112\nps L Adc = gm R /c180\ns1+\n2 z VOUT= Adc\nVC s1+\n2 p/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c180\n/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c112\n/c112\nVOUT\nRESR\nCORLVC\ngmpsfp\nfzAdc\n18TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.Simplified Frequency Response forPeak Current Mode Control\n(5)\nwhere\n•gmpsisthepower stage gain (16A/V).\n•RListheload resistance (6)\nwhere\n•COistheoutput capacitance.\n•RListheload resistance (7)\nwhere\n•COistheoutput capacitance.\n•RESRistheequivalent series resistance oftheoutput capacitor. (8)\n7.3.18 Small Signal Model forFrequency Compensation\nThe device uses atransconductance amplifier fortheerror amplifier andreadily supports twoofthecommonly\nused Type IIcompensation circuits and aType IIIfrequency compensation circuit, asshown inFigure 23.In\nType 2A,one additional high frequency pole, C6,isadded toattenuate high-frequency noise. InType III,one\nadditional capacitor, C11, isadded toprovide aphase boost atthecrossover frequency. See Designing Type III\nCompensation forCurrent Mode Step-Down Converters (SLVA352) foracomplete explanation ofType III\ncompensation.\nThe design guidelines below areprovided foradvanced users who prefer tocompensate using thegeneral\nmethod. Thebelow equations only apply todesigns whose ESR zero isabove thebandwidth ofthecontrol loop.\nThis isusually true with ceramic output capacitors. See theApplication Information section forastep-by-step\ndesign procedure using higher ESR output capacitors with lower ESR zero frequencies.\n/c40 /c410.9972/c45/c87 /c215 /c45 Rrt(k ) = 48000 Fsw kHz\n/c40 /c411C112 R8 fc/c61/c215 /c215 /c215/c112\nESRR CoC6 =R4/c180\nLR CoC4 =R4/c180\nO L1p =\nC R 2/c230 /c246/c166/c231 /c247/c180 /c180 /c232 /c248 /c112\nea ps2 c VOUT CoR4 =gm Vref gm/c180 /c166 /c180 /c180\n/c180 /c180/c112\nVrefVOUT\nR8\nR4\nC4C6R9\nCoea RoeagmeaCOMPVSENSE\nType 2A Type 2B\nR4\nC4C11\nType 3\n19TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 23.Types ofFrequency Compensation\nThegeneral design guidelines fordevice loop compensation areasfollows:\n1.Determine thecrossover frequency, fc.Agood starting point is1/10thoftheswitching frequency, fsw.\n2.R4canbedetermined by:\nwhere\n•gmeaistheGMamplifier gain (1300μA/V)\n•gmpsisthepower stage gain (12A/V)\n•Vref isthereference voltage (0.8V) (9)\n3.Place acompensation zero atthedominant pole:\nC4canbedetermined by:\n(10)\n4.C6isoptional. Itcanbeused tocancel thezero from theESR (Equivalent Series Resistance) oftheoutput\ncapacitor Co.\n(11)\n5.Type IIIcompensation canbeimplemented with theaddition ofonecapacitor, C11. This allows forslightly\nhigher loop bandwidths andhigher phase margins. Ifused, C11 iscalculated from Equation 12.\n(12)\n7.4 Device Functional Modes\n7.4.1 Adjustable Switching Frequency (RTMode)\nTodetermine theRTresistance foragiven switching frequency, useEquation 13orthecurve inFigure 24.To\nreduce thesolution size, onewould settheswitching frequency ashigh aspossible, buttradeoffs ofthesupply\nefficiency andminimum controllable on-time must beconsidered.\n(13)\nRT/CLKTPS54620\nRrtRT/CLK\nmode select\nCopyright © 2016, Texas Instruments Incorporated\nFsw − Oscillator Frequency − kHz050100150200250\n200 400 600 800 1000 1200 1400 1600RT − Resistance − k/c87\n20TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 24.RTSetResistor vsSwitching Frequency\n7.4.2 Synchronization (CLK Mode)\nAninternal Phase Locked Loop (PLL) hasbeen implemented toallow synchronization between 200 kHz and\n1600 kHz, andtoeasily switch from RTmode toCLK mode.\nToimplement thesynchronization feature, connect asquare wave clock signal totheRT/CLK pinwith aduty\ncycle between 20% to80%. The clock signal amplitude must transition lower than 0.8Vandhigher than 2.0V.\nThestart oftheswitching cycle issynchronized tothefalling edge ofRT/CLK pin.\nInapplications where both RTmode and CLK mode areneeded, thedevice can beconfigured asshown in\nFigure 25.Before theexternal clock ispresent, thedevice works inRTmode andtheswitching frequency isset\nbyRTresistor. When theexternal clock ispresent, theCLK mode overrides theRTmode. The firsttime the\nSYNC pinispulled above theRT/CLK high threshold (2.0V),thedevice switches from theRTmode totheCLK\nmode andtheRT/CLK pinbecomes high impedance asthePLL starts tolock onto thefrequency oftheexternal\nclock. TIdoes notrecommend switching from theCLK mode back totheRTmode because theinternal switching\nfrequency drops to100kHzfirstbefore returning totheswitching frequency setbyRTresistor.\nFigure 25.Works With Both RTMode andCLK Mode\n7.4.3 Bootstrap Voltage (BOOT) andLow-Dropout Operation\nThedevice hasanintegrated boot regulator, andrequires asmall ceramic capacitor between theBOOT andPH\npins toprovide thegate drive voltage forthehigh-side MOSFET. Theboot capacitor ischarged when theBOOT\npinvoltage isless than VIN and BOOT-PH voltage isbelow regulation. The value ofthisceramic capacitor\nshould be0.1μF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10Vorhigher\nisrecommended because ofthestable characteristics over temperature andvoltage.\nSS/TRTPS54620\nEN\nPWRGD\nSS/TREN\nPWRGDTPS54620\nCopyright © 2016, Texas Instruments Incorporated\nEN□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□v□/□div\nTime□=□20□msec□/□div.\n.\nPWRGD□=□2□V□/□div\nEN□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□v□/□div\nTime□=□20□msec□/□div\nSS/TRENPWRGD\nSS/TREN\nPWRGDTPS54620 TPS54620\nCopyright © 2016, Texas Instruments Incorporated\n21TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nToimprove dropout, thedevice isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than theBOOT-PH UVLO threshold which istypically 2.1V.When thevoltage between BOOT\nand PHdrops below theBOOT-PH UVLO threshold thehigh-side MOSFET isturned offand thelow-side\nMOSFET isturned onallowing theboot capacitor toberecharged. Inapplications with split input voltage rails,\n100% duty cycle operation canbeachieved aslong as(VIN –PVIN) >4V.\n7.4.4 Sequencing (SS/TR)\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins.\nThe sequential method isillustrated inFigure 26using twoTPS54620 devices. The power good ofthefirst\ndevice iscoupled totheENpinofthesecond device which enables thesecond power supply when theprimary\nsupply reaches regulation. Figure 27shows theresults ofFigure 26.\nFigure 26.Sequential Start-Up Sequence Figure 27.Sequential Start-Up Using ENand\nPWRGD\nFigure 28shows themethod implementing ratiometric sequencing byconnecting theSS/TR pins oftwodevices\ntogether. The regulator outputs ramp upandreach regulation atthesame time. When calculating theslow start\ntime thepullup current source must bedoubled inEquation 4.Figure 29shows theresults ofFigure 28.\nFigure 28.Ratiometric Start-Up Sequence Figure 29.Ratiometric Start-Up Using Coupled\nSS/TR Pins\nSS/TRTPS54620\nEN\nPWRGD\nSS/TRTPS54620\nEN\nPWRGDVOUT1\nVOUT 2\nR1\nR2\nR3R4\nCopyright © 2016, Texas Instruments Incorporated\n/c62 /c180 /c45 /c180 /c68R1 2800 Vout1 180 V\nV = Vout1 Vout2/c68 /c45\n/c180\n/c68 /c45Vref R1R2 =Vout2 + V Vref\n/c68/c180Vout2 + V VssoffsetR1 =Vref Iss\n22TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nRatiometric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1and R2shown inFigure 30totheoutput ofthepower supply that must betracked oranother voltage\nreference source. Using Equation 14and Equation 15,thetracking resistors can becalculated toinitiate the\nVout2 slightly before, after oratthesame time asVout1. Equation 16isthevoltage difference between Vout1\nandVout2.\nTodesign aratiometric start-up inwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, use anegative number inEquation 14and Equation 15forΔV.Equation 16results ina\npositive number forapplications where theVout2 isslightly lower than Vout1 when Vout2 regulation isachieved.\nFigure 31andFigure 32show theresults forpositiveΔVandnegative ΔV,respectively.\nTheΔVvariable iszero voltforsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE offset (Vssoffset, 29mV) intheslow-start circuit and theoffset created bythepullup current source\n(Iss, 2.3μA)andtracking resistors, theVssoffset andIssareincluded asvariables intheequations. Figure 33\nshows theresult whenΔV=0V.\nToensure proper operation ofthedevice, thecalculated R1value from Equation 14must begreater than the\nvalue calculated inEquation 17.\n(14)\n(15)\n(16)\n(17)\nFigure 30.Ratiometric andSimultaneous Start-Up Sequence\nEN□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□V□/□div\nTime□=□20□msec□/□div\nEN□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□V□/□div\nTime□=□20□msec□/□div\nEN□=□2□V□/□div\nVout1□=□1□V□/□div\nVout2□=□1□V□/□div\nTime□=□20□msec□/□div\n23TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 31.Ratiometric Start-Up With Vout1 Leading\nVout2Figure 32.Ratiometric Start-Up With Vout2 Leading\nVout1\nFigure 33.Simultaneous Start-Up\nCopyright © 2016, Texas Instruments Incorporated\n24TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54620 device isahighly-integrated, synchronous, step-down, DC-DC converter. This device isused to\nconvert ahigher DCinput voltage toalower DCoutput voltage, with amaximum output current of6A.\n8.2 Typical Application\nThe application schematic ofFigure 34was developed tomeet therequirements ofthedevice. This circuit is\navailable astheTPS54620EVM-374 evaluation module. Thedesign procedure isgiven inthissection.\nFigure 34.Typical Application Circuit\n8.2.1 Design Requirements\nThis example details thedesign ofahigh frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown tostart thedesign process. These parameters aretypically determined atthe\nsystem level. Forthisexample, theknown parameters inTable 1areused.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nOutput Voltage 3.3V\nOutput Current 6A\nTransient Response 1Aload step ΔVout =5%\nInput Voltage 12Vnominal, 8Vto17V\nOutput Voltage Ripple 33mVp-p\nStart Input Voltage (Rising Vin) 6.528 V\nStop Input Voltage (Falling Vin) 6.190 V\nSwitching Frequency 480kHz\n2/c61 /c43IrippleILpeak Iout\n/c40 /c412\n21\n12 f/c230 /c246 /c215 /c45/c61 /c43 /c215 /c231 /c247/c231 /c247 /c215 /c215/c232 /c248oV Vinmax VoILrms IoVinmax L1 sw\nf/c45/c61 /c215/c215Vinmax Vout VoutIrippleL1 Vinmax sw\nf/c45/c61 /c215/c215 /c215Vinmax Vout VoutL1Io Kind Vinmax sw\n25TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8.2.2 Detailed Design Procedures\n8.2.2.1 Custom Design With WEBENCH Tools\nClick here tocreate acustom design using theTPS54620 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n8.2.2.2 Operating Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. There isatrade-off between higher and\nlower switching frequencies. Higher switching frequencies may produce asmaller solution size using lower-\nvalued inductors andsmaller output capacitors compared toapower supply thatswitches atalower frequency.\nHowever, thehigher switching frequency causes extra switching losses, which hurt theefficiency and thermal\nperformance oftheconverter. Inthisdesign, amoderate switching frequency of480kHz isselected toachieve\nboth asmall solution size andahigh-efficiency operation.\n8.2.2.3 Output Inductor Selection\nTocalculate thevalue oftheoutput inductor, useEquation 18.KIND isacoefficient thatrepresents theamount\nofinductor ripple current relative tothemaximum output current. The inductor ripple current isfiltered bythe\noutput capacitor. Therefore, choosing high inductor ripple currents impact theselection oftheoutput capacitor\nbecause theoutput capacitor must have aripple current rating equal toorgreater than theinductor ripple\ncurrent. Ingeneral, theinductor ripple value isatthediscretion ofthedesigner; however, KIND isnormally from\n0.1to0.3forthemajority ofapplications.\n(18)\nForthisdesign example, useKIND =0.3andtheinductor value iscalculated tobe3.08 µH.Forthisdesign, a\nnearest standard value was chosen: 3.3µH.Fortheoutput filter inductor, itisimportant that theRMS current\nand saturation current ratings notbeexceeded. The RMS and peak inductor current can befound from\nEquation 20andEquation 21.\n(19)\n(20)\n(21)\nForthisdesign, theRMS inductor current is6.02 Aandthepeak inductor current is6.84 A.Thechosen inductor\nisaCoilcraft MSS1048 series 3.3µH.Ithasasaturation current rating of7.38 AandaRMS current rating of\n7.22 A.\n/c60VorippleResrIripple\n1 1\n8f/c62 /c215/c215CoVoripple sw\nIripple\n2\nf/c215 /c68/c62/c215 /c68IoutCosw Vout\n26TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n8.2.2.4 Output Capacitor Selection\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor\ndetermines themodulator pole, theoutput voltage ripple, andhow theregulator responds toalarge change in\nload current. Theoutput capacitance must beselected based onthemore stringent ofthese three criteria\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor must supply\ntheload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up times for\ntheregulator where theoutput capacitor must hold theoutput voltage above acertain level foraspecified\namount oftime after theinput power isremoved. The regulator isalso temporarily notable tosupply sufficient\noutput current ifthere isalarge, fastincrease inthecurrent needs oftheload such asatransition from noload\ntofullload. The regulator usually needs twoormore clock cycles forthecontrol loop toseethechange inload\ncurrent andoutput voltage andadjust theduty cycle toreact tothechange. The output capacitor must besized\ntosupply theextra current totheload until thecontrol loop responds totheload change. Theoutput capacitance\nmust belarge enough tosupply thedifference incurrent for2clock cycles while only allowing atolerable amount\nofdroop intheoutput voltage. Equation 22shows theminimum output capacitance necessary toaccomplish this.\nwhere\n•ΔIoutisthechange inoutput current,\n•fswistheregulators switching frequency,\n•andΔVout istheallowable change intheoutput voltage (22)\nForthisexample, thetransient load response isspecified asa5%change inVout foraload step of1A.Forthis\nexample, ΔIout=1.0AandΔVout =0.05 ×3.3=0.165 V.Using these numbers gives aminimum capacitance of\n25μF.This value does nottake theESR oftheoutput capacitor intoaccount intheoutput voltage change. For\nceramic capacitors, theESR isusually small enough toignore inthiscalculation.\nEquation 23calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nInthiscase, themaximum output voltage ripple is33mV. Under thisrequirement, Equation 23yields 13.2 µF.\nwhere\n•Vripple isthemaximum allowable output voltage ripple,\n•andIripple istheinductor ripple current (23)\nEquation 24calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 24indicates theESR should beless than 19.7 mΩ.Inthiscase, theESR oftheceramic\ncapacitors ismuch smaller than 19.7 mΩ.\n(24)\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich increases this\nminimum value. For this example, a47-μF,6.3-V X5R ceramic capacitor with 3mΩofESR isbeused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRMS (Root Mean Square) value ofthemaximum ripple current. Equation 25canbeused\ntocalculate theRMS ripple current theoutput capacitor isrequired tosupport. Forthisapplication, Equation 25\nyields 485mA.\nTss(ms) x Iss(μA)C5(nF)Vref(V)/c61\n0.25\nf/c215/c68 /c61/c215IoutmaxVinCin sw\n/c40 /c41 /c45/c61 /c215 /c215Vinmin Vout VoutIcirms IoutVinmin Vinmin\n/c40 /c41\n12 f/c215 /c45/c61\n/c215 /c215 /c215Vout Vinmax VoutIcorms\nVinmax L1 sw\n27TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(25)\n8.2.2.5 Input Capacitor Selection\nTheTPS54620 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 4.7µFof\neffective capacitance onthePVIN input voltage pins and 4.7µFontheVininput voltage pin. Insome\napplications additional bulk capacitance may also berequired forthePVIN input. The effective capacitance\nincludes anyDCbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input\nvoltage. Thecapacitor must also have aripple current rating greater than themaximum input current ripple ofthe\nTPS54620. Theinput ripple current canbecalculated using Equation 26.\n(26)\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases. Forthisexample design, aceramic capacitor with at\nleast a25-V voltage rating isrequired tosupport themaximum input voltage. Forthisexample, one10-μFand\none4.7-µF,25-V capacitors inparallel have been selected astheVINandPVIN inputs aretiedtogether sothe\nTPS54620 may operate from asingle supply. Theinput capacitance value determines theinput ripple voltage of\ntheregulator. The input voltage ripple canbecalculated using Equation 27.Using thedesign example values,\nIoutmax =6A,Cin=14.7μF,Fsw =480kHz, yields aninput voltage ripple of213mVandaRMS input ripple\ncurrent of2.95 A.\n(27)\n8.2.2.6 Slow-Start Capacitor Selection\nThe slow-start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54620 reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew rate solves both ofthese problems. The soft-start capacitor\nvalue canbecalculated using Equation 28.Fortheexample circuit, thesoft-start time isnottoocritical because\ntheoutput capacitor value is47μF,which does notrequire much current tocharge to3.3V.Theexample circuit\nhasthesoft-start time settoanarbitrary value of3.5mswhich requires a10-nF capacitor. InTPS54620, Issis\n2.3µAandVref is0.8V.\n(28)\n8.2.2.7 Bootstrap Capacitor Selection\nA0.1-µFceramic capacitor must beconnected between theBOOT-PH pinforproper operation. TIrecommends\nusing aceramic capacitor with X5R orbetter grade dielectric. The capacitor must have a10-V orhigher voltage\nrating.\nf f f/c61 /c215co pmod zmod\n1\n2f/c112/c61/c215 /c215 /c215zmodRESR Cout\n2f/c112/c61/c215 /c215 /c215IoutpmodVout Cout\n/c45/c61Vo VrefR5 R6Vref\n28TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8.2.2.8 Undervoltage Lockout SetPoint\nTheundervoltage lockout (UVLO) canbeadjusted using theexternal voltage divider network ofR3andR4.R3is\nconnected between VIN and theENpinoftheTPS54620 and R4isconnected between ENand GND .The\nUVLO has two thresholds, one forpower upwhen theinput voltage isrising and one forpower down or\nbrownouts when theinput voltage isfalling. Fortheexample design, thesupply should turn onand start\nswitching when theinput voltage increases above 6.528 V(UVLO start orenable). After theregulator starts\nswitching, itshould continue todosountil theinput voltage falls below 6.190 V(UVLO stop ordisable).\nEquation 2andEquation 3canbeused tocalculate thevalues fortheupper andlower resistor values. Forthe\nstop voltages specified thenearest standard resistor value forR3is35.7 kΩandforR4is8.06 kΩ.\n8.2.2.9 Output Voltage Feedback Resistor Selection\nThe resistor divider network R5andR6isused tosettheoutput voltage. Fortheexample design, 10kΩwas\nselected forR6.Using Equation 29,R5iscalculated as31.25 kΩ.Thenearest standard 1%resistor is31.6 kΩ.\n(29)\n8.2.2.9.1 Minimum Output Voltage\nDue totheinternal design oftheTPS54620, there isaminimum output voltage limit foranygiven input voltage.\nThe output voltage cannever belower than theinternal voltage reference of0.8V.Above 0.8V,theoutput\nvoltage may belimited bytheminimum controllable ontime. Theminimum output voltage inthiscase isgiven by\nEquation 30\nspacer\nVOUTmin=Ontimemin ×ƒsmax (VINmax +IOUTmin(RDS2min–RDS1min)) –IOUTmin(RL+RDS2min)\nwhere\n•VOUTmin=minimum achievable output voltage\n•Ontimemin =minimum controllable on-time (135 nsmaximum)\n•ƒsmax =maximum switching frequency including tolerance\n•VINmax =maximum input voltage\n•IOUTmin=minimum load current\n•RDS1min=minimum high-side MOSFET on-resistance (36to32mΩtypical)\n•RDS2min=minimum low-side MOSFET on-resistance (19mΩtypical)\n•RL=series resistance ofoutput inductor (30)\n8.2.2.10 Compensation Component Selection\nThere areseveral industry techniques used tocompensate DC-DC regulators. The method presented here is\neasy tocalculate andyields high phase margins. Formost conditions, theregulator hasaphase margin between\n60and90degrees. The method presented here ignores theeffects oftheslope compensation thatisinternal to\ntheTPS54620. Because theslope compensation isignored, theactual cross over frequency isusually lower than\nthecrossover frequency used inthecalculations. Use WEBENCH software foramore accurate design.\nFirst, themodulator pole, ƒpmod, and theesrzero, ƒzmod must becalculated using Equation 31and\nEquation 32.ForCout, useaderated value of22.4 µF.useEquation 33andEquation 34toestimate astarting\npoint fortheclosed-loop crossover frequency ƒco.Then therequired compensation components may bederived.\nForthisdesign example, ƒpmod is12.9 kHz andƒzmod is2730 kHz. Equation 33isthegeometric mean ofthe\nmodulator pole andtheESR zero andEquation 34isthegeometric mean ofthemodulator pole andonehalfthe\nswitching frequency. Use afrequency near thelower ofthese twovalues astheintended crossover frequency\nƒco.Inthiscase Equation 33yields 175kHz andEquation 34yields 55.7 kHz. The lower value is55.7 kHz. A\nslightly higher frequency of60.5 kHzischosen astheintended crossover frequency.\n(31)\n(32)\n(33)\n1\n2f/c112/c61/c215 /c215 /c215pR2 Cp\nVout CoutC3Iout R2/c215/c61/c215\n2\nea psc Vout CoutR2gm Vref gm/c215 /c215 /c215/c61/c215 /c215f/c112\n2ff f/c61 /c215swco pmod\n29TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated(34)\nNow thecompensation components canbecalculated. First calculate thevalue forR2which sets thegain ofthe\ncompensated network atthecrossover frequency. Use Equation 35todetermine thevalue ofR2.\n(35)\nNext calculate thevalue ofC3. Together with R2, C3places acompensation zero atthemodulator pole\nfrequency. Equation 36todetermine thevalue ofC3.\n(36)\nUsing Equation 35andEquation 36thestandard values forR2andC3are1.69 kΩand8200 pF.\nAnadditional high frequency pole can beused ifnecessary byadding acapacitor inparallel with theseries\ncombination ofR2andC3.Thepole frequency isgiven byEquation 37.This pole isnotused inthisdesign.\n(37)\nCopyright © 2016, Texas Instruments Incorporated\n30TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8.2.2.11 Fast Transient Considerations\nInapplications where fasttransient responses areimportant, theapplication circuit inFigure 34canbemodified\nasshown inFigure 35,which isacustomized reference design (PMP4854-2, REV.B).\nThefrequency responses ofFigure 35isshown inFigure 36.Thecrossover frequency ispushed much higher to\n118kHzandthephase margin isabout 57degrees.\nFormore information about Type IIandType IIIfrequency compensation circuits, refer totheDesigning Type III\nCompensation forCurrent Mode Step-Down Converters (SLVA352) andTPS54620 &TPS54XXX Current-Mode\nStep-Down Converter Design Calculator (SLVC219) data sheet.\nFigure 35.3.3-V Output Power Supply Design (PMP4854-2) With Fast Transients\nFigure 36.Closed-Loop Response forPMP4854-2\nVin□=□10□V□/□div\nEN□=□2□V□/□div\nSS/TR□=□1□V□/□div\nVout□=□2□V□/□div\nTime□=□2□msec□/□div\nVin□=□10□V□/□div\nEN□=□2□V□/□div\nSS/TR□=□1□V□/□div\nVout□=□2□V□/□div\nTime□=□2□msec□/□div\nVin□=□5□V□/□div\nVout□=□2□V□/□div\nVout□starting□from□pre-bias□voltage\nTime□=□20□msec□/□div\nVin□=□10□V□/□div\nEN□=□2□V□/□div\nSS/TR□=□1□V□/□div\nVout□=□2□V□/□div\nTime□=□2□msec□/□div\nVin□=□10□V□/□div\nEN□=□2□V□/□div\nSS/TR□=□1□V□/□div\nVout□=□2□V□/□div\nTime□=□2□msec□/□div\nVout□=□50□mV□/□div□(ac□coupled)\nIout□=□2A /□div□(1.5 A to□4.5□load□step)\nTime□=□500 μsec□/□div\n31TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 37.Load TransientFigure 38.Start-Up With VIN\nFigure 39.Start-Up With EN Figure 40.Start-Up With Prebias\nFigure 41.Shutdown With VIN Figure 42.Shutdown With EN\n-0.05-0.04-0.03-0.02-0.0100.010.020.030.040.05\n8 9 10 11 12 13 14 15 16 17\nInput□Voltage□-□VPercent Regulation - %Io□=□0AIo□=□3A\nIo□=□6A\n-60-50-40-30-20-100102030405060\nFrequency□-□Hz-180-150-120-90-60-300306090120150180\nGain□-□dB10 100 1000 10000 100000 1000000Phase□-□DegPhase\nGain\nVin□=□200□mV□/□div□(ac□coupled)\nPH□=□5□V□/□div\nTime□=□1 μsec□/□div\nVin□=□200□mV□/□div□(ac□coupled)\nPH□=□5□V□/□div\nTime□=□1 μsec□/□div\nVout□=□10□mV□/□div□(ac□coupled)\nPH□=□5□V□/□div\nTime□=□1 μsec□/□div\nVout□=□10□mV□/□div□(ac□coupled)\nPH□=□5□V□/□div\nTime□=□1 μsec□/□div\n32TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFigure 43.Output Voltage Ripple With NoLoad Figure 44.Output Voltage Ripple With FullLoad\nFigure 45.Input Voltage Ripple With NoLoadFigure 46.Input Voltage Ripple With FullLoad\nFigure 47.Closed-Loop Response Figure 48.Line Regulation\nT =□room□temperature,\nno□air□flowA\n255075100125150\n0 0.5 1 1.5 2 2.5 3 3.5 4\nPic□-□IC□Power□Dissipation□-□WT -□Junction□Temperature□-□°CJ\n50556065707580859095100\n0 1 2 3 4 5 6\nLoad□Current□- AEfficiency□-□%\nVIN□=□12□V\nFsw□=□500□kHzVOUT =□5□V\nVOUT =□3.3□V\nVOUT =□1.8□V\nVOUT =□1.2□V\nVOUT =□0.8□V\nTjmax□=□150□°C,\nno□air□flow\n255075100125150\n0 0.5 1 1.5 2 2.5 3 3.5 4\nP -□IC□Power□Dissipation□-□WDT -□Maximum Ambient□Temperature□-□°CA\nV =□12□V,\nV =□3.3□V,\nFsw□=□480□kHz,\nroom□temp,□no□air□flowIN\nOUT\n255075100125150\n0 1 2 3 4 5 6\nLoad□Current□- AT -□Maximum Ambient□Temperature□-□°CA\n-0.05-0.04-0.03-0.02-0.0100.010.020.030.040.05\n0 1 2 3 4 5 6 7 8\nOutput□Current□- AVin□=□12□V\nPercent□Regulation□-□%\n0.000010.00010.0010.010.1110\n0.001 0.01 0.1 1 10\nTrack□In□Voltage□-□VOutput□Voltage□-□V\n0.000010.00010.0010.010.1110\nVsense□Voltage□-□VVout\nIdeal□Vsense Vsense\n33TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedFigure 49.Load Regulation Figure 50.Tracking Performance\nFigure 51.Maximum Ambient Temperature vsLoad\nCurrentFigure 52.Maximum Ambient Temperature vsICPower\nDissipation\nFigure 53.Junction Temperature vsICPower Dissipation Figure 54.Efficiency vsLoad Current\n34TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nThe TPS54620 isdesigned tooperate from aninput voltage supply range between 4.5Vand17V.This supply\nvoltage must bewell regulated. Power supplies must bewell bypassed forproper electrical performance. This\nincludes aminimum ofone4.7-µF(after de-rating) ceramic capacitor, type X5R orbetter from PVIN toGND, and\nfrom VINtoGND. Additional local ceramic bypass capacitance may berequired insystems with small input ripple\nspecifications, inaddition tobulk capacitance iftheTPS54620 device islocated more than afewinches away\nfrom itsinput power supply. Insystems with anauxiliary power railavailable, thepower stage input, PVIN, and\ntheanalog power input, VIN, may operate from separate input supplies. See Figure 55(layout recommendation)\nforrecommended bypass capacitor placement.\n10Layout\n10.1 Layout Guidelines\n•Layout isacritical portion ofgood power supply design. See Figure 55foraPCB layout example.\n•The toplayer contains themain power traces forVIN, VOUT, and VPHASE. Also, onthetoplayer are\nconnections fortheremaining pins oftheTPS54620 andalarge top-side area filled with ground.\n•The toplayer ground area must beconnected totheinternal ground layer(s) using vias attheinput bypass\ncapacitor, theoutput filter capacitor anddirectly under theTPS54620 device toprovide athermal path from\ntheexposed thermal padland toground.\n•TheGND pinmust betieddirectly tothepower padunder theICandthepower pad.\n•Foroperation atfullrated load, thetopside ground area together with theinternal ground plane, must provide\nadequate heat dissipating area.\n•There areseveral signals paths that conduct fastchanging currents orvoltages that caninteract with stray\ninductance orparasitic capacitance togenerate noise ordegrade thepower supplies performance.\n•Tohelp eliminate these problems, thePVIN pinmust bebypassed toground with alowESR ceramic bypass\ncapacitor with X5R orX7R dielectric.\n•Take care tominimize theloop area formed bythebypass capacitor connections, thePVIN pins, and the\nground connections.\n•TheVINpinmust also bebypassed toground using alowESR ceramic capacitor with X5R orX7R dielectric.\n•Make sure toconnect thiscapacitor tothequite analog ground trace rather than thepower ground trace of\nthePVIn bypass capacitor.\n•Since thePHconnection istheswitching node, theoutput inductor must beplaced close tothePHpins, and\nthearea ofthePCB conductor minimized toprevent excessive capacitive coupling.\n•Theoutput filter capacitor ground must usethesame power ground trace asthePVIN input bypass capacitor.\n•Trytominimize thisconductor length while maintaining adequate width.\n•Thesmall signal components must begrounded totheanalog ground path asshown.\n•Allsensitive analog traces and components such asVSENSE, RT/CLK and COMP must beplaced away\nfrom high-voltage switching nodes such asPH,BOOT andtheoutput inductor toavoid noise coupling.\n•The output voltage sense trace must beconnected tothepositive terminal ofone output capacitor inthe\ndesign, with thebest high frequency characteristics. The output voltage willbemost tightly regulated atthe\nvoltage sense point.\n•The RT/CLK pinissensitive tonoise sotheRTresistor must beplaced asclose aspossible totheICand\nrouted with minimal lengths oftrace.\n•Theadditional external components canbeplaced approximately asshown.\n•Itmay bepossible toobtain acceptable performance with alternate PCB layouts, however thislayout has\nbeen shown toproduce good results andismeant asaguideline.\n•Land pattern andstencil information isprovided inthedata sheet addendum.\n•Thedimension andoutline information isforthestandard RHL (S-PVQFN-N14) package.\n•There may beslight differences between the provided data and actual lead frame used onthe\nTPS54620RGY package. The RGY package isidentical totheRHL package. The RHL footprint should be\nused forboth packages.\nRT/CLK\nGND\nPVIN\nVIN\nVSENSE COMPSS/TRENPHBOOTPWRGD\nGND\nPVIN PHPHEXPOSED THERMAL\nPAD AREA\nCOMPENSATION\nNETWORKBOOT\nCAPACITORPVIN\nINPUT\nBYPASS\nCAPACITOR\nVOUTTOPSIDE\nGROUND\nAREA\nVIA to□Ground□PlaneOUTPUT\nINDUCTOROUTPUT\nFILTER\nCAPACITORFREQUENCY SET RESISTOR\nSLOW□START\nCAPACITOR\nANALOG□GROUND TRACEVIN\nINPUT\nBYPASS\nCAPACITORVINPVIN\nUVLO□SET\nRESISTORS\nFEEDBACK\nRESISTORS\nEtch□Under□Component0.010□in.□Diameter\nThermal□VIA to□Ground□Plane\n35TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated10.2 Layout Example\nFigure 55.PCB Layout\n36TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments IncorporatedLayout Example (continued)\nFigure 56.Ultra-Small PCB Layout Using TPS54620 (PMP4854-2)\n10.3 Estimated Circuit Area\nThe estimated printed-circuit board area forthecomponents used inthedesign ofFigure 34is0.58. in2(374\nmm2).This area does notinclude testpoints orconnectors.\nThe board area canbefurther reduced ifsize isabigconcern inanapplication. Figure 56shows theprinted\ncircuit board layout forPMP4854-2 asshown inFigure 35whose board area isassmall as17.27 mm×11.30\nmm.\n10.4 Thermal Consideration\nFigure 57.Thermal Signature ofTPS54620EVM-374 Operating at\nVIN=12V,VOUT=3.3V,6A,TA=Room Temperature\n37TPS54620\nwww.ti.com SLVS949F –MAY 2009 –REVISED MAY 2017\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Custom Design With WEBENCH Tools\nClick here tocreate acustom design using theTPS54620 device with theWEBENCH®Power Designer.\n1.Start byentering theVIN,VOUT,andIOUTrequirements.\n2.Optimize thedesign forkeyparameters likeefficiency, footprint, and cost byusing theoptimizer dialand\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides acustomized schematic and alistofmaterials with real-time pricing\nandcomponent availability.\n4.Inmost cases, users willalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare thedesign with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nSwitcherPro, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n38TPS54620\nSLVS949F –MAY 2009 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: TPS54620Submit Documentation Feedback Copyright ©2009 –2017, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n905-5462001 ACTIVE VQFN RGY 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54620\nTPS54620RGYR ACTIVE VQFN RGY 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54620\nTPS54620RGYT ACTIVE VQFN RGY 14250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54620\nTPS54620RHLR ACTIVE VQFN RHL 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54620\nTPS54620RHLT ACTIVE VQFN RHL 14250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54620\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54620RGYR VQFN RGY 143000 330.0 12.43.753.751.158.012.0 Q1\nTPS54620RGYT VQFN RGY 14250 180.0 12.43.753.751.158.012.0 Q1\nTPS54620RGYT VQFN RGY 14250 180.0 12.5 3.83.81.18.012.0 Q1\nTPS54620RHLR VQFN RHL143000 330.0 12.43.753.751.158.012.0 Q1\nTPS54620RHLT VQFN RHL14250 180.0 12.43.753.751.158.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 4-Dec-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54620RGYR VQFN RGY 143000 367.0 367.0 35.0\nTPS54620RGYT VQFN RGY 14250 210.0 185.0 35.0\nTPS54620RGYT VQFN RGY 14250 205.0 200.0 33.0\nTPS54620RHLR VQFN RHL 143000 367.0 367.0 35.0\nTPS54620RHLT VQFN RHL 14250 210.0 185.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 4-Dec-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\n3.65\n3.35\n3.653.35\n1.00.8\n0.050.00\n2X 2\n8X 0.52X 1.5 2.05 0.1\n14X 0.50.3\n2X 0.5514X 0.300.18\n4X 0.2(0.2) TYP\n2X (0.325)\n4228405/A   01/2022VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n0.08 C\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nSYMM\nSYMM\nPIN 1 ID\n(45X 0.3)0.1 C A B\n0.05 C167 8\n9\n13\n14215AB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(3.3)(3.3)14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP(0.2) TYP\nVIA(2.05)(2.05)\n(0.845)(0.845)\n(1.5)(0.55)4X (0.2)\n2X (0.525)4X\n(R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMM\nSYMMMETAL UNDERSOLDER MASK\nSOLDER MASK OPENING1\n2\n6\n7 891314\n15\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)METAL UNDERSOLDER MASK\nSOLDER MASKOPENINGEXPOSED\nMETAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP\n(3.3)(1.5)(0.55)(3.3)(0.56)(0.56)\n4X (0.92)\n4X (0.92)4X (0.2)\n2X (0.73)\n2X (0.205)\n4X (R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n79% PRINTED COVERAGE BY AREA\nSCALE: 25XSYMM\nSYMM1\n2\n6\n7 891314\n15\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54620RGYT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5V to 17V
  - Power Stage Input Voltage (PVIN): 1.6V to 17V
  - Output Voltage Reference: 0.8V ± 1%

- **Current Ratings:**
  - Maximum Output Current: 6A
  - High-Side Switch Current Limit: 8A to 11A
  - Low-Side Switch Sourcing Current Limit: 7A to 10A
  - Low-Side Switch Sinking Current Limit: 2.3A

- **Power Consumption:**
  - Shutdown Quiescent Current: 2 µA (typical)
  - Operating Non-Switching Supply Current: 600 µA to 800 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C

- **Package Type:**
  - VQFN (14 pins), dimensions: 3.50 mm x 3.50 mm

- **Special Features:**
  - Integrated 26 mΩ and 19 mΩ MOSFETs
  - Adjustable Slow Start and Power Sequencing
  - Monotonic Start-Up into Prebiased Outputs
  - Power Good Output Monitor
  - Adjustable Input Undervoltage Lockout
  - Synchronization to External Clock
  - Low 2 µA Shutdown Quiescent Current
  - Thermal Shutdown Protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS54620 is a highly integrated, synchronous step-down (buck) DC-DC converter designed for high efficiency and compact designs. It features integrated high-side and low-side MOSFETs, allowing it to deliver up to 6A of output current with a wide input voltage range. The device employs peak current mode control, which simplifies external frequency compensation and enhances performance during line and load transients. 

**Typical Applications:**
The TPS54620 is suitable for various applications, including:
- High-density distributed power systems
- High-performance point-of-load regulation
- Broadband, networking, and optical communications infrastructure
- General-purpose DC-DC conversion in consumer electronics and industrial applications

This component is ideal for designs requiring efficient power management with minimal external components, making it a popular choice in modern electronic systems.