// Seed: 755666141
macromodule module_0 (
    id_1#(.id_2(1)),
    id_3
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign module_2.id_7 = 0;
endmodule : SymbolIdentifier
module module_1;
  always_comb {"", id_1, 1} <= 1 - 1'b0 & 1'b0;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
  id_4(
      1, 1
  );
  tri0 id_5, id_6 = 1 - id_6, id_7;
  uwire id_8 = 1;
endmodule
module module_2 (
    input  wor  id_0,
    output wand id_1
);
  supply0 id_3, id_4, id_5, id_6, id_7 = 1;
  assign id_7 = 1 - 1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
