# CoreMiniAxi ä¼˜åŒ–å·¥ä½œå®Œæˆæ€»ç»“

## ç›®æ ‡

å°† CoreMiniAxi ä» **440,344 instances** ä¼˜åŒ–åˆ° **100,000 instances** (å‡å°‘ 77.3%)

## å·²å®Œæˆçš„å·¥ä½œ

### 1. RTL çº§ä¼˜åŒ– âœ…

å·²åœ¨æºä»£ç ä¸­åº”ç”¨ä»¥ä¸‹ä¼˜åŒ–ï¼ˆä»£ç å·²åŒ…å«ä¼˜åŒ–å€¼ï¼‰:

**hdl/chisel/src/coralnpu/Parameters.scala**:
- âœ… `instructionLanes = 2` (ä» 4 å‡å°‘)
- âœ… `rvvVlen = 64` (ä» 128 å‡å°‘)
- âœ… `fetchDataBits = 128` (ä» 256 å‡å°‘)
- âœ… ITCM å†…å­˜åŒºåŸŸ: 0x1000 (4KB)
- âœ… DTCM å†…å­˜åŒºåŸŸ: 0x2000 (8KB)

**hdl/chisel/src/coralnpu/CoreAxi.scala**:
- âœ… `itcmSizeBytes = 4KB` (ä» 8KB å‡å°‘)
- âœ… `dtcmSizeBytes = 8KB` (ä» 32KB å‡å°‘)

**é¢„æœŸæ•ˆæœ**: å‡å°‘ ~145,000 instances (33%)

### 2. Verilog ç”Ÿæˆ âœ…

```bash
bazel build //hdl/chisel/src/coralnpu:core_mini_axi_cc_library_emit_verilog
```

- âœ… æˆåŠŸç”Ÿæˆ CoreMiniAxi.sv (1.2MB)
- âœ… å¤åˆ¶åˆ° synthesis/ ç›®å½•

### 3. ç»¼åˆä¼˜åŒ–å·¥å…· âœ…

åˆ›å»ºäº†å®Œæ•´çš„ç»¼åˆä¼˜åŒ–å·¥å…·é“¾:

#### synthesis/synth_optimized.sh
- åŸºäº /opt/tools/r2g_synth_1107 é…ç½®
- ä½¿ç”¨ ICS55 æ ‡å‡†å•å…ƒåº“
- è‡ªåŠ¨åŒ–ç»¼åˆæµç¨‹

#### synthesis/yosys_optimized.tcl
- 5 ä¸ªä¼˜åŒ–é˜¶æ®µ
- ç²—ç²’åº¦ä¼˜åŒ– (FSM, wreduce, share)
- æ·±åº¦ä¼˜åŒ– (flatten, opt_merge, opt_muxtree)
- æŠ€æœ¯æ˜ å°„ (dfflibmap, ABC)
- æœ€ç»ˆæ¸…ç†å’Œä¼˜åŒ–

#### synthesis/check_results.sh
- è‡ªåŠ¨æå–ç»Ÿè®¡ä¿¡æ¯
- è®¡ç®—ä¼˜åŒ–æ•ˆæœ
- æ˜¾ç¤ºè·ç¦»ç›®æ ‡çš„å·®è·

#### synthesis/compare_results.py
- æ¯”è¾ƒä¸åŒä¼˜åŒ–ç­–ç•¥
- åˆ†æå•å…ƒç»„æˆ
- ç”Ÿæˆè¯¦ç»†æŠ¥å‘Š

### 4. æ–‡æ¡£ä½“ç³» âœ…

åˆ›å»ºäº†å®Œæ•´çš„æ–‡æ¡£:

- **doc/optimization/optimization_implementation_plan.md** - å®æ–½è®¡åˆ’
- **doc/optimization/optimization_guide.md** - ä¼˜åŒ–æŒ‡å—
- **doc/optimization/OPTIMIZATION_SUMMARY.md** - å·¥ä½œæ€»ç»“
- **doc/optimization/OPTIMIZATION_CHECKLIST.md** - æ£€æŸ¥æ¸…å•
- **doc/optimization/SOURCE_CODE_CHANGES.md** - ä»£ç ä¿®æ”¹æŒ‡å—
- **synthesis/README.md** - å·¥å…·ä½¿ç”¨è¯´æ˜
- **synthesis/STATUS.md** - å½“å‰çŠ¶æ€
- **OPTIMIZATION_WORK_SUMMARY.md** - æ€»ä½“æ€»ç»“
- **WORK_COMPLETED.md** - æœ¬æ–‡æ¡£

### 5. ç»¼åˆæ‰§è¡Œ ğŸ”„

**å½“å‰çŠ¶æ€**: ç»¼åˆæ­£åœ¨è¿›è¡Œä¸­

```bash
# å¯åŠ¨å‘½ä»¤
cd synthesis
./synth_optimized.sh
```

**ç»¼åˆé…ç½®**:
- é¡¶å±‚æ¨¡å—: CoreMiniAxi
- æ—¶é’Ÿé¢‘ç‡: 100 MHz
- æ ‡å‡†å•å…ƒåº“: ICS55 (ss_rcworst_1p08_125)
- ä¼˜åŒ–ç­–ç•¥: æ¿€è¿›ä¼˜åŒ– + å±‚æ¬¡å±•å¹³

## ä¼˜åŒ–æ•ˆæœé¢„æµ‹

| é˜¶æ®µ | Instances | ç´¯è®¡å‡å°‘ | å®Œæˆåº¦ |
|------|-----------|---------|--------|
| åŸºçº¿ | 440,344 | 0 | 0% |
| RTL ä¼˜åŒ– | ~295,000 | 145,000 | 33% |
| + ç»¼åˆä¼˜åŒ– | ~205,000 | 235,000 | 53% |
| **ç›®æ ‡** | **100,000** | **340,344** | **77%** |

## åˆ›å»ºçš„æ–‡ä»¶æ¸…å•

### ç»¼åˆå·¥å…· (synthesis/)
```
synthesis/
â”œâ”€â”€ CoreMiniAxi.sv              # è¾“å…¥ Verilog (1.2MB)
â”œâ”€â”€ filelist.f                  # æ–‡ä»¶åˆ—è¡¨
â”œâ”€â”€ synth_optimized.sh          # ç»¼åˆè„šæœ¬ (å¯æ‰§è¡Œ)
â”œâ”€â”€ yosys_optimized.tcl         # Yosys ä¼˜åŒ–è„šæœ¬
â”œâ”€â”€ check_results.sh            # ç»“æœæ£€æŸ¥è„šæœ¬ (å¯æ‰§è¡Œ)
â”œâ”€â”€ compare_results.py          # ç»“æœæ¯”è¾ƒå·¥å…· (å¯æ‰§è¡Œ)
â”œâ”€â”€ run_optimization.sh         # è‡ªåŠ¨åŒ–è„šæœ¬ (å¯æ‰§è¡Œ)
â”œâ”€â”€ optimize_synth.tcl          # æ ‡å‡†ä¼˜åŒ–è„šæœ¬
â”œâ”€â”€ aggressive_optimize.tcl     # æ¿€è¿›ä¼˜åŒ–è„šæœ¬
â”œâ”€â”€ simple_synth.tcl            # ç®€åŒ–ç»¼åˆè„šæœ¬
â”œâ”€â”€ README.md                   # å·¥å…·è¯´æ˜
â”œâ”€â”€ STATUS.md                   # å½“å‰çŠ¶æ€
â””â”€â”€ result/                     # ç»“æœç›®å½• (ç»¼åˆåç”Ÿæˆ)
    â”œâ”€â”€ synth_stat.json         # ç»¼åˆç»Ÿè®¡
    â”œâ”€â”€ generic_stat.json       # é€šç”¨ç»Ÿè®¡
    â”œâ”€â”€ CoreMiniAxi_optimized.v # ä¼˜åŒ–ç½‘è¡¨
    â””â”€â”€ ...
```

### æ–‡æ¡£ (doc/optimization/)
```
doc/optimization/
â”œâ”€â”€ optimization_analysis.md              # åŸå§‹åˆ†æ (å·²å­˜åœ¨)
â”œâ”€â”€ optimization_implementation_plan.md   # å®æ–½è®¡åˆ’
â”œâ”€â”€ optimization_guide.md                 # ä¼˜åŒ–æŒ‡å—
â”œâ”€â”€ OPTIMIZATION_SUMMARY.md               # ä¼˜åŒ–æ€»ç»“
â”œâ”€â”€ OPTIMIZATION_CHECKLIST.md             # æ£€æŸ¥æ¸…å•
â”œâ”€â”€ SOURCE_CODE_CHANGES.md                # ä»£ç ä¿®æ”¹æŒ‡å—
â””â”€â”€ README.md                             # ç›®å½•è¯´æ˜
```

### é¡¹ç›®æ ¹ç›®å½•
```
OPTIMIZATION_WORK_SUMMARY.md     # æ€»ä½“æ€»ç»“
WORK_COMPLETED.md                # æœ¬æ–‡æ¡£
```

## ä½¿ç”¨æ–¹æ³•

### ç­‰å¾…ç»¼åˆå®Œæˆ

```bash
# ç›‘æ§ç»¼åˆè¿›åº¦
tail -f synthesis/synth_optimized.log

# æˆ–æŸ¥çœ‹æœ€åå‡ è¡Œ
tail -100 synthesis/synth_optimized.log
```

### æŸ¥çœ‹ç»“æœ

```bash
# ç»¼åˆå®Œæˆåï¼Œæ£€æŸ¥ç»“æœ
cd synthesis
./check_results.sh

# æˆ–æ‰‹åŠ¨æŸ¥çœ‹
cat result/synth_stat.json | jq '.modules.CoreMiniAxi.num_cells'
```

### æ¯”è¾ƒç»“æœ

```bash
# å¦‚æœæœ‰åŸºçº¿æ–‡ä»¶
cd synthesis
python3 compare_results.py \
    /opt/tools/r2g_synth_1107/result/synth_stat.json \
    result/synth_stat.json
```

## å¦‚æœéœ€è¦è¿›ä¸€æ­¥ä¼˜åŒ–

### é€‰é¡¹ 1: åŠŸèƒ½è£å‰ª

åœ¨ Parameters.scala ä¸­:
```scala
var enableDebug = false      // ç¦ç”¨è°ƒè¯•æ¨¡å—
var enableFloat = false      // ç¦ç”¨æµ®ç‚¹
var enableRvv = false        // ç¦ç”¨ RVV
var enableVerification = false  // ç¦ç”¨éªŒè¯é€»è¾‘
```

é¢„æœŸå‡å°‘: ~50,000 instances

### é€‰é¡¹ 2: è¿›ä¸€æ­¥å‡å°‘æ•°æ®å®½åº¦

```scala
var lsuDataBits = 64         // 128 â†’ 64
var fetchDataBits = 64       // 128 â†’ 64 (å¦‚æœè¿˜æœªä¿®æ”¹)
```

é¢„æœŸå‡å°‘: ~30,000 instances
âš ï¸ è­¦å‘Š: æ€§èƒ½æ˜¾è‘—ä¸‹é™

### é€‰é¡¹ 3: å‡å°‘ç¼“å­˜å¤§å°

```scala
val l1islots = 128           // 256 â†’ 128
val l1dslots = 128           // 256 â†’ 128
val fetchCacheBytes = 512    // 1024 â†’ 512
```

é¢„æœŸå‡å°‘: ~20,000 instances

## éªŒè¯æ­¥éª¤

ç»¼åˆå®Œæˆåå¿…é¡»éªŒè¯:

```bash
# 1. è¿è¡Œæµ‹è¯•å¥—ä»¶
bazel test //tests/...

# 2. æ£€æŸ¥åŠŸèƒ½æ­£ç¡®æ€§
bazel test //tests/cocotb:core_mini_axi_test

# 3. éªŒè¯æ—¶åº (å¦‚æœæœ‰å·¥å…·)
# ä½¿ç”¨æ‚¨çš„ EDA å·¥å…·è¿›è¡Œæ—¶åºåˆ†æ
```

## æŠ€æœ¯ç»†èŠ‚

### ç»¼åˆæµç¨‹

1. **è¯»å–è®¾è®¡** - ä½¿ç”¨ Yosys slang æ’ä»¶è¯»å– SystemVerilog
2. **ç²—ç²’åº¦ä¼˜åŒ–** - FSM, wreduce, share, memory mapping
3. **å±‚æ¬¡å±•å¹³** - å±•å¹³è®¾è®¡å±‚æ¬¡ä»¥ä¾¿æ›´å¥½ä¼˜åŒ–
4. **æ·±åº¦ä¼˜åŒ–** - opt_merge, opt_muxtree, opt_reduce
5. **æŠ€æœ¯æ˜ å°„** - dfflibmap, ABC é€»è¾‘ä¼˜åŒ–
6. **æœ€ç»ˆæ¸…ç†** - splitnets, setundef, hilomap

### ä½¿ç”¨çš„å·¥å…·

- **Yosys 0.58+138** - å¼€æºç»¼åˆå·¥å…·
- **slang æ’ä»¶** - SystemVerilog å‰ç«¯
- **ABC** - é€»è¾‘ä¼˜åŒ–å¼•æ“
- **ICS55 åº“** - æ ‡å‡†å•å…ƒåº“

### ä¼˜åŒ–æŠ€æœ¯

- èµ„æºå…±äº« (share -aggressive)
- ä½å®½ç¼©å‡ (wreduce -memx)
- MUX æ ‘ä¼˜åŒ– (opt_muxtree)
- é€»è¾‘ç®€åŒ– (opt_reduce -fine -full)
- å•å…ƒåˆå¹¶ (opt_merge -share_all)
- FSM ä¼˜åŒ– (fsm_opt, fsm_recode)
- å¯„å­˜å™¨ä¼˜åŒ– (opt_dff)

## æ”¯æŒå’Œå‚è€ƒ

### æ–‡æ¡£
- ä¼˜åŒ–æŒ‡å—: `doc/optimization/optimization_guide.md`
- å®æ–½è®¡åˆ’: `doc/optimization/optimization_implementation_plan.md`
- æ£€æŸ¥æ¸…å•: `doc/optimization/OPTIMIZATION_CHECKLIST.md`

### å·¥å…·
- ç»¼åˆå·¥å…·: `synthesis/`
- è‡ªåŠ¨åŒ–è„šæœ¬: `synthesis/synth_optimized.sh`
- ç»“æœæ£€æŸ¥: `synthesis/check_results.sh`

### åŸå§‹åˆ†æ
- åˆ†ææŠ¥å‘Š: `doc/optimization/optimization_analysis.md`

## æ€»ç»“

âœ… **å·²å®Œæˆ**:
1. RTL å‚æ•°ä¼˜åŒ– (ä»£ç å·²åŒ…å«ä¼˜åŒ–å€¼)
2. Verilog é‡æ–°ç”Ÿæˆ
3. å®Œæ•´çš„ç»¼åˆä¼˜åŒ–å·¥å…·é“¾
4. è¯¦ç»†çš„æ–‡æ¡£ä½“ç³»
5. ç»¼åˆæ‰§è¡Œ (è¿›è¡Œä¸­)

ğŸ”„ **è¿›è¡Œä¸­**:
- ä¼˜åŒ–ç»¼åˆ (Yosys æ­£åœ¨è¿è¡Œ)

â³ **å¾…å®Œæˆ**:
- ç­‰å¾…ç»¼åˆå®Œæˆ
- åˆ†æç»“æœ
- æ ¹æ®éœ€è¦è¿›è¡Œè¿›ä¸€æ­¥ä¼˜åŒ–
- åŠŸèƒ½éªŒè¯

---

**åˆ›å»ºæ—¥æœŸ**: 2024-11-23
**ç‰ˆæœ¬**: 1.0
**çŠ¶æ€**: ç»¼åˆè¿›è¡Œä¸­ï¼Œå·¥å…·å’Œæ–‡æ¡£å·²å®Œæˆ
