

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat Nov 08 23:44:47 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 05/12/2024 GMT
    17                           ; 
    18                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4520 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000FE0                     bsr             equ	4064
    51   000FE9                     fsr0            equ	4073
    52   000FEA                     fsr0h           equ	4074
    53   000FE9                     fsr0l           equ	4073
    54   000FE1                     fsr1            equ	4065
    55   000FE2                     fsr1h           equ	4066
    56   000FE1                     fsr1l           equ	4065
    57   000FD9                     fsr2            equ	4057
    58   000FDA                     fsr2h           equ	4058
    59   000FD9                     fsr2l           equ	4057
    60   000FEF                     indf0           equ	4079
    61   000FE7                     indf1           equ	4071
    62   000FDF                     indf2           equ	4063
    63   000FF2                     intcon          equ	4082
    64   000000                     nvmcon          equ	0
    65   000FF9                     pcl             equ	4089
    66   000FFA                     pclath          equ	4090
    67   000FFB                     pclatu          equ	4091
    68   000FEB                     plusw0          equ	4075
    69   000FE3                     plusw1          equ	4067
    70   000FDB                     plusw2          equ	4059
    71   000FED                     postdec0        equ	4077
    72   000FE5                     postdec1        equ	4069
    73   000FDD                     postdec2        equ	4061
    74   000FEE                     postinc0        equ	4078
    75   000FE6                     postinc1        equ	4070
    76   000FDE                     postinc2        equ	4062
    77   000FEC                     preinc0         equ	4076
    78   000FE4                     preinc1         equ	4068
    79   000FDC                     preinc2         equ	4060
    80   000FF3                     prod            equ	4083
    81   000FF4                     prodh           equ	4084
    82   000FF3                     prodl           equ	4083
    83   000FD8                     status          equ	4056
    84   000FF5                     tablat          equ	4085
    85   000FF6                     tblptr          equ	4086
    86   000FF7                     tblptrh         equ	4087
    87   000FF6                     tblptrl         equ	4086
    88   000FF8                     tblptru         equ	4088
    89   000FFD                     tosl            equ	4093
    90   000FE8                     wreg            equ	4072
    91   000F80                     PORTA           equ	3968	;# 
    92   000F81                     PORTB           equ	3969	;# 
    93   000F82                     PORTC           equ	3970	;# 
    94   000F83                     PORTD           equ	3971	;# 
    95   000F84                     PORTE           equ	3972	;# 
    96   000F89                     LATA            equ	3977	;# 
    97   000F8A                     LATB            equ	3978	;# 
    98   000F8B                     LATC            equ	3979	;# 
    99   000F8C                     LATD            equ	3980	;# 
   100   000F8D                     LATE            equ	3981	;# 
   101   000F92                     TRISA           equ	3986	;# 
   102   000F92                     DDRA            equ	3986	;# 
   103   000F93                     TRISB           equ	3987	;# 
   104   000F93                     DDRB            equ	3987	;# 
   105   000F94                     TRISC           equ	3988	;# 
   106   000F94                     DDRC            equ	3988	;# 
   107   000F95                     TRISD           equ	3989	;# 
   108   000F95                     DDRD            equ	3989	;# 
   109   000F96                     TRISE           equ	3990	;# 
   110   000F96                     DDRE            equ	3990	;# 
   111   000F9B                     OSCTUNE         equ	3995	;# 
   112   000F9D                     PIE1            equ	3997	;# 
   113   000F9E                     PIR1            equ	3998	;# 
   114   000F9F                     IPR1            equ	3999	;# 
   115   000FA0                     PIE2            equ	4000	;# 
   116   000FA1                     PIR2            equ	4001	;# 
   117   000FA2                     IPR2            equ	4002	;# 
   118   000FA6                     EECON1          equ	4006	;# 
   119   000FA7                     EECON2          equ	4007	;# 
   120   000FA8                     EEDATA          equ	4008	;# 
   121   000FA9                     EEADR           equ	4009	;# 
   122   000FAB                     RCSTA           equ	4011	;# 
   123   000FAB                     RCSTA1          equ	4011	;# 
   124   000FAC                     TXSTA           equ	4012	;# 
   125   000FAC                     TXSTA1          equ	4012	;# 
   126   000FAD                     TXREG           equ	4013	;# 
   127   000FAD                     TXREG1          equ	4013	;# 
   128   000FAE                     RCREG           equ	4014	;# 
   129   000FAE                     RCREG1          equ	4014	;# 
   130   000FAF                     SPBRG           equ	4015	;# 
   131   000FAF                     SPBRG1          equ	4015	;# 
   132   000FB0                     SPBRGH          equ	4016	;# 
   133   000FB1                     T3CON           equ	4017	;# 
   134   000FB2                     TMR3            equ	4018	;# 
   135   000FB2                     TMR3L           equ	4018	;# 
   136   000FB3                     TMR3H           equ	4019	;# 
   137   000FB4                     CMCON           equ	4020	;# 
   138   000FB5                     CVRCON          equ	4021	;# 
   139   000FB6                     ECCP1AS         equ	4022	;# 
   140   000FB6                     ECCPAS          equ	4022	;# 
   141   000FB7                     PWM1CON         equ	4023	;# 
   142   000FB7                     ECCP1DEL        equ	4023	;# 
   143   000FB8                     BAUDCON         equ	4024	;# 
   144   000FB8                     BAUDCTL         equ	4024	;# 
   145   000FBA                     CCP2CON         equ	4026	;# 
   146   000FBB                     CCPR2           equ	4027	;# 
   147   000FBB                     CCPR2L          equ	4027	;# 
   148   000FBC                     CCPR2H          equ	4028	;# 
   149   000FBD                     CCP1CON         equ	4029	;# 
   150   000FBE                     CCPR1           equ	4030	;# 
   151   000FBE                     CCPR1L          equ	4030	;# 
   152   000FBF                     CCPR1H          equ	4031	;# 
   153   000FC0                     ADCON2          equ	4032	;# 
   154   000FC1                     ADCON1          equ	4033	;# 
   155   000FC2                     ADCON0          equ	4034	;# 
   156   000FC3                     ADRES           equ	4035	;# 
   157   000FC3                     ADRESL          equ	4035	;# 
   158   000FC4                     ADRESH          equ	4036	;# 
   159   000FC5                     SSPCON2         equ	4037	;# 
   160   000FC6                     SSPCON1         equ	4038	;# 
   161   000FC7                     SSPSTAT         equ	4039	;# 
   162   000FC8                     SSPADD          equ	4040	;# 
   163   000FC9                     SSPBUF          equ	4041	;# 
   164   000FCA                     T2CON           equ	4042	;# 
   165   000FCB                     PR2             equ	4043	;# 
   166   000FCB                     MEMCON          equ	4043	;# 
   167   000FCC                     TMR2            equ	4044	;# 
   168   000FCD                     T1CON           equ	4045	;# 
   169   000FCE                     TMR1            equ	4046	;# 
   170   000FCE                     TMR1L           equ	4046	;# 
   171   000FCF                     TMR1H           equ	4047	;# 
   172   000FD0                     RCON            equ	4048	;# 
   173   000FD1                     WDTCON          equ	4049	;# 
   174   000FD2                     HLVDCON         equ	4050	;# 
   175   000FD2                     LVDCON          equ	4050	;# 
   176   000FD3                     OSCCON          equ	4051	;# 
   177   000FD5                     T0CON           equ	4053	;# 
   178   000FD6                     TMR0            equ	4054	;# 
   179   000FD6                     TMR0L           equ	4054	;# 
   180   000FD7                     TMR0H           equ	4055	;# 
   181   000FD8                     STATUS          equ	4056	;# 
   182   000FD9                     FSR2            equ	4057	;# 
   183   000FD9                     FSR2L           equ	4057	;# 
   184   000FDA                     FSR2H           equ	4058	;# 
   185   000FDB                     PLUSW2          equ	4059	;# 
   186   000FDC                     PREINC2         equ	4060	;# 
   187   000FDD                     POSTDEC2        equ	4061	;# 
   188   000FDE                     POSTINC2        equ	4062	;# 
   189   000FDF                     INDF2           equ	4063	;# 
   190   000FE0                     BSR             equ	4064	;# 
   191   000FE1                     FSR1            equ	4065	;# 
   192   000FE1                     FSR1L           equ	4065	;# 
   193   000FE2                     FSR1H           equ	4066	;# 
   194   000FE3                     PLUSW1          equ	4067	;# 
   195   000FE4                     PREINC1         equ	4068	;# 
   196   000FE5                     POSTDEC1        equ	4069	;# 
   197   000FE6                     POSTINC1        equ	4070	;# 
   198   000FE7                     INDF1           equ	4071	;# 
   199   000FE8                     WREG            equ	4072	;# 
   200   000FE9                     FSR0            equ	4073	;# 
   201   000FE9                     FSR0L           equ	4073	;# 
   202   000FEA                     FSR0H           equ	4074	;# 
   203   000FEB                     PLUSW0          equ	4075	;# 
   204   000FEC                     PREINC0         equ	4076	;# 
   205   000FED                     POSTDEC0        equ	4077	;# 
   206   000FEE                     POSTINC0        equ	4078	;# 
   207   000FEF                     INDF0           equ	4079	;# 
   208   000FF0                     INTCON3         equ	4080	;# 
   209   000FF1                     INTCON2         equ	4081	;# 
   210   000FF2                     INTCON          equ	4082	;# 
   211   000FF3                     PROD            equ	4083	;# 
   212   000FF3                     PRODL           equ	4083	;# 
   213   000FF4                     PRODH           equ	4084	;# 
   214   000FF5                     TABLAT          equ	4085	;# 
   215   000FF6                     TBLPTR          equ	4086	;# 
   216   000FF6                     TBLPTRL         equ	4086	;# 
   217   000FF7                     TBLPTRH         equ	4087	;# 
   218   000FF8                     TBLPTRU         equ	4088	;# 
   219   000FF9                     PCLAT           equ	4089	;# 
   220   000FF9                     PC              equ	4089	;# 
   221   000FF9                     PCL             equ	4089	;# 
   222   000FFA                     PCLATH          equ	4090	;# 
   223   000FFB                     PCLATU          equ	4091	;# 
   224   000FFC                     STKPTR          equ	4092	;# 
   225   000FFD                     TOS             equ	4093	;# 
   226   000FFD                     TOSL            equ	4093	;# 
   227   000FFE                     TOSH            equ	4094	;# 
   228   000FFF                     TOSU            equ	4095	;# 
   229   000F8A                     _LATBbits       set	3978
   230   000F93                     _TRISBbits      set	3987
   231                           
   232                           ; #config settings
   233                           
   234                           	psect	cinit
   235   000698                     __pcinit:
   236                           	callstack 0
   237   000698                     start_initialization:
   238                           	callstack 0
   239   000698                     __initialization:
   240                           	callstack 0
   241                           
   242                           ; Clear objects allocated to COMRAM (3 bytes)
   243   000698  6A0B               	clrf	(__pbssCOMRAM+2)& (0+255),c
   244   00069A  6A0A               	clrf	(__pbssCOMRAM+1)& (0+255),c
   245   00069C  6A09               	clrf	__pbssCOMRAM& (0+255),c
   246   00069E                     end_of_initialization:
   247                           	callstack 0
   248   00069E                     __end_of__initialization:
   249                           	callstack 0
   250   00069E  0100               	movlb	0
   251   0006A0  EF2F  F003         	goto	_main	;jump to C main() function
   252                           
   253                           	psect	bssCOMRAM
   254   000009                     __pbssCOMRAM:
   255                           	callstack 0
   256   000009                     _buf:
   257                           	callstack 0
   258   000009                     	ds	3
   259                           
   260                           	psect	cstackCOMRAM
   261   00000C                     __pcstackCOMRAM:
   262                           	callstack 0
   263   00000C                     _output_grb$0:
   264                           	callstack 0
   265   00000C                     set_only_led@g:
   266                           	callstack 0
   267   00000C                     
   268                           ; 1 bytes @ 0x0
   269   00000C                     	ds	1
   270   00000D                     set_only_led@b:
   271                           	callstack 0
   272   00000D                     _output_grb$1:
   273                           	callstack 0
   274                           
   275                           ; 2 bytes @ 0x1
   276   00000D                     	ds	1
   277   00000E                     set_only_led@r:
   278                           	callstack 0
   279   00000E                     
   280                           ; 1 bytes @ 0x2
   281   00000E                     	ds	1
   282   00000F                     
   283                           ; 1 bytes @ 0x3
   284 ;;
   285 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   286 ;;
   287 ;; *************** function _main *****************
   288 ;; Defined at:
   289 ;;		line 23 in file "main.c"
   290 ;; Parameters:    Size  Location     Type
   291 ;;		None
   292 ;; Auto vars:     Size  Location     Type
   293 ;;		None
   294 ;; Return value:  Size  Location     Type
   295 ;;                  1    wreg      void 
   296 ;; Registers used:
   297 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
   298 ;; Tracked objects:
   299 ;;		On entry : 0/0
   300 ;;		On exit  : 0/0
   301 ;;		Unchanged: 0/0
   302 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   303 ;;      Params:         0       0       0       0       0       0       0
   304 ;;      Locals:         0       0       0       0       0       0       0
   305 ;;      Temps:          0       0       0       0       0       0       0
   306 ;;      Totals:         0       0       0       0       0       0       0
   307 ;;Total ram usage:        0 bytes
   308 ;; Hardware stack levels required when called: 1
   309 ;; This function calls:
   310 ;;		_output_grb
   311 ;;		_set_only_led
   312 ;; This function is called by:
   313 ;;		Startup code after reset
   314 ;; This function uses a non-reentrant model
   315 ;;
   316                           
   317                           	psect	text0
   318   00065E                     __ptext0:
   319                           	callstack 0
   320   00065E                     _main:
   321                           	callstack 30
   322   00065E  9093               	bcf	147,0,c	;volatile
   323   000660  908A               	bcf	138,0,c	;volatile
   324   000662  0E00               	movlw	0
   325   000664  6E0C               	movwf	set_only_led@g^0,c
   326   000666  0E00               	movlw	0
   327   000668  6E0D               	movwf	set_only_led@b^0,c
   328   00066A  0EFF               	movlw	255
   329   00066C  EC44  F003         	call	_set_only_led
   330   000670                     l717:
   331   000670  0E09               	movlw	low _buf
   332   000672  6E0C               	movwf	_output_grb$0^0,c
   333   000674  0E00               	movlw	0
   334   000676  6E0E               	movwf	(_output_grb$1+1)^0,c
   335   000678  0E03               	movlw	3
   336   00067A  6E0D               	movwf	_output_grb$1^0,c
   337   00067C  EC01  F003         	call	_output_grb	;wreg free
   338   000680  EF38  F003         	goto	l717
   339   000684  EFFE  F03F         	goto	start
   340   000688                     __end_of_main:
   341                           	callstack 0
   342                           
   343 ;; *************** function _set_only_led *****************
   344 ;; Defined at:
   345 ;;		line 18 in file "main.c"
   346 ;; Parameters:    Size  Location     Type
   347 ;;  r               1    wreg     unsigned char 
   348 ;;  g               1    0[COMRAM] unsigned char 
   349 ;;  b               1    1[COMRAM] unsigned char 
   350 ;; Auto vars:     Size  Location     Type
   351 ;;  r               1    2[COMRAM] unsigned char 
   352 ;; Return value:  Size  Location     Type
   353 ;;                  1    wreg      void 
   354 ;; Registers used:
   355 ;;		wreg
   356 ;; Tracked objects:
   357 ;;		On entry : 0/0
   358 ;;		On exit  : 0/0
   359 ;;		Unchanged: 0/0
   360 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   361 ;;      Params:         2       0       0       0       0       0       0
   362 ;;      Locals:         1       0       0       0       0       0       0
   363 ;;      Temps:          0       0       0       0       0       0       0
   364 ;;      Totals:         3       0       0       0       0       0       0
   365 ;;Total ram usage:        3 bytes
   366 ;; Hardware stack levels used: 1
   367 ;; This function calls:
   368 ;;		Nothing
   369 ;; This function is called by:
   370 ;;		_main
   371 ;; This function uses a non-reentrant model
   372 ;;
   373                           
   374                           	psect	text1
   375   000688                     __ptext1:
   376                           	callstack 0
   377   000688                     _set_only_led:
   378                           	callstack 30
   379                           
   380                           ;incstack = 0
   381                           ;set_only_led@r stored from wreg
   382   000688  6E0E               	movwf	set_only_led@r^0,c
   383   00068A                     
   384                           ;main.c: 19:     }
   385   00068A  C00C  F009         	movff	set_only_led@g,_buf
   386   00068E                     
   387                           ;main.c: 20: }
   388   00068E  C00E  F00A         	movff	set_only_led@r,_buf+1
   389   000692  C00D  F00B         	movff	set_only_led@b,_buf+2
   390   000696  0012               	return		;funcret
   391   000698                     __end_of_set_only_led:
   392                           	callstack 0
   393                           
   394                           	psect	smallconst
   395   000600                     __psmallconst:
   396                           	callstack 0
   397   000600  00                 	db	0
   398   000601  00                 	db	0	; dummy byte at the end
   399   000600                     __smallconst    set	__psmallconst
   400   000600                     __mediumconst   set	__psmallconst
   401   000000                     __activetblptr  equ	0
   402                           
   403                           	psect	rparam
   404   000001                     ___rparam_used  equ	1
   405   000000                     ___param_bank   equ	0
   406   000000                     __Lparam        equ	__Lrparam
   407   000000                     __Hparam        equ	__Hrparam
   408                           
   409                           	psect	idloc
   410                           
   411                           ;Config register IDLOC0 @ 0x200000
   412                           ;	unspecified, using default values
   413   200000                     	org	2097152
   414   200000  FF                 	db	255
   415                           
   416                           ;Config register IDLOC1 @ 0x200001
   417                           ;	unspecified, using default values
   418   200001                     	org	2097153
   419   200001  FF                 	db	255
   420                           
   421                           ;Config register IDLOC2 @ 0x200002
   422                           ;	unspecified, using default values
   423   200002                     	org	2097154
   424   200002  FF                 	db	255
   425                           
   426                           ;Config register IDLOC3 @ 0x200003
   427                           ;	unspecified, using default values
   428   200003                     	org	2097155
   429   200003  FF                 	db	255
   430                           
   431                           ;Config register IDLOC4 @ 0x200004
   432                           ;	unspecified, using default values
   433   200004                     	org	2097156
   434   200004  FF                 	db	255
   435                           
   436                           ;Config register IDLOC5 @ 0x200005
   437                           ;	unspecified, using default values
   438   200005                     	org	2097157
   439   200005  FF                 	db	255
   440                           
   441                           ;Config register IDLOC6 @ 0x200006
   442                           ;	unspecified, using default values
   443   200006                     	org	2097158
   444   200006  FF                 	db	255
   445                           
   446                           ;Config register IDLOC7 @ 0x200007
   447                           ;	unspecified, using default values
   448   200007                     	org	2097159
   449   200007  FF                 	db	255
   450                           
   451                           	psect	config
   452                           
   453                           ; Padding undefined space
   454   300000                     	org	3145728
   455   300000  FF                 	db	255
   456                           
   457                           ;Config register CONFIG1H @ 0x300001
   458                           ;	Oscillator Selection bits
   459                           ;	OSC = HSPLL, HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
   460                           ;	Fail-Safe Clock Monitor Enable bit
   461                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   462                           ;	Internal/External Oscillator Switchover bit
   463                           ;	IESO = OFF, Oscillator Switchover mode disabled
   464   300001                     	org	3145729
   465   300001  06                 	db	6
   466                           
   467                           ;Config register CONFIG2L @ 0x300002
   468                           ;	Power-up Timer Enable bit
   469                           ;	PWRT = OFF, PWRT disabled
   470                           ;	Brown-out Reset Enable bits
   471                           ;	BOREN = 0x3, unprogrammed default
   472                           ;	Brown Out Reset Voltage bits
   473                           ;	BORV = 0x3, unprogrammed default
   474   300002                     	org	3145730
   475   300002  1F                 	db	31
   476                           
   477                           ;Config register CONFIG2H @ 0x300003
   478                           ;	Watchdog Timer Enable bit
   479                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   480                           ;	Watchdog Timer Postscale Select bits
   481                           ;	WDTPS = 0xF, unprogrammed default
   482   300003                     	org	3145731
   483   300003  1E                 	db	30
   484                           
   485                           ; Padding undefined space
   486   300004                     	org	3145732
   487   300004  FF                 	db	255
   488                           
   489                           ;Config register CONFIG3H @ 0x300005
   490                           ;	CCP2 MUX bit
   491                           ;	CCP2MX = 0x1, unprogrammed default
   492                           ;	PORTB A/D Enable bit
   493                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   494                           ;	Low-Power Timer1 Oscillator Enable bit
   495                           ;	LPT1OSC = 0x0, unprogrammed default
   496                           ;	MCLR Pin Enable bit
   497                           ;	MCLRE = 0x1, unprogrammed default
   498   300005                     	org	3145733
   499   300005  81                 	db	129
   500                           
   501                           ;Config register CONFIG4L @ 0x300006
   502                           ;	Stack Full/Underflow Reset Enable bit
   503                           ;	STVREN = 0x1, unprogrammed default
   504                           ;	Single-Supply ICSP Enable bit
   505                           ;	LVP = OFF, Single-Supply ICSP disabled
   506                           ;	Extended Instruction Set Enable bit
   507                           ;	XINST = 0x0, unprogrammed default
   508                           ;	Background Debugger Enable bit
   509                           ;	DEBUG = 0x1, unprogrammed default
   510   300006                     	org	3145734
   511   300006  81                 	db	129
   512                           
   513                           ; Padding undefined space
   514   300007                     	org	3145735
   515   300007  FF                 	db	255
   516                           
   517                           ;Config register CONFIG5L @ 0x300008
   518                           ;	unspecified, using default values
   519                           ;	Code Protection bit
   520                           ;	CP0 = 0x1, unprogrammed default
   521                           ;	Code Protection bit
   522                           ;	CP1 = 0x1, unprogrammed default
   523                           ;	Code Protection bit
   524                           ;	CP2 = 0x1, unprogrammed default
   525                           ;	Code Protection bit
   526                           ;	CP3 = 0x1, unprogrammed default
   527   300008                     	org	3145736
   528   300008  0F                 	db	15
   529                           
   530                           ;Config register CONFIG5H @ 0x300009
   531                           ;	unspecified, using default values
   532                           ;	Boot Block Code Protection bit
   533                           ;	CPB = 0x1, unprogrammed default
   534                           ;	Data EEPROM Code Protection bit
   535                           ;	CPD = 0x1, unprogrammed default
   536   300009                     	org	3145737
   537   300009  C0                 	db	192
   538                           
   539                           ;Config register CONFIG6L @ 0x30000A
   540                           ;	unspecified, using default values
   541                           ;	Write Protection bit
   542                           ;	WRT0 = 0x1, unprogrammed default
   543                           ;	Write Protection bit
   544                           ;	WRT1 = 0x1, unprogrammed default
   545                           ;	Write Protection bit
   546                           ;	WRT2 = 0x1, unprogrammed default
   547                           ;	Write Protection bit
   548                           ;	WRT3 = 0x1, unprogrammed default
   549   30000A                     	org	3145738
   550   30000A  0F                 	db	15
   551                           
   552                           ;Config register CONFIG6H @ 0x30000B
   553                           ;	unspecified, using default values
   554                           ;	Configuration Register Write Protection bit
   555                           ;	WRTC = 0x1, unprogrammed default
   556                           ;	Boot Block Write Protection bit
   557                           ;	WRTB = 0x1, unprogrammed default
   558                           ;	Data EEPROM Write Protection bit
   559                           ;	WRTD = 0x1, unprogrammed default
   560   30000B                     	org	3145739
   561   30000B  E0                 	db	224
   562                           
   563                           ;Config register CONFIG7L @ 0x30000C
   564                           ;	unspecified, using default values
   565                           ;	Table Read Protection bit
   566                           ;	EBTR0 = 0x1, unprogrammed default
   567                           ;	Table Read Protection bit
   568                           ;	EBTR1 = 0x1, unprogrammed default
   569                           ;	Table Read Protection bit
   570                           ;	EBTR2 = 0x1, unprogrammed default
   571                           ;	Table Read Protection bit
   572                           ;	EBTR3 = 0x1, unprogrammed default
   573   30000C                     	org	3145740
   574   30000C  0F                 	db	15
   575                           
   576                           ;Config register CONFIG7H @ 0x30000D
   577                           ;	unspecified, using default values
   578                           ;	Boot Block Table Read Protection bit
   579                           ;	EBTRB = 0x1, unprogrammed default
   580   30000D                     	org	3145741
   581   30000D  40                 	db	64
   582                           tosu	equ	0xFFF
   583                           tosh	equ	0xFFE
   584                           tosl	equ	0xFFD
   585                           stkptr	equ	0xFFC
   586                           pclatu	equ	0xFFB
   587                           pclath	equ	0xFFA
   588                           pcl	equ	0xFF9
   589                           tblptru	equ	0xFF8
   590                           tblptrh	equ	0xFF7
   591                           tblptrl	equ	0xFF6
   592                           tablat	equ	0xFF5
   593                           prodh	equ	0xFF4
   594                           prodl	equ	0xFF3
   595                           indf0	equ	0xFEF
   596                           postinc0	equ	0xFEE
   597                           postdec0	equ	0xFED
   598                           preinc0	equ	0xFEC
   599                           plusw0	equ	0xFEB
   600                           fsr0h	equ	0xFEA
   601                           fsr0l	equ	0xFE9
   602                           wreg	equ	0xFE8
   603                           indf1	equ	0xFE7
   604                           postinc1	equ	0xFE6
   605                           postdec1	equ	0xFE5
   606                           preinc1	equ	0xFE4
   607                           plusw1	equ	0xFE3
   608                           fsr1h	equ	0xFE2
   609                           fsr1l	equ	0xFE1
   610                           bsr	equ	0xFE0
   611                           indf2	equ	0xFDF
   612                           postinc2	equ	0xFDE
   613                           postdec2	equ	0xFDD
   614                           preinc2	equ	0xFDC
   615                           plusw2	equ	0xFDB
   616                           fsr2h	equ	0xFDA
   617                           fsr2l	equ	0xFD9
   618                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         3
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      3       6
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    output_grb$0	PTR unsigned char  size(1) Largest target is 3
		 -> buf(COMRAM[3]), 


Critical Paths under _main in COMRAM

    _main->_set_only_led

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      77
                         _output_grb
                       _set_only_led
 ---------------------------------------------------------------------------------
 (1) _set_only_led                                         3     1      2      75
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _output_grb                                           3     0      3       2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _output_grb
   _set_only_led

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          127      0       0      0.0%
COMRAM             127      3       6      4.7%
BITBIGSFRh         108      0       0      0.0%
BITBIGSFRll         10      0       0      0.0%
BITBIGSFRlh          8      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat Nov 08 23:44:47 2025

                     l11 0696                      l711 0692                      l713 065E  
                    l707 068A                      l715 0662                      l709 068E  
                    l717 0670                      _buf 0009                     _main 065E  
                   start 7FFC             ___param_bank 0000                    ?_main 000C  
           _output_grb$0 000C             _output_grb$1 000D          __initialization 0698  
           __end_of_main 0688                   ??_main 000F            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0600               __accesstop 0080  
__end_of__initialization 069E            ___rparam_used 0001           __pcstackCOMRAM 000C  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 0698                  __ramtop 0600            ?_set_only_led 000C  
                __ptext0 065E                  __ptext1 0688     end_of_initialization 069E  
         ??_set_only_led 000E                _TRISBbits 0F93               _output_grb 0602  
    start_initialization 0698              __pbssCOMRAM 0009     __end_of_set_only_led 0698  
            ?_output_grb 000C              __smallconst 0600                 _LATBbits 0F8A  
               __Hrparam 0000                 __Lrparam 0000            set_only_led@b 000D  
          set_only_led@g 000C            set_only_led@r 000E                 isa$xinst 0000  
           _set_only_led 0688             ??_output_grb 000C  
