Flow report for Risc-V_Core
Tue Dec 27 17:32:51 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Tue Dec 27 17:32:51 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; Risc-V_Core                                    ;
; Top-level Entity Name              ; RISCV_Core                                     ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1 / 49,760 ( < 1 % )                           ;
;     Total combinational functions  ; 1 / 49,760 ( < 1 % )                           ;
;     Dedicated logic registers      ; 0 / 49,760 ( 0 % )                             ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 2 / 360 ( < 1 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/27/2022 17:30:24 ;
; Main task         ; Compilation         ;
; Revision Name     ; Risc-V_Core         ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 91765862005.167218022421763            ; --            ; --          ; --                                ;
; EDA_ENABLE_GLITCH_FILTERING         ; Off                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_MAP_ILLEGAL_CHARACTERS          ; Off                                    ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --          ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY          ; Off                                    ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (SystemVerilog)      ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; RISCV_Core  ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; RISCV_Core  ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; RISCV_Core  ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; RISCV_Core                             ; Risc-V_Core   ; --          ; --                                ;
; VERILOG_INPUT_VERSION               ; SystemVerilog_2005                     ; Verilog_2001  ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 354 MB              ; 00:00:12                           ;
; Fitter               ; 00:00:04     ; 1.0                     ; 2029 MB             ; 00:00:06                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 381 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.1                     ; 686 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; Total                ; 00:00:12     ; --                      ; --                  ; 00:00:20                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; Fitter               ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; Assembler            ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; Timing Analyzer      ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; Garretts         ; Ubuntu 20.04.5 ; 20         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Risc-V_Core -c Risc-V_Core
quartus_fit --read_settings_files=off --write_settings_files=off Risc-V_Core -c Risc-V_Core
quartus_asm --read_settings_files=off --write_settings_files=off Risc-V_Core -c Risc-V_Core
quartus_sta Risc-V_Core -c Risc-V_Core
quartus_eda --read_settings_files=off --write_settings_files=off Risc-V_Core -c Risc-V_Core
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Risc-V_Core -c Risc-V_Core --vector_source="/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Waveform.vwf" --testbench_file="/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/simulation/qsim/" Risc-V_Core -c Risc-V_Core



