Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon May  6 09:16:27 2019
| Host         : LAPTOP-DC7P9F2S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BitExample_control_sets_placed.rpt
| Design       : BitExample
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              93 |           27 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              57 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+-------------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+-------------------------+------------------+----------------+
|  clk_vga               | vga0/hsync_r_i_1_n_0  | vga0/hsync_r_reg_0      |                1 |              1 |
|  clk_vga               | vga0/vsync_r_i_1_n_0  | vga0/hsync_r_reg_0      |                1 |              1 |
|  beep0/carrier_reg_n_0 |                       |                         |                1 |              3 |
|  clk_IBUF_BUFG         |                       |                         |                4 |              6 |
|  clk_vga               | vga0/char_bit         | vga0/hsync_r_reg_0      |                4 |              7 |
|  clk_vga               | vga0/y_cnt[9]_i_1_n_0 | vga0/hsync_r_reg_0      |                6 |             10 |
|  clk_vga               |                       | vga0/hsync_r_reg_0      |                6 |             12 |
|  clk_vga               |                       | vga0/vga_rgb[3]_i_1_n_0 |                6 |             12 |
|  clk_IBUF_BUFG         | beep0/drive_n_0       | beep0/cnt1[3]_i_2_n_0   |                5 |             15 |
|  clk_IBUF_BUFG         | beep0/origin          | beep0/cnt1[3]_i_2_n_0   |               13 |             23 |
|  clk_IBUF_BUFG         |                       | beep0/cnt1[3]_i_2_n_0   |                7 |             28 |
|  clk_IBUF_BUFG         |                       | vga0/hsync_r_reg_0      |               14 |             53 |
+------------------------+-----------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 10     |                     1 |
| 12     |                     2 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


