design_1_clock_div_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_div_0_0/sim/design_1_clock_div_0_0.vhd,
design_1_clock_pixel_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_pixel_0_1/sim/design_1_clock_pixel_0_1.vhd,
design_1_controls_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.vhd,
design_1_debounce_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.vhd,
design_1_myALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.vhd,
design_1_pixel_pusher_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.vhd,
design_1_regs_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.vhd,
design_1_uart_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd,
design_1_vga_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.vhd,
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
design_1_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,
design_1_framebuffer_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_framebuffer_0_1/sim/design_1_framebuffer_0_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
