

================================================================
== Vivado HLS Report for 'selectionSort'
================================================================
* Date:           Fri Jul 09 21:04:40 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selectionSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  131328|    2|  131329|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1785|  131325|  7 ~ 515 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    154|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     182|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     182|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |selectionSort_A  |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_fu_273_p2                 |     +    |      0|  0|   8|           8|           1|
    |index_min_2_fu_319_p2       |     +    |      0|  0|  16|          16|           1|
    |tmp_2_fu_247_p2             |     +    |      0|  0|  16|          16|           1|
    |exitcond3_i_fu_267_p2       |   icmp   |      0|  0|   3|           8|           2|
    |exitcond_i_fu_325_p2        |   icmp   |      0|  0|   6|          16|           8|
    |icmp_fu_228_p2              |   icmp   |      0|  0|   3|           8|           1|
    |tmp_8_i_fu_341_p2           |   icmp   |      0|  0|   6|          16|          16|
    |gepindex2_fu_310_p3         |  select  |      0|  0|  64|           1|           8|
    |j_i_index_min1_i_fu_355_p3  |  select  |      0|  0|  16|           1|          16|
    |min_i_min1_i_fu_347_p3      |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 154|          91|          70|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  16|          8|    8|         64|
    |A_d0                         |  16|          4|   16|         64|
    |ap_NS_fsm                    |   4|         10|    1|         10|
    |index_min1_i_reg_164         |  16|          2|   16|         32|
    |index_min_reg_134            |   8|          2|    8|         16|
    |j_0_in_i_reg_145             |  16|          2|   16|         32|
    |min1_i_reg_154               |  16|          2|   16|         32|
    |sOutData_done_V_loc_reg_174  |   1|          2|    1|          2|
    |storemerge1_reg_186          |  16|          2|   16|         32|
    |storemerge_reg_196           |   1|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 110|         36|   99|        286|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_addr_1_reg_406             |   8|   0|    8|          0|
    |A_addr_2_reg_430             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |count                        |  16|   0|   16|          0|
    |flagFill                     |   1|   0|    1|          0|
    |flagFill_load_reg_383        |   1|   0|    1|          0|
    |i_reg_401                    |   8|   0|    8|          0|
    |index_min1_i_reg_164         |  16|   0|   16|          0|
    |index_min_2_reg_416          |  16|   0|   16|          0|
    |index_min_cast1_reg_392      |   8|   0|   16|          8|
    |index_min_reg_134            |   8|   0|    8|          0|
    |j_0_in_i_reg_145             |  16|   0|   16|          0|
    |min1_i_reg_154               |  16|   0|   16|          0|
    |reg_207                      |  16|   0|   16|          0|
    |sOutData_data                |  16|   0|   16|          0|
    |sOutData_done_V              |   1|   0|    1|          0|
    |sOutData_done_V_loc_reg_174  |   1|   0|    1|          0|
    |storemerge1_reg_186          |  16|   0|   16|          0|
    |storemerge_reg_196           |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 182|   0|  190|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   selectionSort   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   selectionSort   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   selectionSort   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   selectionSort   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   selectionSort   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   selectionSort   | return value |
|agg_result_data           | out |   16|   ap_vld   |  agg_result_data  |    pointer   |
|agg_result_data_ap_vld    | out |    1|   ap_vld   |  agg_result_data  |    pointer   |
|agg_result_done_V         | out |    1|   ap_vld   | agg_result_done_V |    pointer   |
|agg_result_done_V_ap_vld  | out |    1|   ap_vld   | agg_result_done_V |    pointer   |
|dataIn                    |  in |   16|   ap_none  |       dataIn      |    scalar    |
|posOutData                |  in |    8|   ap_none  |     posOutData    |    scalar    |
+--------------------------+-----+-----+------------+-------------------+--------------+

