# UART Reciever

### Description
The goal was to design an UART reciever on the register-transfer level and then implement it in VHDL. The reciever is primarily controloed by a finite state machine. Behavioral description/implementation was used.

### Used technologies
VHDL, RTL, ModelSim, Behavioral design

### Earned points
17/20