###############################################################
#  Generated by:      Cadence Innovus 20.11-s130_1
#  OS:                Linux x86_64(Host ID racs11)
#  Generated on:      Fri Nov 10 13:42:05 2023
#  Design:            c17
#  Command:           defOut -floorplan -netlist -routing c17.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN c17 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 4.9400 ;
    DESIGN FE_CORE_BOX_UR_X REAL 10.0700 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 5.0400 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 7.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 30020 24080 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 9880 10080 FS DO 27 BY 1 STEP 380 0
 ;

TRACKS Y 3820 DO 7 STEP 3200 LAYER metal10 ;
TRACKS X 3350 DO 8 STEP 3360 LAYER metal10 ;
TRACKS X 1670 DO 17 STEP 1680 LAYER metal9 ;
TRACKS Y 3820 DO 7 STEP 3200 LAYER metal9 ;
TRACKS Y 1820 DO 14 STEP 1680 LAYER metal8 ;
TRACKS X 1670 DO 17 STEP 1680 LAYER metal8 ;
TRACKS X 550 DO 53 STEP 560 LAYER metal7 ;
TRACKS Y 1820 DO 14 STEP 1680 LAYER metal7 ;
TRACKS Y 700 DO 42 STEP 560 LAYER metal6 ;
TRACKS X 550 DO 53 STEP 560 LAYER metal6 ;
TRACKS X 550 DO 53 STEP 560 LAYER metal5 ;
TRACKS Y 700 DO 42 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 86 STEP 280 LAYER metal4 ;
TRACKS X 550 DO 53 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 79 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 86 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 86 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 79 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 79 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 86 STEP 280 LAYER metal1 ;

GCELLGRID Y 24090 DO 1 STEP 3090 ;
GCELLGRID Y 8400 DO 4 STEP 4200 ;
GCELLGRID Y -10 DO 2 STEP 4210 ;
GCELLGRID X 30030 DO 1 STEP 4780 ;
GCELLGRID X 8450 DO 5 STEP 4200 ;
GCELLGRID X -10 DO 2 STEP 4260 ;

VIAS 2 ;
- Via1Array-1_1
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 30 180 30 180
 + ROWCOL 6 7
 ;
- Via1Array-1_2
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 30 100 30 100
 + ROWCOL 1 7
 ;
END VIAS

COMPONENTS 11 ;
- g70__2398 NAND2_X1 + PLACED ( 17480 10080 ) FS
 ;
- g71__5107 NAND2_X1 + PLACED ( 12920 10080 ) FS
 ;
- g72__6260 NAND2_X1 + PLACED ( 14060 10080 ) FS
 ;
- g73__4319 NAND2_X1 + PLACED ( 11780 10080 ) FS
 ;
- g74__8428 NAND2_X1 + PLACED ( 16340 10080 ) FS
 ;
- g75__5526 NAND2_X1 + PLACED ( 15200 10080 ) FS
 ;
- WELLTAP_1 TAPCELL_X1 + SOURCE DIST + FIXED ( 9880 10080 ) FS
 ;
- WELLTAP_2 TAPCELL_X1 + SOURCE DIST + FIXED ( 19760 10080 ) FS
 ;
- FILLER__1_1 FILLCELL_X4 + SOURCE DIST + PLACED ( 10260 10080 ) FS
 ;
- FILLER__1_2 FILLCELL_X2 + SOURCE DIST + PLACED ( 18620 10080 ) FS
 ;
- FILLER__1_3 FILLCELL_X1 + SOURCE DIST + PLACED ( 19380 10080 ) FS
 ;
END COMPONENTS

PINS 7 ;
- N1 + NET N1 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 16530 0 ) N ;
- N2 + NET N2 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 14250 0 ) N ;
- N3 + NET N3 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 16790 0 ) N ;
- N6 + NET N6 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 15390 0 ) N ;
- N7 + NET N7 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 11970 0 ) N ;
- N22 + NET N22 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 18050 0 ) N ;
- N23 + NET N23 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 13490 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VDD
  + ROUTED metal2 2000 + SHAPE RING ( 2000 1000 ) ( * 23080 )
    NEW metal2 2000 + SHAPE RING ( 28020 1000 ) ( * 23080 )
    NEW metal1 2000 + SHAPE RING ( 1000 2000 ) ( 29020 * )
    NEW metal1 2000 + SHAPE RING ( 1000 22080 ) ( 29020 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 10080 ) ( 20140 * )
    NEW metal1 340 + SHAPE COREWIRE ( 1000 10080 ) ( 9880 * )
    NEW metal1 340 + SHAPE COREWIRE ( 20140 10080 ) ( 29020 * )
    NEW metal2 0 + SHAPE RING ( 2000 2000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 2000 22080 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 28020 2000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 28020 22080 ) Via1Array-1_1
    NEW metal2 0 + SHAPE COREWIRE ( 2000 10080 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 28020 10080 ) Via1Array-1_2
  + USE POWER
 ;
- VSS
  + ROUTED metal2 2000 + SHAPE RING ( 6000 5000 ) ( * 19080 )
    NEW metal2 2000 + SHAPE RING ( 24020 5000 ) ( * 19080 )
    NEW metal1 2000 + SHAPE RING ( 5000 6000 ) ( 25020 * )
    NEW metal1 2000 + SHAPE RING ( 5000 18080 ) ( 25020 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 9880 12880 ) ( 20140 * )
    NEW metal1 340 + SHAPE COREWIRE ( 20140 12880 ) ( 25020 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5000 12880 ) ( 9880 * )
    NEW metal2 0 + SHAPE RING ( 6000 6000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 6000 18080 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 24020 6000 ) Via1Array-1_1
    NEW metal2 0 + SHAPE RING ( 24020 18080 ) Via1Array-1_1
    NEW metal2 0 + SHAPE COREWIRE ( 24020 12880 ) Via1Array-1_2
    NEW metal2 0 + SHAPE COREWIRE ( 6000 12880 ) Via1Array-1_2
  + USE GROUND
 ;
END SPECIALNETS

NETS 11 ;
- N1
  ( PIN N1 ) ( g74__8428 A2 )
  + ROUTED metal2 ( 16150 700 ) ( * 10780 )
    NEW metal2 ( 16150 700 ) ( 16530 * )
    NEW metal2 ( 16150 10780 ) ( 16530 * )
    NEW metal2 ( 16530 70 0 ) ( * 700 )
    NEW metal2 ( 16530 10780 ) ( * 11620 ) via1_7
 ;
- N2
  ( PIN N2 ) ( g72__6260 A2 )
  + ROUTED metal2 ( 14250 70 0 ) ( * 11620 ) via1_4
 ;
- N3
  ( PIN N3 ) ( g75__5526 A1 ) ( g74__8428 A1 )
  + ROUTED metal2 ( 16910 11900 ) ( 17290 * )
    NEW metal2 ( 16910 140 ) ( * 11900 )
    NEW metal3 ( 16790 140 ) ( 16910 * ) via2_5
    NEW metal2 ( 16150 11620 ) ( * 12180 )
    NEW metal2 ( 16150 12180 ) ( 16910 * )
    NEW metal2 ( 16910 11900 ) ( * 12180 )
    NEW metal2 ( 17290 11620 ) ( * 11900 )
    NEW metal2 ( 16150 11620 ) via1_4
    NEW metal4 ( 16790 140 ) via3_2
    NEW metal2 ( 17290 11620 ) via1_4
 ;
- N6
  ( PIN N6 ) ( g75__5526 A2 )
  + ROUTED metal2 ( 15390 70 0 ) ( * 11620 ) via1_4
 ;
- N7
  ( PIN N7 ) ( g73__4319 A2 )
  + ROUTED metal2 ( 11970 70 0 ) ( * 11620 ) via1_7
 ;
- N22
  ( PIN N22 ) ( g70__2398 ZN )
  + ROUTED metal2 ( 18050 70 0 ) ( * 10500 ) via1_7
 ;
- N23
  ( PIN N23 ) ( g71__5107 ZN )
  + ROUTED metal2 ( 13110 700 ) ( 13490 * )
    NEW metal2 ( 13110 700 ) ( * 9660 )
    NEW metal2 ( 13110 9660 ) ( 13490 * )
    NEW metal2 ( 13490 70 0 ) ( * 700 )
    NEW metal2 ( 13490 9660 ) ( * 10500 ) via1_7
 ;
- n_0
  ( g74__8428 ZN ) ( g70__2398 A2 )
  + ROUTED metal2 ( 17290 12180 ) ( 17670 * )
    NEW metal2 ( 17670 11620 ) ( * 12180 )
    NEW metal2 ( 17290 12180 ) via1_8
    NEW metal2 ( 17670 11620 ) via1_7
 ;
- n_1
  ( g75__5526 ZN ) ( g73__4319 A1 ) ( g72__6260 A1 )
  + ROUTED metal3 ( 12730 11620 ) ( 15010 * ) via2_5
    NEW metal3 ( 15010 11620 ) ( 15770 * ) via2_5
    NEW metal2 ( 12730 11620 ) via1_4
    NEW metal3 ( 12730 11620 ) via2_5
    NEW metal2 ( 15010 11620 ) via1_7
    NEW metal2 ( 15770 11620 ) via1_4
 ;
- n_2
  ( g73__4319 ZN ) ( g71__5107 A2 )
  + ROUTED metal2 ( 12730 12180 ) ( 13110 * )
    NEW metal2 ( 13110 11620 ) ( * 12180 )
    NEW metal2 ( 12730 12180 ) via1_8
    NEW metal2 ( 13110 11620 ) via1_7
 ;
- n_3
  ( g72__6260 ZN ) ( g71__5107 A1 ) ( g70__2398 A1 )
  + ROUTED metal2 ( 18430 11340 ) ( * 11620 ) via1_7
    NEW metal3 ( 14630 11340 ) ( 18430 * ) via2_5
    NEW metal2 ( 13870 11340 ) ( * 11620 ) via1_7
    NEW metal3 ( 13870 11340 ) ( 14630 * ) via2_5
    NEW metal3 ( 13870 11340 ) via2_5
    NEW metal2 ( 14630 11340 ) via1_4
 ;
END NETS

END DESIGN
