/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* E */
.set E__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set E__0__MASK, 0x80
.set E__0__PC, CYREG_PRT12_PC7
.set E__0__PORT, 12
.set E__0__SHIFT, 7
.set E__AG, CYREG_PRT12_AG
.set E__BIE, CYREG_PRT12_BIE
.set E__BIT_MASK, CYREG_PRT12_BIT_MASK
.set E__BYP, CYREG_PRT12_BYP
.set E__DM0, CYREG_PRT12_DM0
.set E__DM1, CYREG_PRT12_DM1
.set E__DM2, CYREG_PRT12_DM2
.set E__DR, CYREG_PRT12_DR
.set E__INP_DIS, CYREG_PRT12_INP_DIS
.set E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set E__MASK, 0x80
.set E__PORT, 12
.set E__PRT, CYREG_PRT12_PRT
.set E__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set E__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set E__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set E__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set E__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set E__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set E__PS, CYREG_PRT12_PS
.set E__SHIFT, 7
.set E__SIO_CFG, CYREG_PRT12_SIO_CFG
.set E__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set E__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set E__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set E__SLW, CYREG_PRT12_SLW

/* D4 */
.set D4__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set D4__0__MASK, 0x08
.set D4__0__PC, CYREG_PRT2_PC3
.set D4__0__PORT, 2
.set D4__0__SHIFT, 3
.set D4__AG, CYREG_PRT2_AG
.set D4__AMUX, CYREG_PRT2_AMUX
.set D4__BIE, CYREG_PRT2_BIE
.set D4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D4__BYP, CYREG_PRT2_BYP
.set D4__CTL, CYREG_PRT2_CTL
.set D4__DM0, CYREG_PRT2_DM0
.set D4__DM1, CYREG_PRT2_DM1
.set D4__DM2, CYREG_PRT2_DM2
.set D4__DR, CYREG_PRT2_DR
.set D4__INP_DIS, CYREG_PRT2_INP_DIS
.set D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D4__LCD_EN, CYREG_PRT2_LCD_EN
.set D4__MASK, 0x08
.set D4__PORT, 2
.set D4__PRT, CYREG_PRT2_PRT
.set D4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D4__PS, CYREG_PRT2_PS
.set D4__SHIFT, 3
.set D4__SLW, CYREG_PRT2_SLW

/* D5 */
.set D5__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set D5__0__MASK, 0x10
.set D5__0__PC, CYREG_PRT2_PC4
.set D5__0__PORT, 2
.set D5__0__SHIFT, 4
.set D5__AG, CYREG_PRT2_AG
.set D5__AMUX, CYREG_PRT2_AMUX
.set D5__BIE, CYREG_PRT2_BIE
.set D5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D5__BYP, CYREG_PRT2_BYP
.set D5__CTL, CYREG_PRT2_CTL
.set D5__DM0, CYREG_PRT2_DM0
.set D5__DM1, CYREG_PRT2_DM1
.set D5__DM2, CYREG_PRT2_DM2
.set D5__DR, CYREG_PRT2_DR
.set D5__INP_DIS, CYREG_PRT2_INP_DIS
.set D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D5__LCD_EN, CYREG_PRT2_LCD_EN
.set D5__MASK, 0x10
.set D5__PORT, 2
.set D5__PRT, CYREG_PRT2_PRT
.set D5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D5__PS, CYREG_PRT2_PS
.set D5__SHIFT, 4
.set D5__SLW, CYREG_PRT2_SLW

/* D6 */
.set D6__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set D6__0__MASK, 0x20
.set D6__0__PC, CYREG_PRT2_PC5
.set D6__0__PORT, 2
.set D6__0__SHIFT, 5
.set D6__AG, CYREG_PRT2_AG
.set D6__AMUX, CYREG_PRT2_AMUX
.set D6__BIE, CYREG_PRT2_BIE
.set D6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D6__BYP, CYREG_PRT2_BYP
.set D6__CTL, CYREG_PRT2_CTL
.set D6__DM0, CYREG_PRT2_DM0
.set D6__DM1, CYREG_PRT2_DM1
.set D6__DM2, CYREG_PRT2_DM2
.set D6__DR, CYREG_PRT2_DR
.set D6__INP_DIS, CYREG_PRT2_INP_DIS
.set D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D6__LCD_EN, CYREG_PRT2_LCD_EN
.set D6__MASK, 0x20
.set D6__PORT, 2
.set D6__PRT, CYREG_PRT2_PRT
.set D6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D6__PS, CYREG_PRT2_PS
.set D6__SHIFT, 5
.set D6__SLW, CYREG_PRT2_SLW

/* D7 */
.set D7__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set D7__0__MASK, 0x40
.set D7__0__PC, CYREG_PRT2_PC6
.set D7__0__PORT, 2
.set D7__0__SHIFT, 6
.set D7__AG, CYREG_PRT2_AG
.set D7__AMUX, CYREG_PRT2_AMUX
.set D7__BIE, CYREG_PRT2_BIE
.set D7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D7__BYP, CYREG_PRT2_BYP
.set D7__CTL, CYREG_PRT2_CTL
.set D7__DM0, CYREG_PRT2_DM0
.set D7__DM1, CYREG_PRT2_DM1
.set D7__DM2, CYREG_PRT2_DM2
.set D7__DR, CYREG_PRT2_DR
.set D7__INP_DIS, CYREG_PRT2_INP_DIS
.set D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D7__LCD_EN, CYREG_PRT2_LCD_EN
.set D7__MASK, 0x40
.set D7__PORT, 2
.set D7__PRT, CYREG_PRT2_PRT
.set D7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D7__PS, CYREG_PRT2_PS
.set D7__SHIFT, 6
.set D7__SLW, CYREG_PRT2_SLW

/* Rs */
.set Rs__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Rs__0__MASK, 0x80
.set Rs__0__PC, CYREG_PRT2_PC7
.set Rs__0__PORT, 2
.set Rs__0__SHIFT, 7
.set Rs__AG, CYREG_PRT2_AG
.set Rs__AMUX, CYREG_PRT2_AMUX
.set Rs__BIE, CYREG_PRT2_BIE
.set Rs__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rs__BYP, CYREG_PRT2_BYP
.set Rs__CTL, CYREG_PRT2_CTL
.set Rs__DM0, CYREG_PRT2_DM0
.set Rs__DM1, CYREG_PRT2_DM1
.set Rs__DM2, CYREG_PRT2_DM2
.set Rs__DR, CYREG_PRT2_DR
.set Rs__INP_DIS, CYREG_PRT2_INP_DIS
.set Rs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rs__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rs__LCD_EN, CYREG_PRT2_LCD_EN
.set Rs__MASK, 0x80
.set Rs__PORT, 2
.set Rs__PRT, CYREG_PRT2_PRT
.set Rs__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rs__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rs__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rs__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rs__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rs__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rs__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rs__PS, CYREG_PRT2_PS
.set Rs__SHIFT, 7
.set Rs__SLW, CYREG_PRT2_SLW

/* LCD_Cntl_Port */
.set LCD_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
