Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Mar 25 16:47:17 2020
| Host         : yarib-ThinkPad-T460 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file platform_wrapper_control_sets_placed.rpt
| Design       : platform_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   556 |
| Unused register locations in slices containing registers |  1586 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2669 |          761 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1212 |          498 |
| Yes          | No                    | No                     |            5149 |         1474 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4680 |         1327 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                                     Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                   |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                | platform_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                     |                                                                                                                                                                                                                                                          |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                   |                                                                                                                                                                                                                                                          |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce_r                                                                                                                                                                                               | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/sbs_spike_50_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                            |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/sbs_accelerator_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                      |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                          | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                          | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                | platform_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fg8j_U4/sbs_accelerator_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q                                                                        |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fg8j_U4/sbs_accelerator_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                               |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U3/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                                     |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                   |                                                                                                                                                                                                                                                          |                1 |              1 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                         |                                                                                                                                                                                                                                                          |                1 |              2 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                          |                1 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                              |                1 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                              |                1 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                          |                1 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                          |                1 |              3 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                3 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_out_V_keep_V_1_load_B                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_in_V_keep_V_0_load_A                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                             |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                3 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_in_V_keep_V_0_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_in_V_keep_V_0_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/channel_last_V0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                             | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_out_V_keep_V_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                          | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                                                                                                          |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                              | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_out_V_keep_V_1_load_A                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_out_V_keep_V_1_load_A                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_in_V_keep_V_0_load_B                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/debug197_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                1 |              4 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                                                          |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/rst_ps7_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                3 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                4 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                         |                1 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                              |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                4 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                         |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                3 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                          |                2 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                     | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                     | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                                    | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/waddr                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                                              | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                           | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                   | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | platform_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                    | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                     | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r                                                                                                                       | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                                              | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                   | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/E[0]                                                                                                                                                                                     | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                                    | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                4 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                     | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/rst_ps7_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | platform_i/rst_ps7_0_250M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                     | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/debug_load_1_reg_180[21]_i_1_n_0                                                                                                                                                                                           | platform_i/sbs_spike_50_0/U0/debug_load_1_reg_180[31]                                                                                                                                                                                                    |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                  | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/waddr                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                           | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                       | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                1 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                  | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                            | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                              | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                  | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                         |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                         |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fg8j_U4/sbs_accelerator_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][0]                                                                    |                1 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U3/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                                                         |                3 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                 |                3 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                       | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                1 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                            | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/E[0]                                                                                                                                                                                      | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                             |                                                                                                                                                                                                                                                          |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                             |                                                                                                                                                                                                                                                          |                2 |              7 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/sbs_accelerator_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                            |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[7][0]                            |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7][0]                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                     |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                     |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                       |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                4 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                     |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                       |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                4 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                  | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                3 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce_r                                                                                                                                                                                               | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/sbs_spike_50_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                  |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7][0]                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[7][0]                            |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                     | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                     |                2 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |                1 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |              8 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                          |                4 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                4 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                           |                5 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                5 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                               | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                               |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                          |                4 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                               |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                               |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                               |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                          |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                 |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_fcmpcud_U2/ce_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                6 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                               |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                               |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                               |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                               |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                5 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                          |                2 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                      |                3 |              9 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/state_vector_addr_3_reg_11020                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                 |                4 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                 |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                 |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                 |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                               | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0]                                |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                6 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                         |                4 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                 |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                               | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0]                                |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fhbi_U5/ce_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                7 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                   | platform_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                               |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                 |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                               | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/tmp_25_reg_10591                                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                        |                5 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                        |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                        |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                        |                4 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                   | platform_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                3 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                               | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                  |                4 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                               | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                 |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                        |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                               |                2 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                  |                5 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             10 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             11 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             11 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             11 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                         |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                6 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | platform_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                          |                7 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                           |                                                                                                                                                                                                                                                          |                5 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                          |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | platform_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                          |                6 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                5 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                6 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                 | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                         |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                  | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             12 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                      |                                                                                                                                                                                                                                                          |                4 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                5 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |                5 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                9 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                5 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |                5 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 |                                                                                                                                                                                                                                                          |                3 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                5 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                          |                3 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 |                                                                                                                                                                                                                                                          |                3 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                          |                3 |             13 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                          |                3 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                          |                5 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                4 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                3 |             14 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                          |                4 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                          |                6 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/sbs_accelerator_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                  |                4 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat11_out                                                                                                                                    | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                4 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat11_out                                                                                                                                    | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                4 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce_r                                                                                                                                                                                               | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/sbs_spike_50_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                        |                2 |             15 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                    | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                    | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                    | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                    | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                          |                                                                                                                                                                                                                                                          |                3 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/debug_load_1_reg_180[21]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_fcmpcud_U2/sbs_spike_50_ap_fcmp_2_no_dsp_32_u/tmp_21_reg_780_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                                          |                3 |             18 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                         |                9 |             18 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                          |                3 |             20 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_fcmpcud_U2/sbs_spike_50_ap_fcmp_2_no_dsp_32_u/tmp_last_V_reg_775_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                          |                4 |             20 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                          |                3 |             20 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_phi_reg_pp0_iter1_debug_load3_reg_272[21]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                6 |             20 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/debug_load3_reg_2721                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                3 |             21 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                             |                                                                                                                                                                                                                                                          |               10 |             21 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/debug_load_2_reg_233[21]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                3 |             21 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                              |                                                                                                                                                                                                                                                          |               11 |             21 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/tmp_12_reg_7351                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                4 |             21 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce_r                                                                                                                                                                                               | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/sbs_spike_50_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                               |                3 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/debug_ap_vld                                                                                                                                                                                 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/ARESET                                                                                                                                                                                        |               12 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/sbs_accelerator_ap_fadd_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                         |                5 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U3/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                                                         |                8 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fg8j_U4/sbs_accelerator_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][4]                                                                    |                6 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/ce_r                                                                                                                                                                                            | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/sbs_accelerator_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                       |                8 |             22 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                          | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                4 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                  | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                          | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                3 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                  | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]          | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]          | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]  | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               11 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                7 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]  | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]   |                6 |             23 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                         | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                         | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                9 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                9 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                8 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        |                                                                                                                                                                                                                                                          |                3 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                8 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        |                                                                                                                                                                                                                                                          |                3 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                     | platform_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                9 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                     | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |               10 |             24 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                6 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                9 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                6 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg            |                                                                                                                                                                                                                                                          |                4 |             26 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |               13 |             26 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg            |                                                                                                                                                                                                                                                          |                4 |             26 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                  | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                  |                8 |             27 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                          |                4 |             28 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                          |                4 |             28 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                             | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                6 |             28 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                             | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                6 |             28 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               13 |             29 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               11 |             29 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                          | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                9 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                    |                5 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                5 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |               10 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                    |                5 |             30 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_out_V_data_V_1_load_A                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                6 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state63                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                9 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/temp_data_U/sbs_accelerator_tdEe_ram_U/WEA[0]                                                                                                                                                                           | platform_i/sbs_accelerator_0/U0/i_load_2_reg_346                                                                                                                                                                                                         |               13 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_out_V_data_V_1_load_B                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                6 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/tmp_22_reg_7110                                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fhbi_U5/ap_phi_mux_i_load_1_phi_fu_303_p41                                                                                                                                                              | platform_i/sbs_accelerator_0/U0/i_load_1_reg_298                                                                                                                                                                                                         |               10 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/i_load_3_reg_3680                                                                                                                                                                                                       | platform_i/sbs_accelerator_0/U0/p_0_in13_in                                                                                                                                                                                                              |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state147                                                                                                                                                                                                      | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state62                                                                                                                                                                                                        |               10 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/i_load_reg_3790                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/p_0_in11_in                                                                                                                                                                                                              |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_phi_mux_tmp_data_V_3_phi_fu_249_p41                                                                                                                                                                                     | platform_i/sbs_spike_50_0/U0/tmp_data_V_3_reg_245                                                                                                                                                                                                        |               14 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                          |                7 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/state_vector_address01                                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                  |                                                                                                                                                                                                                                                          |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/tmp_35_reg_3570                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/tmp_35_reg_357                                                                                                                                                                                                           |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/tmp_20_reg_9890                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                8 |             31 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_in_V_data_V_0_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               12 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_reg_pp2_iter26_tmp_36_reg_1093                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                7 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/stream_in_V_data_V_0_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               12 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_phi_reg_pp0_iter1_sum_load2_reg_3110                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_NS_fsm1152_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/p_0_in12_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sum_load_1_reg_334[31]_i_2_n_0                                                                                                                                                                                          | platform_i/sbs_accelerator_0/U0/sum_load_1_reg_334[31]_i_1_n_0                                                                                                                                                                                           |                7 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/ip_index0                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                6 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sum_load_reg_286[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               14 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |               17 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state42                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |                7 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sum_load_reg_221[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               18 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state151                                                                                                                                                                                                      | platform_i/sbs_accelerator_0/U0/tmp_3_reg_275                                                                                                                                                                                                            |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/p_0_in13_out                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/p_0_in15_out                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_in_V_data_V_0_load_A                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_CS_fsm_state6                                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/p_0_in17_out                                                                                                                                                                           |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_phi_reg_pp0_iter1_debug_load3_reg_2721                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |                7 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/reg_4520                                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                7 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/p_0_in11_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_CS_fsm_state25                                                                                                                                                                                                          | platform_i/sbs_spike_50_0/U0/debug_load_1_reg_180[31]                                                                                                                                                                                                    |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fhbi_U5/sbs_accelerator_ap_fcmp_2_no_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_fcmpcud_U2/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |                6 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/p_0_in14_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               11 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_in_V_data_V_0_load_B                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               11 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                          |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fhbi_U5/ce5_out                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state84                                                                                                                                                                                                        |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_out_V_data_V_1_load_A                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/stream_out_V_data_V_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                 | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/reg_4650                                                                                                                                                                                                                |                                                                                                                                                                                                                                                          |                5 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state117                                                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                 | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                          |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                  |                                                                                                                                                                                                                                                          |               10 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                                          |               12 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                          |               11 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               12 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                                          |               11 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fg8j_U4/din0_buf1[31]_i_1_n_0                                                                                                                                                                            |                6 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               13 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                9 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | platform_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               12 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                          |                8 |             32 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                         |                                                                                                                                                                                                                                                          |                9 |             34 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |               16 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_fhbi_U5/ce5_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               12 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                          |               13 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               13 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |               13 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                9 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               12 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |               10 |             35 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |               12 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                7 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |                8 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                9 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_0[0]                                                        | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                        |               10 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                6 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                          |                9 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                          |               11 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                          |               11 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                          |                5 |             36 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |               11 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               12 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |                8 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               11 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_0[0]                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                        |               12 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               12 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                           |               14 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               11 |             37 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |               12 |             38 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |                9 |             38 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               12 |             39 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |               11 |             39 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               19 |             40 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               20 |             40 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               10 |             41 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             41 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_reg[34][0]                                                                                                                                  | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             41 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_reg[34][0]                                                                                                                                  | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               14 |             41 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                    |                                                                                                                                                                                                                                                          |                6 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |                8 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                          |                6 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               13 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |                7 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               13 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                    |                                                                                                                                                                                                                                                          |                7 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               12 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                          |               12 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                          |                7 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               12 |             42 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                          |                7 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                          |                6 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               14 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               12 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                          |                7 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               13 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                          |               13 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                          |                8 |             43 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |               13 |             44 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                9 |             44 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                7 |             45 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                7 |             45 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             45 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                8 |             45 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22][0]                                                           |               14 |             46 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22][0]                                                           |               16 |             46 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               14 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                          |               12 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               15 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                          |               11 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                          |               15 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                          |                8 |             47 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                         |                                                                                                                                                                                                                                                          |               18 |             48 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                           |                                                                                                                                                                                                                                                          |               17 |             48 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                          |               11 |             48 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                       |                                                                                                                                                                                                                                                          |               12 |             48 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_phi_reg_pp0_iter0_debug_load3_reg_2721                                                                                                                                                                                  |                                                                                                                                                                                                                                                          |               12 |             53 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               27 |             54 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_NS_fsm[5]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               18 |             54 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                              | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |               13 |             56 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                 | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |               10 |             56 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                 | platform_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                   |               12 |             56 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |               16 |             56 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                              | platform_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |               11 |             56 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               13 |             57 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                 | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               13 |             57 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                |               13 |             57 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                 | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               10 |             57 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/ARESET                                                                                                                                                                                        |               29 |             58 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                           | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               13 |             61 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce6_out                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |               32 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                          |               18 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               17 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               17 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                          |               15 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce                                                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               16 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/ap_CS_fsm_state41                                                                                                                                                                                                       |                                                                                                                                                                                                                                                          |               19 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_CRTL_BUS_s_axi_U/ap_NS_fsm194_out                                                                                                                                                                             |                                                                                                                                                                                                                                                          |               18 |             64 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_fcmpcud_U2/ce0_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               24 |             65 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               19 |             67 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               14 |             67 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               29 |             67 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               33 |             67 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               13 |             68 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                          |               20 |             73 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                          |               14 |             73 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             88 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             88 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               11 |             88 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             96 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             96 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                          |               12 |             96 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               13 |            104 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               13 |            104 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               13 |            104 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               13 |            104 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               13 |            104 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                          |               14 |            112 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_ffYi_U2/ce_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               33 |            121 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/D[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                          |               39 |            128 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         | platform_i/sbs_accelerator_0/U0/sbs_accelerator_CRTL_BUS_s_axi_U/reset                                                                                                                                                                                   |               51 |            172 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_accelerator_0/U0/sbs_accelerator_feOg_U1/ce_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                          |               66 |            213 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 | platform_i/sbs_spike_50_0/U0/sbs_spike_50_faddbkb_U1/ce_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                          |               60 |            245 |
|  platform_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                          |              782 |           2732 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                    12 |
| 3      |                    12 |
| 4      |                    35 |
| 5      |                    20 |
| 6      |                    40 |
| 7      |                    16 |
| 8      |                    26 |
| 9      |                    33 |
| 10     |                    36 |
| 11     |                     3 |
| 12     |                    19 |
| 13     |                    16 |
| 14     |                     6 |
| 15     |                     6 |
| 16+    |                   259 |
+--------+-----------------------+


