{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 21:03:49 2015 " "Info: Processing started: Tue Mar 17 21:03:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRANS_CL3 -c TRANS_CL3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRANS_CL3 -c TRANS_CL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_cl3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trans_cl3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRANS_CL3 " "Info: Found entity 1: TRANS_CL3" {  } { { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/Quartus/transfer_new/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRANS_CL3 " "Info: Elaborating entity \"TRANS_CL3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "TRANS_CL3.bdf" "inst1" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { -72 376 616 104 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "G:/Quartus/transfer_new/PLL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "G:/Quartus/transfer_new/PLL.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3889 " "Info: Parameter \"clk1_phase_shift\" = \"-3889\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.v" "" { Text "G:/Quartus/transfer_new/PLL.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Info: Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Info: Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trans_3.v 32 32 " "Warning: Using design file trans_3.v, which is not specified as a design file for the current project, but contains definitions for 32 design units and 32 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Info: Found entity 2: cpu_0_data_master_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 469 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Info: Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 1305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 epcs_flash_controller_0_epcs_control_port_arbitrator " "Info: Found entity 4: epcs_flash_controller_0_epcs_control_port_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 1598 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info: Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 2049 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 pio_c1_ce_s1_arbitrator " "Info: Found entity 6: pio_c1_ce_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 2360 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 pio_c1_clk_s1_arbitrator " "Info: Found entity 7: pio_c1_clk_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 2633 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 pio_c1_cs_s1_arbitrator " "Info: Found entity 8: pio_c1_cs_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 2906 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 pio_c1_data_s1_arbitrator " "Info: Found entity 9: pio_c1_data_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 3179 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 pio_c1_dr_s1_arbitrator " "Info: Found entity 10: pio_c1_dr_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 3452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 pio_c2_ce_s1_arbitrator " "Info: Found entity 11: pio_c2_ce_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 3733 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 pio_c2_clk_s1_arbitrator " "Info: Found entity 12: pio_c2_clk_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 4006 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 pio_c2_cs_s1_arbitrator " "Info: Found entity 13: pio_c2_cs_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 4279 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 pio_c2_data_s1_arbitrator " "Info: Found entity 14: pio_c2_data_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 4552 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 pio_c2_dr_s1_arbitrator " "Info: Found entity 15: pio_c2_dr_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 4825 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 pio_clk_24_s1_arbitrator " "Info: Found entity 16: pio_clk_24_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 5106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 pio_data_24_s1_arbitrator " "Info: Found entity 17: pio_data_24_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 5379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 pio_led1_s1_arbitrator " "Info: Found entity 18: pio_led1_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 5652 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 pio_led2_s1_arbitrator " "Info: Found entity 19: pio_led2_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 5925 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 pio_led3_s1_arbitrator " "Info: Found entity 20: pio_led3_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 6198 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 pio_reset_9557_s1_arbitrator " "Info: Found entity 21: pio_reset_9557_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 6471 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 pio_scl_9557_s1_arbitrator " "Info: Found entity 22: pio_scl_9557_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 6744 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 pio_sda_9557_s1_arbitrator " "Info: Found entity 23: pio_sda_9557_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7017 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Info: Found entity 24: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Info: Found entity 25: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7638 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 sdram_0_s1_arbitrator " "Info: Found entity 26: sdram_0_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7986 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 sysid_control_slave_arbitrator " "Info: Found entity 27: sysid_control_slave_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 8496 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 timer_0_s1_arbitrator " "Info: Found entity 28: timer_0_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 8745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 timer_watchdog_s1_arbitrator " "Info: Found entity 29: timer_watchdog_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9026 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 uart_usb_s1_arbitrator " "Info: Found entity 30: uart_usb_s1_arbitrator" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9315 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 TRANS_3_reset_clk_0_domain_synch_module " "Info: Found entity 31: TRANS_3_reset_clk_0_domain_synch_module" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9622 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 TRANS_3 " "Info: Found entity 32: TRANS_3" {  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9667 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANS_3 TRANS_3:inst " "Info: Elaborating entity \"TRANS_3\" for hierarchy \"TRANS_3:inst\"" {  } { { "TRANS_CL3.bdf" "inst" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "trans_3.v" "the_cpu_0_jtag_debug_module" { Text "G:/Quartus/transfer_new/trans_3.v" 10244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator TRANS_3:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"TRANS_3:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "trans_3.v" "the_cpu_0_data_master" { Text "G:/Quartus/transfer_new/trans_3.v" 10430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator TRANS_3:inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info: Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"TRANS_3:inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "trans_3.v" "the_cpu_0_instruction_master" { Text "G:/Quartus/transfer_new/trans_3.v" 10464 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Info: Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Info: Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Info: Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Info: Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Info: Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_dc_tag_module " "Info: Found entity 6: cpu_0_dc_tag_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_dc_data_module " "Info: Found entity 7: cpu_0_dc_data_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_dc_victim_module " "Info: Found entity 8: cpu_0_dc_victim_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_debug " "Info: Found entity 9: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_ocimem " "Info: Found entity 11: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_avalon_reg " "Info: Found entity 12: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_break " "Info: Found entity 13: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_xbrk " "Info: Found entity 14: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_dbrk " "Info: Found entity 15: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_itrace " "Info: Found entity 16: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1696 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_td_mode " "Info: Found entity 17: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_dtrace " "Info: Found entity 18: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2056 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_fifo " "Info: Found entity 22: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci_pib " "Info: Found entity 23: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2864 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0_nios2_oci_im " "Info: Found entity 25: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_0_nios2_performance_monitors " "Info: Found entity 26: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_0_nios2_oci " "Info: Found entity 27: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_0 " "Info: Found entity 28: cpu_0" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1963) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1963): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(1965) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1965): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2115) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2115): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(3013) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3013): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 TRANS_3:inst\|cpu_0:the_cpu_0 " "Info: Elaborating entity \"cpu_0\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\"" {  } { { "trans_3.v" "the_cpu_0" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.v 1 1 " "Warning: Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info: Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "G:/Quartus/transfer_new/cpu_0_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info: Elaborating entity \"cpu_0_test_bench\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_test_bench" { Text "G:/Quartus/transfer_new/cpu_0.v" 5979 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_data_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data " "Info: Elaborating entity \"cpu_0_ic_data_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\"" {  } { { "cpu_0.v" "cpu_0_ic_data" { Text "G:/Quartus/transfer_new/cpu_0.v" 7004 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcd1 " "Info: Found entity 1: altsyncram_lcd1" {  } { { "db/altsyncram_lcd1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_lcd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcd1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_lcd1:auto_generated " "Info: Elaborating entity \"altsyncram_lcd1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_data_module:cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_lcd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ic_tag_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag " "Info: Elaborating entity \"cpu_0_ic_tag_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\"" {  } { { "cpu_0.v" "cpu_0_ic_tag" { Text "G:/Quartus/transfer_new/cpu_0.v" 7070 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5g1 " "Info: Found entity 1: altsyncram_k5g1" {  } { { "db/altsyncram_k5g1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_k5g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5g1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated " "Info: Elaborating entity \"altsyncram_k5g1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_ic_tag_module:cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_k5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_bht_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht " "Info: Elaborating entity \"cpu_0_bht_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\"" {  } { { "cpu_0.v" "cpu_0_bht" { Text "G:/Quartus/transfer_new/cpu_0.v" 7274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsf1 " "Info: Found entity 1: altsyncram_hsf1" {  } { { "db/altsyncram_hsf1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_hsf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_hsf1:auto_generated " "Info: Elaborating entity \"altsyncram_hsf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_bht_module:cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_hsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info: Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.v" "cpu_0_register_bank_a" { Text "G:/Quartus/transfer_new/cpu_0.v" 7420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_haf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_haf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_haf1 " "Info: Found entity 1: altsyncram_haf1" {  } { { "db/altsyncram_haf1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_haf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_haf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_haf1:auto_generated " "Info: Elaborating entity \"altsyncram_haf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_haf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info: Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.v" "cpu_0_register_bank_b" { Text "G:/Quartus/transfer_new/cpu_0.v" 7441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iaf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iaf1 " "Info: Found entity 1: altsyncram_iaf1" {  } { { "db/altsyncram_iaf1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_iaf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iaf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iaf1:auto_generated " "Info: Elaborating entity \"altsyncram_iaf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iaf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_tag_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag " "Info: Elaborating entity \"cpu_0_dc_tag_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\"" {  } { { "cpu_0.v" "cpu_0_dc_tag" { Text "G:/Quartus/transfer_new/cpu_0.v" 8042 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhf1 " "Info: Found entity 1: altsyncram_bhf1" {  } { { "db/altsyncram_bhf1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_bhf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bhf1:auto_generated " "Info: Elaborating entity \"altsyncram_bhf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_tag_module:cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_data_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data " "Info: Elaborating entity \"cpu_0_dc_data_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\"" {  } { { "cpu_0.v" "cpu_0_dc_data" { Text "G:/Quartus/transfer_new/cpu_0.v" 8096 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcf1 " "Info: Found entity 1: altsyncram_bcf1" {  } { { "db/altsyncram_bcf1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_bcf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_bcf1:auto_generated " "Info: Elaborating entity \"altsyncram_bcf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_data_module:cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_bcf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_dc_victim_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim " "Info: Elaborating entity \"cpu_0_dc_victim_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\"" {  } { { "cpu_0.v" "cpu_0_dc_victim" { Text "G:/Quartus/transfer_new/cpu_0.v" 8112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2d1 " "Info: Found entity 1: altsyncram_i2d1" {  } { { "db/altsyncram_i2d1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_i2d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2d1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated " "Info: Elaborating entity \"altsyncram_i2d1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_dc_victim_module:cpu_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_i2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_mult_cell.v 1 1 " "Warning: Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_mult_cell " "Info: Found entity 1: cpu_0_mult_cell" {  } { { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_mult_cell TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell " "Info: Elaborating entity \"cpu_0_mult_cell\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\"" {  } { { "cpu_0.v" "the_cpu_0_mult_cell" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add " "Info: Elaborating entity \"altmult_add\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "cpu_0_mult_cell.v" "the_altmult_add" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_jar2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_jar2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_jar2 " "Info: Found entity 1: mult_add_jar2" {  } { { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_jar2 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated " "Info: Elaborating entity \"mult_add_jar2\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_hi81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_hi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_hi81 " "Info: Found entity 1: ded_mult_hi81" {  } { { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_hi81 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1 " "Info: Elaborating entity \"ded_mult_hi81\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\"" {  } { { "db/mult_add_jar2.tdf" "ded_mult1" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_5qf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_5qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_5qf1 " "Info: Found entity 1: ded_mult_5qf1" {  } { { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_5qf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult " "Info: Elaborating entity \"ded_mult_5qf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\"" {  } { { "db/ded_mult_hi81.tdf" "left_mult" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr " "Warning: Variable or input pin \"aclr\" is defined but never used" {  } { { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 30 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock " "Warning: Variable or input pin \"clock\" is defined but never used" {  } { { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 31 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ena " "Warning: Variable or input pin \"ena\" is defined but never used" {  } { { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 34 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_vp31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_vp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_vp31 " "Info: Found entity 1: mac_mult_vp31" {  } { { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_mult_vp31 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2 " "Info: Elaborating entity \"mac_mult_vp31\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\"" {  } { { "db/ded_mult_5qf1.tdf" "mac_mult2" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk " "Warning: Variable or input pin \"clk\" is defined but never used" {  } { { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 26 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vrm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_vrm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vrm " "Info: Found entity 1: mult_vrm" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vrm TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4 " "Info: Elaborating entity \"mult_vrm\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\"" {  } { { "db/mac_mult_vp31.tdf" "mult4" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4421.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_4421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4421 " "Info: Found entity 1: mac_out_4421" {  } { { "db/mac_out_4421.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_out_4421.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_out_4421 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_out_4421:mac_out3 " "Info: Elaborating entity \"mac_out_4421\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_out_4421:mac_out3\"" {  } { { "db/ded_mult_5qf1.tdf" "mac_out3" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk " "Warning: Variable or input pin \"clk\" is defined but never used" {  } { { "db/mac_out_4421.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_out_4421.tdf" 24 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 39 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d3c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d3c " "Info: Found entity 1: dffpipe_d3c" {  } { { "db/dffpipe_d3c.tdf" "" { Text "G:/Quartus/transfer_new/db/dffpipe_d3c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d3c TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|dffpipe_d3c:pre_result " "Info: Elaborating entity \"dffpipe_d3c\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|dffpipe_d3c:pre_result\"" {  } { { "db/ded_mult_5qf1.tdf" "pre_result" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_9qf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_9qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_9qf1 " "Info: Found entity 1: ded_mult_9qf1" {  } { { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_9qf1 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult " "Info: Elaborating entity \"ded_mult_9qf1\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\"" {  } { { "db/ded_mult_hi81.tdf" "right_mult" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "aclr " "Warning: Variable or input pin \"aclr\" is defined but never used" {  } { { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 30 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clock " "Warning: Variable or input pin \"clock\" is defined but never used" {  } { { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 31 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ena " "Warning: Variable or input pin \"ena\" is defined but never used" {  } { { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 34 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_up31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_up31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_up31 " "Info: Found entity 1: mac_mult_up31" {  } { { "db/mac_mult_up31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_up31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_mult_up31 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22 " "Info: Elaborating entity \"mac_mult_up31\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\"" {  } { { "db/ded_mult_9qf1.tdf" "mac_mult22" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk " "Warning: Variable or input pin \"clk\" is defined but never used" {  } { { "db/mac_mult_up31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_up31.tdf" 26 2 0 } } { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_urm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_urm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_urm " "Info: Found entity 1: mult_urm" {  } { { "db/mult_urm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_urm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_urm TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24 " "Info: Elaborating entity \"mult_urm\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24\"" {  } { { "db/mac_mult_up31.tdf" "mult24" { Text "G:/Quartus/transfer_new/db/mac_mult_up31.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_q321.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_q321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_q321 " "Info: Found entity 1: mac_out_q321" {  } { { "db/mac_out_q321.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_out_q321.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_out_q321 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_out_q321:mac_out23 " "Info: Elaborating entity \"mac_out_q321\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_out_q321:mac_out23\"" {  } { { "db/ded_mult_9qf1.tdf" "mac_out23" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk " "Warning: Variable or input pin \"clk\" is defined but never used" {  } { { "db/mac_out_q321.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_out_q321.tdf" 24 2 0 } } { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 39 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_83c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_83c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_83c " "Info: Found entity 1: dffpipe_83c" {  } { { "db/dffpipe_83c.tdf" "" { Text "G:/Quartus/transfer_new/db/dffpipe_83c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_83c TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|dffpipe_83c:pre_result " "Info: Elaborating entity \"dffpipe_83c\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|dffpipe_83c:pre_result\"" {  } { { "db/ded_mult_9qf1.tdf" "pre_result" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info: Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info: Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_debug" { Text "G:/Quartus/transfer_new/cpu_0.v" 3308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info: Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_ocimem" { Text "G:/Quartus/transfer_new/cpu_0.v" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_ociram_lpm_dram_bdp_component" { Text "G:/Quartus/transfer_new/cpu_0.v" 842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l872.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l872.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l872 " "Info: Found entity 1: altsyncram_l872" {  } { { "db/altsyncram_l872.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_l872.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l872 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_l872:auto_generated " "Info: Elaborating entity \"altsyncram_l872\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_l872:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info: Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_avalon_reg" { Text "G:/Quartus/transfer_new/cpu_0.v" 3348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info: Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_break" { Text "G:/Quartus/transfer_new/cpu_0.v" 3379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_xbrk" { Text "G:/Quartus/transfer_new/cpu_0.v" 3402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dbrk" { Text "G:/Quartus/transfer_new/cpu_0.v" 3429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info: Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_itrace" { Text "G:/Quartus/transfer_new/cpu_0.v" 3470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_dtrace" { Text "G:/Quartus/transfer_new/cpu_0.v" 3485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "G:/Quartus/transfer_new/cpu_0.v" 2104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info: Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_fifo" { Text "G:/Quartus/transfer_new/cpu_0.v" 3504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "G:/Quartus/transfer_new/cpu_0.v" 2424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "G:/Quartus/transfer_new/cpu_0.v" 2434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.v" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "G:/Quartus/transfer_new/cpu_0.v" 2444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.v 1 1 " "Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info: Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "G:/Quartus/transfer_new/cpu_0_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info: Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.v" "the_cpu_0_oci_test_bench" { Text "G:/Quartus/transfer_new/cpu_0.v" 2453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info: Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_pib" { Text "G:/Quartus/transfer_new/cpu_0.v" 3514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info: Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.v" "the_cpu_0_nios2_oci_im" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.v" "cpu_0_traceram_lpm_dram_bdp_component" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.v" "the_altsyncram" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n802.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n802 " "Info: Found entity 1: altsyncram_n802" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n802 TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated " "Info: Elaborating entity \"altsyncram_n802\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.v" "the_cpu_0_jtag_debug_module_wrapper" { Text "G:/Quartus/transfer_new/cpu_0.v" 3578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info: Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_tck" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "the_cpu_0_jtag_debug_module_sysclk" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "cpu_0_jtag_debug_module_phy" { Text "G:/Quartus/transfer_new/cpu_0_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_epcs_control_port_arbitrator TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port " "Info: Elaborating entity \"epcs_flash_controller_0_epcs_control_port_arbitrator\" for hierarchy \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\"" {  } { { "trans_3.v" "the_epcs_flash_controller_0_epcs_control_port" { Text "G:/Quartus/transfer_new/trans_3.v" 10535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller_0.v 2 2 " "Warning: Using design file epcs_flash_controller_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_0_sub " "Info: Found entity 1: epcs_flash_controller_0_sub" {  } { { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller_0 " "Info: Found entity 2: epcs_flash_controller_0" {  } { { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 421 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "epcs_flash_controller_0.v(401) " "Warning (10037): Verilog HDL or VHDL warning at epcs_flash_controller_0.v(401): conditional expression evaluates to a constant" {  } { { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0 TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0 " "Info: Elaborating entity \"epcs_flash_controller_0\" for hierarchy \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\"" {  } { { "trans_3.v" "the_epcs_flash_controller_0" { Text "G:/Quartus/transfer_new/trans_3.v" 10555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_sub TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub " "Info: Elaborating entity \"epcs_flash_controller_0_sub\" for hierarchy \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub\"" {  } { { "epcs_flash_controller_0.v" "the_epcs_flash_controller_0_sub" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_0_boot_rom.hex " "Info: Parameter \"init_file\" = \"epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 543 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tj41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tj41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tj41 " "Info: Found entity 1: altsyncram_tj41" {  } { { "db/altsyncram_tj41.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_tj41.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tj41 TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_tj41:auto_generated " "Info: Elaborating entity \"altsyncram_tj41\" for hierarchy \"TRANS_3:inst\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_tj41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator TRANS_3:inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"TRANS_3:inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "trans_3.v" "the_jtag_uart_0_avalon_jtag_slave" { Text "G:/Quartus/transfer_new/trans_3.v" 10588 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.v 7 7 " "Warning: Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info: Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info: Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info: Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info: Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info: Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0 " "Info: Elaborating entity \"jtag_uart_0\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "trans_3.v" "the_jtag_uart_0" { Text "G:/Quartus/transfer_new/trans_3.v" 10604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info: Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_w" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "wfifo" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Info: Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "G:/Quartus/transfer_new/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Info: Elaborating entity \"scfifo_aq21\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Info: Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "G:/Quartus/transfer_new/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Info: Elaborating entity \"a_dpfifo_h031\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "G:/Quartus/transfer_new/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "G:/Quartus/transfer_new/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "G:/Quartus/transfer_new/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Info: Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "G:/Quartus/transfer_new/db/cntr_4n7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Info: Elaborating entity \"cntr_4n7\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "G:/Quartus/transfer_new/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Info: Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "G:/Quartus/transfer_new/db/dpram_ek21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Info: Elaborating entity \"dpram_ek21\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "G:/Quartus/transfer_new/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Info: Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_i0m1\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "G:/Quartus/transfer_new/db/dpram_ek21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Info: Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "G:/Quartus/transfer_new/db/cntr_omb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Info: Elaborating entity \"cntr_omb\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "G:/Quartus/transfer_new/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info: Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.v" "the_jtag_uart_0_scfifo_r" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "jtag_uart_0_alt_jtag_atlantic" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info: Instantiated megafunction \"TRANS_3:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_ce_s1_arbitrator TRANS_3:inst\|pio_c1_ce_s1_arbitrator:the_pio_c1_ce_s1 " "Info: Elaborating entity \"pio_c1_ce_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c1_ce_s1_arbitrator:the_pio_c1_ce_s1\"" {  } { { "trans_3.v" "the_pio_c1_ce_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c1_ce.v 1 1 " "Warning: Using design file pio_c1_ce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c1_ce " "Info: Found entity 1: pio_c1_ce" {  } { { "pio_c1_ce.v" "" { Text "G:/Quartus/transfer_new/pio_c1_ce.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_ce TRANS_3:inst\|pio_c1_ce:the_pio_c1_ce " "Info: Elaborating entity \"pio_c1_ce\" for hierarchy \"TRANS_3:inst\|pio_c1_ce:the_pio_c1_ce\"" {  } { { "trans_3.v" "the_pio_c1_ce" { Text "G:/Quartus/transfer_new/trans_3.v" 10640 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_clk_s1_arbitrator TRANS_3:inst\|pio_c1_clk_s1_arbitrator:the_pio_c1_clk_s1 " "Info: Elaborating entity \"pio_c1_clk_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c1_clk_s1_arbitrator:the_pio_c1_clk_s1\"" {  } { { "trans_3.v" "the_pio_c1_clk_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10664 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c1_clk.v 1 1 " "Warning: Using design file pio_c1_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c1_clk " "Info: Found entity 1: pio_c1_clk" {  } { { "pio_c1_clk.v" "" { Text "G:/Quartus/transfer_new/pio_c1_clk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_clk TRANS_3:inst\|pio_c1_clk:the_pio_c1_clk " "Info: Elaborating entity \"pio_c1_clk\" for hierarchy \"TRANS_3:inst\|pio_c1_clk:the_pio_c1_clk\"" {  } { { "trans_3.v" "the_pio_c1_clk" { Text "G:/Quartus/transfer_new/trans_3.v" 10676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_cs_s1_arbitrator TRANS_3:inst\|pio_c1_cs_s1_arbitrator:the_pio_c1_cs_s1 " "Info: Elaborating entity \"pio_c1_cs_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c1_cs_s1_arbitrator:the_pio_c1_cs_s1\"" {  } { { "trans_3.v" "the_pio_c1_cs_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10700 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c1_cs.v 1 1 " "Warning: Using design file pio_c1_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c1_cs " "Info: Found entity 1: pio_c1_cs" {  } { { "pio_c1_cs.v" "" { Text "G:/Quartus/transfer_new/pio_c1_cs.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_cs TRANS_3:inst\|pio_c1_cs:the_pio_c1_cs " "Info: Elaborating entity \"pio_c1_cs\" for hierarchy \"TRANS_3:inst\|pio_c1_cs:the_pio_c1_cs\"" {  } { { "trans_3.v" "the_pio_c1_cs" { Text "G:/Quartus/transfer_new/trans_3.v" 10712 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_data_s1_arbitrator TRANS_3:inst\|pio_c1_data_s1_arbitrator:the_pio_c1_data_s1 " "Info: Elaborating entity \"pio_c1_data_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c1_data_s1_arbitrator:the_pio_c1_data_s1\"" {  } { { "trans_3.v" "the_pio_c1_data_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10736 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c1_data.v 1 1 " "Warning: Using design file pio_c1_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c1_data " "Info: Found entity 1: pio_c1_data" {  } { { "pio_c1_data.v" "" { Text "G:/Quartus/transfer_new/pio_c1_data.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_data TRANS_3:inst\|pio_c1_data:the_pio_c1_data " "Info: Elaborating entity \"pio_c1_data\" for hierarchy \"TRANS_3:inst\|pio_c1_data:the_pio_c1_data\"" {  } { { "trans_3.v" "the_pio_c1_data" { Text "G:/Quartus/transfer_new/trans_3.v" 10748 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_dr_s1_arbitrator TRANS_3:inst\|pio_c1_dr_s1_arbitrator:the_pio_c1_dr_s1 " "Info: Elaborating entity \"pio_c1_dr_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c1_dr_s1_arbitrator:the_pio_c1_dr_s1\"" {  } { { "trans_3.v" "the_pio_c1_dr_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10774 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c1_dr.v 1 1 " "Warning: Using design file pio_c1_dr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c1_dr " "Info: Found entity 1: pio_c1_dr" {  } { { "pio_c1_dr.v" "" { Text "G:/Quartus/transfer_new/pio_c1_dr.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c1_dr TRANS_3:inst\|pio_c1_dr:the_pio_c1_dr " "Info: Elaborating entity \"pio_c1_dr\" for hierarchy \"TRANS_3:inst\|pio_c1_dr:the_pio_c1_dr\"" {  } { { "trans_3.v" "the_pio_c1_dr" { Text "G:/Quartus/transfer_new/trans_3.v" 10787 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_ce_s1_arbitrator TRANS_3:inst\|pio_c2_ce_s1_arbitrator:the_pio_c2_ce_s1 " "Info: Elaborating entity \"pio_c2_ce_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c2_ce_s1_arbitrator:the_pio_c2_ce_s1\"" {  } { { "trans_3.v" "the_pio_c2_ce_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10811 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c2_ce.v 1 1 " "Warning: Using design file pio_c2_ce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c2_ce " "Info: Found entity 1: pio_c2_ce" {  } { { "pio_c2_ce.v" "" { Text "G:/Quartus/transfer_new/pio_c2_ce.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_ce TRANS_3:inst\|pio_c2_ce:the_pio_c2_ce " "Info: Elaborating entity \"pio_c2_ce\" for hierarchy \"TRANS_3:inst\|pio_c2_ce:the_pio_c2_ce\"" {  } { { "trans_3.v" "the_pio_c2_ce" { Text "G:/Quartus/transfer_new/trans_3.v" 10823 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_clk_s1_arbitrator TRANS_3:inst\|pio_c2_clk_s1_arbitrator:the_pio_c2_clk_s1 " "Info: Elaborating entity \"pio_c2_clk_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c2_clk_s1_arbitrator:the_pio_c2_clk_s1\"" {  } { { "trans_3.v" "the_pio_c2_clk_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10847 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c2_clk.v 1 1 " "Warning: Using design file pio_c2_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c2_clk " "Info: Found entity 1: pio_c2_clk" {  } { { "pio_c2_clk.v" "" { Text "G:/Quartus/transfer_new/pio_c2_clk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_clk TRANS_3:inst\|pio_c2_clk:the_pio_c2_clk " "Info: Elaborating entity \"pio_c2_clk\" for hierarchy \"TRANS_3:inst\|pio_c2_clk:the_pio_c2_clk\"" {  } { { "trans_3.v" "the_pio_c2_clk" { Text "G:/Quartus/transfer_new/trans_3.v" 10859 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_cs_s1_arbitrator TRANS_3:inst\|pio_c2_cs_s1_arbitrator:the_pio_c2_cs_s1 " "Info: Elaborating entity \"pio_c2_cs_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c2_cs_s1_arbitrator:the_pio_c2_cs_s1\"" {  } { { "trans_3.v" "the_pio_c2_cs_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c2_cs.v 1 1 " "Warning: Using design file pio_c2_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c2_cs " "Info: Found entity 1: pio_c2_cs" {  } { { "pio_c2_cs.v" "" { Text "G:/Quartus/transfer_new/pio_c2_cs.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_cs TRANS_3:inst\|pio_c2_cs:the_pio_c2_cs " "Info: Elaborating entity \"pio_c2_cs\" for hierarchy \"TRANS_3:inst\|pio_c2_cs:the_pio_c2_cs\"" {  } { { "trans_3.v" "the_pio_c2_cs" { Text "G:/Quartus/transfer_new/trans_3.v" 10895 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_data_s1_arbitrator TRANS_3:inst\|pio_c2_data_s1_arbitrator:the_pio_c2_data_s1 " "Info: Elaborating entity \"pio_c2_data_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c2_data_s1_arbitrator:the_pio_c2_data_s1\"" {  } { { "trans_3.v" "the_pio_c2_data_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10919 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c2_data.v 1 1 " "Warning: Using design file pio_c2_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c2_data " "Info: Found entity 1: pio_c2_data" {  } { { "pio_c2_data.v" "" { Text "G:/Quartus/transfer_new/pio_c2_data.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_data TRANS_3:inst\|pio_c2_data:the_pio_c2_data " "Info: Elaborating entity \"pio_c2_data\" for hierarchy \"TRANS_3:inst\|pio_c2_data:the_pio_c2_data\"" {  } { { "trans_3.v" "the_pio_c2_data" { Text "G:/Quartus/transfer_new/trans_3.v" 10931 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_dr_s1_arbitrator TRANS_3:inst\|pio_c2_dr_s1_arbitrator:the_pio_c2_dr_s1 " "Info: Elaborating entity \"pio_c2_dr_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_c2_dr_s1_arbitrator:the_pio_c2_dr_s1\"" {  } { { "trans_3.v" "the_pio_c2_dr_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10957 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_c2_dr.v 1 1 " "Warning: Using design file pio_c2_dr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_c2_dr " "Info: Found entity 1: pio_c2_dr" {  } { { "pio_c2_dr.v" "" { Text "G:/Quartus/transfer_new/pio_c2_dr.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_c2_dr TRANS_3:inst\|pio_c2_dr:the_pio_c2_dr " "Info: Elaborating entity \"pio_c2_dr\" for hierarchy \"TRANS_3:inst\|pio_c2_dr:the_pio_c2_dr\"" {  } { { "trans_3.v" "the_pio_c2_dr" { Text "G:/Quartus/transfer_new/trans_3.v" 10970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_clk_24_s1_arbitrator TRANS_3:inst\|pio_clk_24_s1_arbitrator:the_pio_clk_24_s1 " "Info: Elaborating entity \"pio_clk_24_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_clk_24_s1_arbitrator:the_pio_clk_24_s1\"" {  } { { "trans_3.v" "the_pio_clk_24_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 10994 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_clk_24.v 1 1 " "Warning: Using design file pio_clk_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_clk_24 " "Info: Found entity 1: pio_clk_24" {  } { { "pio_clk_24.v" "" { Text "G:/Quartus/transfer_new/pio_clk_24.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_clk_24 TRANS_3:inst\|pio_clk_24:the_pio_clk_24 " "Info: Elaborating entity \"pio_clk_24\" for hierarchy \"TRANS_3:inst\|pio_clk_24:the_pio_clk_24\"" {  } { { "trans_3.v" "the_pio_clk_24" { Text "G:/Quartus/transfer_new/trans_3.v" 11006 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_data_24_s1_arbitrator TRANS_3:inst\|pio_data_24_s1_arbitrator:the_pio_data_24_s1 " "Info: Elaborating entity \"pio_data_24_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_data_24_s1_arbitrator:the_pio_data_24_s1\"" {  } { { "trans_3.v" "the_pio_data_24_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11030 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_data_24.v 1 1 " "Warning: Using design file pio_data_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_data_24 " "Info: Found entity 1: pio_data_24" {  } { { "pio_data_24.v" "" { Text "G:/Quartus/transfer_new/pio_data_24.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_data_24 TRANS_3:inst\|pio_data_24:the_pio_data_24 " "Info: Elaborating entity \"pio_data_24\" for hierarchy \"TRANS_3:inst\|pio_data_24:the_pio_data_24\"" {  } { { "trans_3.v" "the_pio_data_24" { Text "G:/Quartus/transfer_new/trans_3.v" 11042 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led1_s1_arbitrator TRANS_3:inst\|pio_led1_s1_arbitrator:the_pio_led1_s1 " "Info: Elaborating entity \"pio_led1_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_led1_s1_arbitrator:the_pio_led1_s1\"" {  } { { "trans_3.v" "the_pio_led1_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_led1.v 1 1 " "Warning: Using design file pio_led1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_led1 " "Info: Found entity 1: pio_led1" {  } { { "pio_led1.v" "" { Text "G:/Quartus/transfer_new/pio_led1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led1 TRANS_3:inst\|pio_led1:the_pio_led1 " "Info: Elaborating entity \"pio_led1\" for hierarchy \"TRANS_3:inst\|pio_led1:the_pio_led1\"" {  } { { "trans_3.v" "the_pio_led1" { Text "G:/Quartus/transfer_new/trans_3.v" 11078 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led2_s1_arbitrator TRANS_3:inst\|pio_led2_s1_arbitrator:the_pio_led2_s1 " "Info: Elaborating entity \"pio_led2_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_led2_s1_arbitrator:the_pio_led2_s1\"" {  } { { "trans_3.v" "the_pio_led2_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_led2.v 1 1 " "Warning: Using design file pio_led2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_led2 " "Info: Found entity 1: pio_led2" {  } { { "pio_led2.v" "" { Text "G:/Quartus/transfer_new/pio_led2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led2 TRANS_3:inst\|pio_led2:the_pio_led2 " "Info: Elaborating entity \"pio_led2\" for hierarchy \"TRANS_3:inst\|pio_led2:the_pio_led2\"" {  } { { "trans_3.v" "the_pio_led2" { Text "G:/Quartus/transfer_new/trans_3.v" 11114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led3_s1_arbitrator TRANS_3:inst\|pio_led3_s1_arbitrator:the_pio_led3_s1 " "Info: Elaborating entity \"pio_led3_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_led3_s1_arbitrator:the_pio_led3_s1\"" {  } { { "trans_3.v" "the_pio_led3_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_led3.v 1 1 " "Warning: Using design file pio_led3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_led3 " "Info: Found entity 1: pio_led3" {  } { { "pio_led3.v" "" { Text "G:/Quartus/transfer_new/pio_led3.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_led3 TRANS_3:inst\|pio_led3:the_pio_led3 " "Info: Elaborating entity \"pio_led3\" for hierarchy \"TRANS_3:inst\|pio_led3:the_pio_led3\"" {  } { { "trans_3.v" "the_pio_led3" { Text "G:/Quartus/transfer_new/trans_3.v" 11150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_reset_9557_s1_arbitrator TRANS_3:inst\|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1 " "Info: Elaborating entity \"pio_reset_9557_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_reset_9557_s1_arbitrator:the_pio_reset_9557_s1\"" {  } { { "trans_3.v" "the_pio_reset_9557_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_reset_9557.v 1 1 " "Warning: Using design file pio_reset_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_reset_9557 " "Info: Found entity 1: pio_reset_9557" {  } { { "pio_reset_9557.v" "" { Text "G:/Quartus/transfer_new/pio_reset_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_reset_9557 TRANS_3:inst\|pio_reset_9557:the_pio_reset_9557 " "Info: Elaborating entity \"pio_reset_9557\" for hierarchy \"TRANS_3:inst\|pio_reset_9557:the_pio_reset_9557\"" {  } { { "trans_3.v" "the_pio_reset_9557" { Text "G:/Quartus/transfer_new/trans_3.v" 11186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_9557_s1_arbitrator TRANS_3:inst\|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1 " "Info: Elaborating entity \"pio_scl_9557_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_scl_9557_s1_arbitrator:the_pio_scl_9557_s1\"" {  } { { "trans_3.v" "the_pio_scl_9557_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_scl_9557.v 1 1 " "Warning: Using design file pio_scl_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_scl_9557 " "Info: Found entity 1: pio_scl_9557" {  } { { "pio_scl_9557.v" "" { Text "G:/Quartus/transfer_new/pio_scl_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_scl_9557 TRANS_3:inst\|pio_scl_9557:the_pio_scl_9557 " "Info: Elaborating entity \"pio_scl_9557\" for hierarchy \"TRANS_3:inst\|pio_scl_9557:the_pio_scl_9557\"" {  } { { "trans_3.v" "the_pio_scl_9557" { Text "G:/Quartus/transfer_new/trans_3.v" 11222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_9557_s1_arbitrator TRANS_3:inst\|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1 " "Info: Elaborating entity \"pio_sda_9557_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|pio_sda_9557_s1_arbitrator:the_pio_sda_9557_s1\"" {  } { { "trans_3.v" "the_pio_sda_9557_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pio_sda_9557.v 1 1 " "Warning: Using design file pio_sda_9557.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_sda_9557 " "Info: Found entity 1: pio_sda_9557" {  } { { "pio_sda_9557.v" "" { Text "G:/Quartus/transfer_new/pio_sda_9557.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_sda_9557 TRANS_3:inst\|pio_sda_9557:the_pio_sda_9557 " "Info: Elaborating entity \"pio_sda_9557\" for hierarchy \"TRANS_3:inst\|pio_sda_9557:the_pio_sda_9557\"" {  } { { "trans_3.v" "the_pio_sda_9557" { Text "G:/Quartus/transfer_new/trans_3.v" 11258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Info: Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "trans_3.v" "the_sdram_0_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "trans_3.v" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 8268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"TRANS_3:inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "trans_3.v" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 8306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.v 2 2 " "Warning: Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Info: Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Info: Found entity 2: sdram_0" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_0.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 TRANS_3:inst\|sdram_0:the_sdram_0 " "Info: Elaborating entity \"sdram_0\" for hierarchy \"TRANS_3:inst\|sdram_0:the_sdram_0\"" {  } { { "trans_3.v" "the_sdram_0" { Text "G:/Quartus/transfer_new/trans_3.v" 11323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module TRANS_3:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Info: Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"TRANS_3:inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.v" "the_sdram_0_input_efifo_module" { Text "G:/Quartus/transfer_new/sdram_0.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator TRANS_3:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"TRANS_3:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "trans_3.v" "the_sysid_control_slave" { Text "G:/Quartus/transfer_new/trans_3.v" 11342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "G:/Quartus/transfer_new/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid TRANS_3:inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"TRANS_3:inst\|sysid:the_sysid\"" {  } { { "trans_3.v" "the_sysid" { Text "G:/Quartus/transfer_new/trans_3.v" 11348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0_s1_arbitrator TRANS_3:inst\|timer_0_s1_arbitrator:the_timer_0_s1 " "Info: Elaborating entity \"timer_0_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|timer_0_s1_arbitrator:the_timer_0_s1\"" {  } { { "trans_3.v" "the_timer_0_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_0.v 1 1 " "Warning: Using design file timer_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_0 " "Info: Found entity 1: timer_0" {  } { { "timer_0.v" "" { Text "G:/Quartus/transfer_new/timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_0 TRANS_3:inst\|timer_0:the_timer_0 " "Info: Elaborating entity \"timer_0\" for hierarchy \"TRANS_3:inst\|timer_0:the_timer_0\"" {  } { { "trans_3.v" "the_timer_0" { Text "G:/Quartus/transfer_new/trans_3.v" 11386 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_watchdog_s1_arbitrator TRANS_3:inst\|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1 " "Info: Elaborating entity \"timer_watchdog_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|timer_watchdog_s1_arbitrator:the_timer_watchdog_s1\"" {  } { { "trans_3.v" "the_timer_watchdog_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer_watchdog.v 1 1 " "Warning: Using design file timer_watchdog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_watchdog " "Info: Found entity 1: timer_watchdog" {  } { { "timer_watchdog.v" "" { Text "G:/Quartus/transfer_new/timer_watchdog.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_watchdog TRANS_3:inst\|timer_watchdog:the_timer_watchdog " "Info: Elaborating entity \"timer_watchdog\" for hierarchy \"TRANS_3:inst\|timer_watchdog:the_timer_watchdog\"" {  } { { "trans_3.v" "the_timer_watchdog" { Text "G:/Quartus/transfer_new/trans_3.v" 11427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb_s1_arbitrator TRANS_3:inst\|uart_usb_s1_arbitrator:the_uart_usb_s1 " "Info: Elaborating entity \"uart_usb_s1_arbitrator\" for hierarchy \"TRANS_3:inst\|uart_usb_s1_arbitrator:the_uart_usb_s1\"" {  } { { "trans_3.v" "the_uart_usb_s1" { Text "G:/Quartus/transfer_new/trans_3.v" 11459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_usb.v 7 7 " "Warning: Using design file uart_usb.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_usb_log_module " "Info: Found entity 1: uart_usb_log_module" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_usb_tx " "Info: Found entity 2: uart_usb_tx" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_usb_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_usb_rx_stimulus_source_character_source_rom_module" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_usb_rx_stimulus_source " "Info: Found entity 4: uart_usb_rx_stimulus_source" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_usb_rx " "Info: Found entity 5: uart_usb_rx" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_usb_regs " "Info: Found entity 6: uart_usb_regs" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 733 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart_usb " "Info: Found entity 7: uart_usb" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 975 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb TRANS_3:inst\|uart_usb:the_uart_usb " "Info: Elaborating entity \"uart_usb\" for hierarchy \"TRANS_3:inst\|uart_usb:the_uart_usb\"" {  } { { "trans_3.v" "the_uart_usb" { Text "G:/Quartus/transfer_new/trans_3.v" 11477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb_tx TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_tx:the_uart_usb_tx " "Info: Elaborating entity \"uart_usb_tx\" for hierarchy \"TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_tx:the_uart_usb_tx\"" {  } { { "uart_usb.v" "the_uart_usb_tx" { Text "G:/Quartus/transfer_new/uart_usb.v" 1048 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb_rx TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_rx:the_uart_usb_rx " "Info: Elaborating entity \"uart_usb_rx\" for hierarchy \"TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_rx:the_uart_usb_rx\"" {  } { { "uart_usb.v" "the_uart_usb_rx" { Text "G:/Quartus/transfer_new/uart_usb.v" 1066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb_rx_stimulus_source TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_rx:the_uart_usb_rx\|uart_usb_rx_stimulus_source:the_uart_usb_rx_stimulus_source " "Info: Elaborating entity \"uart_usb_rx_stimulus_source\" for hierarchy \"TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_rx:the_uart_usb_rx\|uart_usb_rx_stimulus_source:the_uart_usb_rx_stimulus_source\"" {  } { { "uart_usb.v" "the_uart_usb_rx_stimulus_source" { Text "G:/Quartus/transfer_new/uart_usb.v" 555 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_usb_regs TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_regs:the_uart_usb_regs " "Info: Elaborating entity \"uart_usb_regs\" for hierarchy \"TRANS_3:inst\|uart_usb:the_uart_usb\|uart_usb_regs:the_uart_usb_regs\"" {  } { { "uart_usb.v" "the_uart_usb_regs" { Text "G:/Quartus/transfer_new/uart_usb.v" 1097 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANS_3_reset_clk_0_domain_synch_module TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch " "Info: Elaborating entity \"TRANS_3_reset_clk_0_domain_synch_module\" for hierarchy \"TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\"" {  } { { "trans_3.v" "TRANS_3_reset_clk_0_domain_synch" { Text "G:/Quartus/transfer_new/trans_3.v" 11486 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_n802:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n802.tdf" "" { Text "G:/Quartus/transfer_new/db/altsyncram_n802.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 2915 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3073 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 3535 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10245 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "252 " "Info: Ignored 252 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "10 " "Info: Ignored 10 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "242 " "Info: Ignored 242 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24\|le29a\[18\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24\|le29a\[18\]\"" {  } { { "db/mult_urm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_urm.tdf" 42 7 0 } } { "db/mac_mult_up31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_up31.tdf" 34 2 0 } } { "db/ded_mult_9qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_9qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 37 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le7a\[15\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le7a\[15\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 40 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le7a\[14\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le7a\[14\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 40 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[15\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[15\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 41 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[14\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[14\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 41 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[13\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[13\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 41 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[12\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le8a\[12\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 41 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[14\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[14\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 42 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[13\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[13\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 42 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[12\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[12\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 42 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[11\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[11\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 42 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[10\] " "Warning (14320): Synthesized away node \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_5qf1:left_mult\|mac_mult_vp31:mac_mult2\|mult_vrm:mult4\|le9a\[10\]\"" {  } { { "db/mult_vrm.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_vrm.tdf" 42 6 0 } } { "db/mac_mult_vp31.tdf" "" { Text "G:/Quartus/transfer_new/db/mac_mult_vp31.tdf" 34 2 0 } } { "db/ded_mult_5qf1.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_5qf1.tdf" 38 2 0 } } { "db/ded_mult_hi81.tdf" "" { Text "G:/Quartus/transfer_new/db/ded_mult_hi81.tdf" 36 2 0 } } { "db/mult_add_jar2.tdf" "" { Text "G:/Quartus/transfer_new/db/mult_add_jar2.tdf" 33 2 0 } } { "altmult_add.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } } { "cpu_0_mult_cell.v" "" { Text "G:/Quartus/transfer_new/cpu_0_mult_cell.v" 47 0 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 10007 0 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10494 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 160 240 704 1072 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning: \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning: Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning: The reset input will be asserted when the evaluation time expires" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 0 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 0 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 86 -1 0 } } { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 242 -1 0 } } { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 131 -1 0 } } { "pio_led1.v" "" { Text "G:/Quartus/transfer_new/pio_led1.v" 57 -1 0 } } { "pio_led2.v" "" { Text "G:/Quartus/transfer_new/pio_led2.v" 57 -1 0 } } { "pio_led3.v" "" { Text "G:/Quartus/transfer_new/pio_led3.v" 57 -1 0 } } { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 437 -1 0 } } { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 102 -1 0 } } { "epcs_flash_controller_0.v" "" { Text "G:/Quartus/transfer_new/epcs_flash_controller_0.v" 252 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7310 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 7658 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 1926 -1 0 } } { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 586 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 340 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 8361 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 5465 -1 0 } } { "jtag_uart_0.v" "" { Text "G:/Quartus/transfer_new/jtag_uart_0.v" 541 -1 0 } } { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 301 -1 0 } } { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 8130 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 5870 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 84 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 5902 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 9442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 949 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 5833 -1 0 } } { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 9591 -1 0 } } { "uart_usb.v" "" { Text "G:/Quartus/transfer_new/uart_usb.v" 85 -1 0 } } { "timer_0.v" "" { Text "G:/Quartus/transfer_new/timer_0.v" 166 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sd_cke VCC " "Warning (13410): Pin \"sd_cke\" is stuck at VCC" {  } { { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 920 704 880 936 "sd_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 79 " "Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module " "Info: Register \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module " "Info: Register \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_arb_share_counter\[0\] " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_reg_firsttransfer " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector\[1\] " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer " "Info: Register \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"TRANS_3:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~9 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~10 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~13 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~14 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~16 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~4 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~5 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~6 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~14 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~15 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~16 " "Info: Register \"TRANS_3:inst\|sdram_0:the_sdram_0\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector\[0\] " "Info: Register \"TRANS_3:inst\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\|epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24\|le27a\[19\] " "Info (17048): Logic cell \"TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_mult_cell:the_cpu_0_mult_cell\|altmult_add:the_altmult_add\|mult_add_jar2:auto_generated\|ded_mult_hi81:ded_mult1\|ded_mult_9qf1:right_mult\|mac_mult_up31:mac_mult22\|mult_urm:mult24\|le27a\[19\]\"" {  } { { "db/mult_urm.tdf" "le27a\[19\]" { Text "G:/Quartus/transfer_new/db/mult_urm.tdf" 40 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Info: Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Quartus/transfer_new/TRANS_CL3.map.smsg " "Info: Generated suppressed messages file G:/Quartus/transfer_new/TRANS_CL3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5754 " "Info: Implemented 5754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Info: Implemented 20 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5405 " "Info: Implemented 5405 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Info: Implemented 280 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Info: Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 21:04:26 2015 " "Info: Processing ended: Tue Mar 17 21:04:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Info: Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 21:04:28 2015 " "Info: Processing started: Tue Mar 17 21:04:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRANS_CL3 EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"TRANS_CL3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -70 -3889 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -70 degrees (-3889 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6042 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6042 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6433 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6433 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0" {  } { { "pzdyqx.vhd" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 15724 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6332 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6354 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "pzdyqx.vhd" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6268 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6433 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRANS_3:inst\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info: Automatically promoted node TRANS_3:inst\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info: Destination node TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 546 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 10609 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info: Destination node TRANS_3:inst\|cpu_0:the_cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6249 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|active_rnw~1 " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|active_rnw~1" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 210 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7182 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|active_cs_n~0 " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|active_cs_n~0" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 207 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7199 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~0 " "Info: Destination node TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~0" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 563 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 8062 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[2\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[2\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[1\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[1\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[0\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[0\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9633 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRANS_3:inst\|reset_n_sources~0  " "Info: Automatically promoted node TRANS_3:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10144 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7008 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Extra Info: Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Extra Info: Created 34 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] sd_clk~output " "Warning: PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLL.v" "" { Text "G:/Quartus/transfer_new/PLL.v" 94 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { -72 376 616 104 "inst1" "" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 0 616 792 16 "sd_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Info: Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 16422 " "Info: 1 (of 16422) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { epcs_data } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 232 72 240 248 "epcs_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 " "Warning: 24 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c1_data 3.3-V LVTTL 224 " "Info: Pin c1_data uses I/O standard 3.3-V LVTTL at 224" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { c1_data } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c1_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 392 704 880 408 "c1_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c1_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c2_data 3.3-V LVTTL 167 " "Info: Pin c2_data uses I/O standard 3.3-V LVTTL at 167" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { c2_data } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c2_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 552 704 880 568 "c2_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_24 3.3-V LVTTL 108 " "Info: Pin data_24 uses I/O standard 3.3-V LVTTL at 108" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { data_24 } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_24" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 648 704 880 664 "data_24" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_9557 3.3-V LVTTL 112 " "Info: Pin sda_9557 uses I/O standard 3.3-V LVTTL at 112" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sda_9557 } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda_9557" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 840 704 880 856 "sda_9557" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda_9557 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL 57 " "Info: Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at 57" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[15] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6066 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL 56 " "Info: Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at 56" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[14] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL 64 " "Info: Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[13] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6068 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL 63 " "Info: Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[12] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6069 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL 68 " "Info: Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[11] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6070 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL 65 " "Info: Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[10] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6071 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL 70 " "Info: Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[9] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6072 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL 69 " "Info: Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[8] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6073 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL 46 " "Info: Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[7] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6074 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL 45 " "Info: Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at 45" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[6] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL 44 " "Info: Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[5] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6076 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL 43 " "Info: Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[4] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6077 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL 41 " "Info: Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at 41" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[3] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6078 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL 39 " "Info: Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[2] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6079 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL 38 " "Info: Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[1] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6080 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL 37 " "Info: Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at 37" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { sd_data[0] } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6081 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 149 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at 149" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { -16 208 376 0 "clk" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6099 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c1_dr 3.3-V LVTTL 218 " "Info: Pin c1_dr uses I/O standard 3.3-V LVTTL at 218" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { c1_dr } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c1_dr" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 424 72 240 440 "c1_dr" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c1_dr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c2_dr 3.3-V LVTTL 161 " "Info: Pin c2_dr uses I/O standard 3.3-V LVTTL at 161" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { c2_dr } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c2_dr" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 584 72 240 600 "c2_dr" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c2_dr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RxD_usb 3.3-V LVTTL 195 " "Info: Pin RxD_usb uses I/O standard 3.3-V LVTTL at 195" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { RxD_usb } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RxD_usb" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 1032 72 240 1048 "RxD_usb" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RxD_usb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin64/pin_planner.ppl" { epcs_data } } } { "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 232 72 240 248 "epcs_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Quartus/transfer_new/TRANS_CL3.fit.smsg " "Info: Generated suppressed messages file G:/Quartus/transfer_new/TRANS_CL3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Info: Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 21:05:07 2015 " "Info: Processing ended: Tue Mar 17 21:05:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Info: Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 21:05:10 2015 " "Info: Processing started: Tue Mar 17 21:05:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 21:05:09 2015 " "Info: Processing started: Tue Mar 17 21:05:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRANS_CL3 -c TRANS_CL3 " "Info: Command: quartus_sta TRANS_CL3 -c TRANS_CL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Info: Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 0 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Warning: Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 0 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.587 " "Info: Worst-case setup slack is 41.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.587         0.000 altera_reserved_tck  " "Info:    41.587         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Info: Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 altera_reserved_tck  " "Info:     0.149         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.649 " "Info: Worst-case recovery slack is 45.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.649         0.000 altera_reserved_tck  " "Info:    45.649         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.332 " "Info: Worst-case removal slack is -2.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332        -8.763 altera_reserved_tck  " "Info:    -2.332        -8.763 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.281 " "Info: Worst-case minimum pulse width slack is 29.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.281         0.000 altera_reserved_tck  " "Info:    29.281         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.759 ns " "Info: Worst Case Available Settling Time: 196.759 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 21:05:12 2015 " "Info: Processing ended: Tue Mar 17 21:05:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.594 " "Info: Worst-case setup slack is 41.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.594         0.000 altera_reserved_tck  " "Info:    41.594         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.034 " "Info: Worst-case hold slack is -0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.102 altera_reserved_tck  " "Info:    -0.034        -0.102 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.659 " "Info: Worst-case recovery slack is 45.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.659         0.000 altera_reserved_tck  " "Info:    45.659         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.308 " "Info: Worst-case removal slack is -2.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308        -8.611 altera_reserved_tck  " "Info:    -2.308        -8.611 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.685 " "Info: Worst-case minimum pulse width slack is 29.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.685         0.000 altera_reserved_tck  " "Info:    29.685         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.008 ns " "Info: Worst Case Available Settling Time: 197.008 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.173 " "Info: Worst-case setup slack is 46.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.173         0.000 altera_reserved_tck  " "Info:    46.173         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Info: Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119         0.000 altera_reserved_tck  " "Info:     0.119         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.828 " "Info: Worst-case recovery slack is 47.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.828         0.000 altera_reserved_tck  " "Info:    47.828         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.939 " "Info: Worst-case removal slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939        -3.191 altera_reserved_tck  " "Info:    -0.939        -3.191 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 29.247 " "Info: Worst-case minimum pulse width slack is 29.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.247         0.000 altera_reserved_tck  " "Info:    29.247         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info: Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds. " "Info: Worst-Case MTBF of Design is 1e+009 years or 3.15e+016 seconds." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n " "Info: Typical MTBF of Design is 1e+009 years or 3.15e+016 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info: Number of Synchronizer Chains Found: 2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.630 ns " "Info: Worst Case Available Settling Time: 198.630 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info: Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "Info:   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 21:05:19 2015 " "Info: Processing ended: Tue Mar 17 21:05:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Info: Quartus II Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
