# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef" \
"Test_Memory_func_synth.v" \
"../../../../../OutOfOrderProcessor.srcs/sources_1/new/cpu.v" \
"../../../../../OutOfOrderProcessor.srcs/sources_1/new/decoder.v" \
"../../../../../OutOfOrderProcessor.srcs/sources_1/new/display.v" \
"../../../../../OutOfOrderProcessor.srcs/sources_1/new/mem.v" \
"../../../../../OutOfOrderProcessor.srcs/sources_1/new/regs.v" \

sv xil_defaultlib  --include "../../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef" \
"../../../../../OutOfOrderProcessor.srcs/sim_1/new/Test_Memory.sv" \

# Do not sort compile order
nosort
