Info: Starting: Create testbench Platform Designer system
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac.ipx
Info: qsys-generate C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac.qsys --testbench=STANDARD --output-directory=C:\LAB_IV_A\Quartus\RANSAC_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading RANSAC_NIOS/SistemaEmbarcadoRansac.qsys
Progress: Reading input file
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding MemoriaDados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDados
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding PIO_Entrada [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_Entrada
Progress: Adding PIO_Saida [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_Saida
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding Receiver [Receiver 1.0]
Progress: Parameterizing module Receiver
Progress: Adding Sender [Sender 1.0]
Progress: Parameterizing module Sender
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding parallel_port [altera_up_avalon_parallel_port 18.0]
Progress: Parameterizing module parallel_port
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoRansac.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcadoRansac.parallel_port: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac\testbench\SistemaEmbarcadoRansac.ipx
Progress: Loading RANSAC_NIOS/Receiver_hw.tcl
Progress: Loading RANSAC_NIOS/Sender_hw.tcl
Progress: Loading RANSAC_NIOS/SistemaEmbarcadoRansac.qsys
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/* matched 21 files in 0,03 seconds
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/ip/**/* matched 0 files in 0,00 seconds
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/*/* matched 34 files in 0,00 seconds
Info: C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac\testbench\SistemaEmbarcadoRansac.ipx described 0 plugins, 3 paths, in 0,03 seconds
Progress: Loading testbench/SistemaEmbarcadoRansac_tb.qsys
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/* matched 12 files in 0,03 seconds
Info: C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/*/* matched 9 files in 0,00 seconds
Info: C:/Users/Caroline/.altera.quartus/ip/18.1/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0,07 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0,07 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0,00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,11 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,11 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: SistemaEmbarcadoRansac
Info: TB_Gen: System design is: SistemaEmbarcadoRansac
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in
Info: get_interface_property parallel_data_in EXPORT_OF
Info: get_instance_property parallel_port CLASS_NAME
Info: get_instance_assignment parallel_port testbench.partner.map.external_interface
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in_reset
Info: get_interface_property sender_conduit EXPORT_OF
Info: get_instance_property Sender CLASS_NAME
Info: get_instance_assignment Sender testbench.partner.map.conduit_sender
Info: send_message Info TB_Gen: Creating testbench system : SistemaEmbarcadoRansac_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : SistemaEmbarcadoRansac_tb with all standard BFMs
Info: create_system SistemaEmbarcadoRansac_tb
Info: add_instance SistemaEmbarcadoRansac_inst SistemaEmbarcadoRansac 
Info: set_use_testbench_naming_pattern true SistemaEmbarcadoRansac
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst parallel_data_in CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst reset CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst sender_conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst clk CLASS_NAME
Info: add_instance SistemaEmbarcadoRansac_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property SistemaEmbarcadoRansac_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst clk clockRate
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property SistemaEmbarcadoRansac_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_clk_bfm.clk SistemaEmbarcadoRansac_inst.clk
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst reset CLASS_NAME
Info: add_instance SistemaEmbarcadoRansac_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property SistemaEmbarcadoRansac_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports SistemaEmbarcadoRansac_inst reset
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property SistemaEmbarcadoRansac_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoRansac_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst reset associatedClock
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: SistemaEmbarcadoRansac_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcadoRansac_inst_reset_bfm to 'SistemaEmbarcadoRansac_inst_clk_bfm.clk'
Warning: TB_Gen: SistemaEmbarcadoRansac_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcadoRansac_inst_reset_bfm to 'SistemaEmbarcadoRansac_inst_clk_bfm.clk'
Info: add_connection SistemaEmbarcadoRansac_inst_clk_bfm.clk SistemaEmbarcadoRansac_inst_reset_bfm.clk
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_reset_bfm.reset SistemaEmbarcadoRansac_inst.reset
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst parallel_data_in CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: parallel_data_in
Info: TB_Gen: conduit_end found: parallel_data_in
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst parallel_data_in CLASS_NAME
Info: add_instance SistemaEmbarcadoRansac_inst_parallel_data_in_bfm altera_conduit_bfm 
Info: get_instance_property SistemaEmbarcadoRansac_inst_parallel_data_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst parallel_data_in associatedClock
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst parallel_data_in associatedReset
Info: get_instance_interface_ports SistemaEmbarcadoRansac_inst parallel_data_in
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst parallel_data_in parallel_data_in_export ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst parallel_data_in parallel_data_in_export WIDTH
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst parallel_data_in parallel_data_in_export DIRECTION
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_parallel_data_in_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_parallel_data_in_bfm ENABLE_RESET 0
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_parallel_data_in_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_parallel_data_in_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_parallel_data_in_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property SistemaEmbarcadoRansac_inst_parallel_data_in_bfm CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst parallel_data_in CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_parallel_data_in_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_parallel_data_in_bfm conduit CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_parallel_data_in_bfm.conduit SistemaEmbarcadoRansac_inst.parallel_data_in
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst sender_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sender_conduit
Info: TB_Gen: conduit_end found: sender_conduit
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst sender_conduit CLASS_NAME
Info: add_instance SistemaEmbarcadoRansac_inst_sender_conduit_bfm altera_conduit_bfm 
Info: get_instance_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst sender_conduit associatedClock
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst sender_conduit associatedReset
Info: get_instance_interface_ports SistemaEmbarcadoRansac_inst sender_conduit
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst sender_conduit sender_conduit_readdata ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst sender_conduit sender_conduit_readdata WIDTH
Info: get_instance_interface_port_property SistemaEmbarcadoRansac_inst sender_conduit sender_conduit_readdata DIRECTION
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_sender_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_sender_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_sender_conduit_bfm SIGNAL_ROLES readdata
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_sender_conduit_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value SistemaEmbarcadoRansac_inst_sender_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_sender_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst sender_conduit associatedClock
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_clk_bfm.clk SistemaEmbarcadoRansac_inst_sender_conduit_bfm.clk
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_sender_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoRansac_inst sender_conduit associatedReset
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_reset_bfm.reset SistemaEmbarcadoRansac_inst_sender_conduit_bfm.reset
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst sender_conduit CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoRansac_inst_sender_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoRansac_inst_sender_conduit_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoRansac_inst_sender_conduit_bfm.conduit SistemaEmbarcadoRansac_inst.sender_conduit
Info: send_message Info TB_Gen: Saving testbench system: SistemaEmbarcadoRansac_tb.qsys
Info: TB_Gen: Saving testbench system: SistemaEmbarcadoRansac_tb.qsys
Info: save_system SistemaEmbarcadoRansac_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb.qsys
Info: Done
Info: qsys-generate C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac\testbench\SistemaEmbarcadoRansac_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/SistemaEmbarcadoRansac_tb.qsys
Progress: Reading input file
Progress: Adding SistemaEmbarcadoRansac_inst [SistemaEmbarcadoRansac 1.0]
Progress: Parameterizing module SistemaEmbarcadoRansac_inst
Progress: Adding SistemaEmbarcadoRansac_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module SistemaEmbarcadoRansac_inst_clk_bfm
Progress: Adding SistemaEmbarcadoRansac_inst_parallel_data_in_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module SistemaEmbarcadoRansac_inst_parallel_data_in_bfm
Progress: Adding SistemaEmbarcadoRansac_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module SistemaEmbarcadoRansac_inst_reset_bfm
Progress: Adding SistemaEmbarcadoRansac_inst_sender_conduit_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module SistemaEmbarcadoRansac_inst_sender_conduit_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst.parallel_port: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead.
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_clk_bfm: Elaborate: altera_clock_source
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_clk_bfm:            $Revision: #1 $
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_clk_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_reset_bfm: Elaborate: altera_reset_source
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_reset_bfm:            $Revision: #1 $
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_reset_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcadoRansac_tb.SistemaEmbarcadoRansac_inst_reset_bfm: Reset is negatively asserted.
Info: SistemaEmbarcadoRansac_tb: Generating SistemaEmbarcadoRansac_tb "SistemaEmbarcadoRansac_tb" for SIM_VERILOG
Info: SistemaEmbarcadoRansac_inst: "SistemaEmbarcadoRansac_tb" instantiated SistemaEmbarcadoRansac "SistemaEmbarcadoRansac_inst"
Info: SistemaEmbarcadoRansac_inst_clk_bfm: "SistemaEmbarcadoRansac_tb" instantiated altera_avalon_clock_source "SistemaEmbarcadoRansac_inst_clk_bfm"
Info: SistemaEmbarcadoRansac_inst_parallel_data_in_bfm: "SistemaEmbarcadoRansac_tb" instantiated altera_conduit_bfm "SistemaEmbarcadoRansac_inst_parallel_data_in_bfm"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/verbosity_pkg.sv
Info: SistemaEmbarcadoRansac_inst_reset_bfm: "SistemaEmbarcadoRansac_tb" instantiated altera_avalon_reset_source "SistemaEmbarcadoRansac_inst_reset_bfm"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/verbosity_pkg.sv
Info: SistemaEmbarcadoRansac_inst_sender_conduit_bfm: "SistemaEmbarcadoRansac_tb" instantiated altera_conduit_bfm "SistemaEmbarcadoRansac_inst_sender_conduit_bfm"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/verbosity_pkg.sv
Info: MemoriaDados: Starting RTL generation for module 'SistemaEmbarcadoRansac_MemoriaDados'
Info: MemoriaDados:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoRansac_MemoriaDados --dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0090_MemoriaDados_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0090_MemoriaDados_gen//SistemaEmbarcadoRansac_MemoriaDados_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0090_MemoriaDados_gen/  ]
Info: MemoriaDados: Done RTL generation for module 'SistemaEmbarcadoRansac_MemoriaDados'
Info: MemoriaDados: "SistemaEmbarcadoRansac_inst" instantiated altera_avalon_onchip_memory2 "MemoriaDados"
Info: MemoriaPrograma: Starting RTL generation for module 'SistemaEmbarcadoRansac_MemoriaPrograma'
Info: MemoriaPrograma:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoRansac_MemoriaPrograma --dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0091_MemoriaPrograma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0091_MemoriaPrograma_gen//SistemaEmbarcadoRansac_MemoriaPrograma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0091_MemoriaPrograma_gen/  ]
Info: MemoriaPrograma: Done RTL generation for module 'SistemaEmbarcadoRansac_MemoriaPrograma'
Info: MemoriaPrograma: "SistemaEmbarcadoRansac_inst" instantiated altera_avalon_onchip_memory2 "MemoriaPrograma"
Info: Processador: "SistemaEmbarcadoRansac_inst" instantiated altera_nios2_gen2 "Processador"
Info: Sender: "SistemaEmbarcadoRansac_inst" instantiated Sender "Sender"
Info: jtag_uart: Starting RTL generation for module 'SistemaEmbarcadoRansac_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SistemaEmbarcadoRansac_jtag_uart --dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0093_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0093_jtag_uart_gen//SistemaEmbarcadoRansac_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0093_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'SistemaEmbarcadoRansac_jtag_uart'
Info: jtag_uart: "SistemaEmbarcadoRansac_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: parallel_port: Starting Generation of Parallel Port
Info: parallel_port: "SistemaEmbarcadoRansac_inst" instantiated altera_up_avalon_parallel_port "parallel_port"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SistemaEmbarcadoRansac_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SistemaEmbarcadoRansac_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SistemaEmbarcadoRansac_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SistemaEmbarcadoRansac_Processador_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SistemaEmbarcadoRansac_Processador_cpu --dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0097_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0097_cpu_gen//SistemaEmbarcadoRansac_Processador_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0097_cpu_gen/  ]
Info: cpu: # 2023.06.28 01:25:20 (*) Starting Nios II generation
Info: cpu: # 2023.06.28 01:25:20 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.28 01:25:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.06.28 01:25:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.06.28 01:25:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.06.28 01:25:21 (*)   Plaintext license not found.
Info: cpu: # 2023.06.28 01:25:21 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.06.28 01:25:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.28 01:25:21 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.28 01:25:22 (*)   Creating 'C:/Users/Caroline/AppData/Local/Temp/alt9536_4756898605406513223.dir/0097_cpu_gen//SistemaEmbarcadoRansac_Processador_cpu_nios2_waves.do'
Info: cpu: # 2023.06.28 01:25:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.28 01:25:22 (*)   Creating plain-text RTL
Info: cpu: # 2023.06.28 01:25:22 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SistemaEmbarcadoRansac_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/SistemaEmbarcadoRansac_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SistemaEmbarcadoRansac_tb: Done "SistemaEmbarcadoRansac_tb" with 34 modules, 57 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac_tb.spd --output-directory=C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\LAB_IV_A\Quartus\RANSAC_NIOS\SistemaEmbarcadoRansac_tb.spd --output-directory=C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	34 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcadoRansac/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
