0.7
2020.2
Jun 10 2021
20:04:57
D:/project1/FPGA/src/02.adder/02.adder.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/project1/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_full_adder_4abit.v,1751366574,verilog,,,,tb_full_adder_4abit,,,,,,,,
D:/project1/FPGA/src/02.adder/02.adder.srcs/sources_1/new/full_adder.v,1751367025,verilog,,D:/project1/FPGA/src/02.adder/02.adder.srcs/sources_1/new/full_adder_4bit.v,,adder;full_adder,,,,,,,,
D:/project1/FPGA/src/02.adder/02.adder.srcs/sources_1/new/full_adder_4bit.v,1751367226,verilog,,D:/project1/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_full_adder_4abit.v,,full_adder_4bit,,,,,,,,
