<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name_.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name_.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/$_project_name_.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="cpu_ist/datapath_ist/instAddr_o[2:2]" gui_info=""/>
    <Object name="cpu_ist/datapath_ist/instAddr_o[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="cpu_ist/datapath_ist/instData_i[31:0]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="cpu_ist/datapath_ist/exceptCause_8c[4]"/>
        <net name="cpu_ist/datapath_ist/exceptCause_8c[3]"/>
        <net name="cpu_ist/datapath_ist/exceptCause_8c[2]"/>
        <net name="cpu_ist/datapath_ist/exceptCause_8c[1]"/>
        <net name="cpu_ist/datapath_ist/exceptCause_8c[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[2]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="cpu_ist/datapath_ist/instAddr_o[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h8000_0000"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h8000_0000"/>
      </probeOptions>
      <nets>
        <net name="cpu_ist/datapath_ist/instAddr_o[31]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[30]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[29]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[28]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[27]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[26]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[25]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[24]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[23]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[22]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[21]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[20]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[19]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[18]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[17]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[16]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[15]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[14]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[13]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[12]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[11]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[10]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[9]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[8]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[7]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[6]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[5]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[4]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[3]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[2]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[1]"/>
        <net name="cpu_ist/datapath_ist/instAddr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="cpu_ist/datapath_ist/instData_i[31]"/>
        <net name="cpu_ist/datapath_ist/instData_i[30]"/>
        <net name="cpu_ist/datapath_ist/instData_i[29]"/>
        <net name="cpu_ist/datapath_ist/instData_i[28]"/>
        <net name="cpu_ist/datapath_ist/instData_i[27]"/>
        <net name="cpu_ist/datapath_ist/instData_i[26]"/>
        <net name="cpu_ist/datapath_ist/instData_i[25]"/>
        <net name="cpu_ist/datapath_ist/instData_i[24]"/>
        <net name="cpu_ist/datapath_ist/instData_i[23]"/>
        <net name="cpu_ist/datapath_ist/instData_i[22]"/>
        <net name="cpu_ist/datapath_ist/instData_i[21]"/>
        <net name="cpu_ist/datapath_ist/instData_i[20]"/>
        <net name="cpu_ist/datapath_ist/instData_i[19]"/>
        <net name="cpu_ist/datapath_ist/instData_i[18]"/>
        <net name="cpu_ist/datapath_ist/instData_i[17]"/>
        <net name="cpu_ist/datapath_ist/instData_i[16]"/>
        <net name="cpu_ist/datapath_ist/instData_i[15]"/>
        <net name="cpu_ist/datapath_ist/instData_i[14]"/>
        <net name="cpu_ist/datapath_ist/instData_i[13]"/>
        <net name="cpu_ist/datapath_ist/instData_i[12]"/>
        <net name="cpu_ist/datapath_ist/instData_i[11]"/>
        <net name="cpu_ist/datapath_ist/instData_i[10]"/>
        <net name="cpu_ist/datapath_ist/instData_i[9]"/>
        <net name="cpu_ist/datapath_ist/instData_i[8]"/>
        <net name="cpu_ist/datapath_ist/instData_i[7]"/>
        <net name="cpu_ist/datapath_ist/instData_i[6]"/>
        <net name="cpu_ist/datapath_ist/instData_i[5]"/>
        <net name="cpu_ist/datapath_ist/instData_i[4]"/>
        <net name="cpu_ist/datapath_ist/instData_i[3]"/>
        <net name="cpu_ist/datapath_ist/instData_i[2]"/>
        <net name="cpu_ist/datapath_ist/instData_i[1]"/>
        <net name="cpu_ist/datapath_ist/instData_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="cpu_ist/mmu_ist/addr_i[31]"/>
        <net name="cpu_ist/mmu_ist/addr_i[30]"/>
        <net name="cpu_ist/mmu_ist/addr_i[29]"/>
        <net name="cpu_ist/mmu_ist/addr_i[28]"/>
        <net name="cpu_ist/mmu_ist/addr_i[27]"/>
        <net name="cpu_ist/mmu_ist/addr_i[26]"/>
        <net name="cpu_ist/mmu_ist/addr_i[25]"/>
        <net name="cpu_ist/mmu_ist/addr_i[24]"/>
        <net name="cpu_ist/mmu_ist/addr_i[23]"/>
        <net name="cpu_ist/mmu_ist/addr_i[22]"/>
        <net name="cpu_ist/mmu_ist/addr_i[21]"/>
        <net name="cpu_ist/mmu_ist/addr_i[20]"/>
        <net name="cpu_ist/mmu_ist/addr_i[19]"/>
        <net name="cpu_ist/mmu_ist/addr_i[18]"/>
        <net name="cpu_ist/mmu_ist/addr_i[17]"/>
        <net name="cpu_ist/mmu_ist/addr_i[16]"/>
        <net name="cpu_ist/mmu_ist/addr_i[15]"/>
        <net name="cpu_ist/mmu_ist/addr_i[14]"/>
        <net name="cpu_ist/mmu_ist/addr_i[13]"/>
        <net name="cpu_ist/mmu_ist/addr_i[12]"/>
        <net name="cpu_ist/mmu_ist/addr_i[11]"/>
        <net name="cpu_ist/mmu_ist/addr_i[10]"/>
        <net name="cpu_ist/mmu_ist/addr_i[9]"/>
        <net name="cpu_ist/mmu_ist/addr_i[8]"/>
        <net name="cpu_ist/mmu_ist/addr_i[7]"/>
        <net name="cpu_ist/mmu_ist/addr_i[6]"/>
        <net name="cpu_ist/mmu_ist/addr_i[5]"/>
        <net name="cpu_ist/mmu_ist/addr_i[4]"/>
        <net name="cpu_ist/mmu_ist/addr_i[3]"/>
        <net name="cpu_ist/mmu_ist/addr_i[2]"/>
        <net name="cpu_ist/mmu_ist/addr_i[1]"/>
        <net name="cpu_ist/mmu_ist/addr_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_instAddr_o[1]"/>
        <net name="u_ila_0_instAddr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[31:3]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_instAddr_o[31]"/>
        <net name="u_ila_0_instAddr_o[30]"/>
        <net name="u_ila_0_instAddr_o[29]"/>
        <net name="u_ila_0_instAddr_o[28]"/>
        <net name="u_ila_0_instAddr_o[27]"/>
        <net name="u_ila_0_instAddr_o[26]"/>
        <net name="u_ila_0_instAddr_o[25]"/>
        <net name="u_ila_0_instAddr_o[24]"/>
        <net name="u_ila_0_instAddr_o[23]"/>
        <net name="u_ila_0_instAddr_o[22]"/>
        <net name="u_ila_0_instAddr_o[21]"/>
        <net name="u_ila_0_instAddr_o[20]"/>
        <net name="u_ila_0_instAddr_o[19]"/>
        <net name="u_ila_0_instAddr_o[18]"/>
        <net name="u_ila_0_instAddr_o[17]"/>
        <net name="u_ila_0_instAddr_o[16]"/>
        <net name="u_ila_0_instAddr_o[15]"/>
        <net name="u_ila_0_instAddr_o[14]"/>
        <net name="u_ila_0_instAddr_o[13]"/>
        <net name="u_ila_0_instAddr_o[12]"/>
        <net name="u_ila_0_instAddr_o[11]"/>
        <net name="u_ila_0_instAddr_o[10]"/>
        <net name="u_ila_0_instAddr_o[9]"/>
        <net name="u_ila_0_instAddr_o[8]"/>
        <net name="u_ila_0_instAddr_o[7]"/>
        <net name="u_ila_0_instAddr_o[6]"/>
        <net name="u_ila_0_instAddr_o[5]"/>
        <net name="u_ila_0_instAddr_o[4]"/>
        <net name="u_ila_0_instAddr_o[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_instAddr_o_1[1]"/>
        <net name="u_ila_0_instAddr_o_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq29&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[31:3]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq29&apos;hXXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_instAddr_o_1[31]"/>
        <net name="u_ila_0_instAddr_o_1[30]"/>
        <net name="u_ila_0_instAddr_o_1[29]"/>
        <net name="u_ila_0_instAddr_o_1[28]"/>
        <net name="u_ila_0_instAddr_o_1[27]"/>
        <net name="u_ila_0_instAddr_o_1[26]"/>
        <net name="u_ila_0_instAddr_o_1[25]"/>
        <net name="u_ila_0_instAddr_o_1[24]"/>
        <net name="u_ila_0_instAddr_o_1[23]"/>
        <net name="u_ila_0_instAddr_o_1[22]"/>
        <net name="u_ila_0_instAddr_o_1[21]"/>
        <net name="u_ila_0_instAddr_o_1[20]"/>
        <net name="u_ila_0_instAddr_o_1[19]"/>
        <net name="u_ila_0_instAddr_o_1[18]"/>
        <net name="u_ila_0_instAddr_o_1[17]"/>
        <net name="u_ila_0_instAddr_o_1[16]"/>
        <net name="u_ila_0_instAddr_o_1[15]"/>
        <net name="u_ila_0_instAddr_o_1[14]"/>
        <net name="u_ila_0_instAddr_o_1[13]"/>
        <net name="u_ila_0_instAddr_o_1[12]"/>
        <net name="u_ila_0_instAddr_o_1[11]"/>
        <net name="u_ila_0_instAddr_o_1[10]"/>
        <net name="u_ila_0_instAddr_o_1[9]"/>
        <net name="u_ila_0_instAddr_o_1[8]"/>
        <net name="u_ila_0_instAddr_o_1[7]"/>
        <net name="u_ila_0_instAddr_o_1[6]"/>
        <net name="u_ila_0_instAddr_o_1[5]"/>
        <net name="u_ila_0_instAddr_o_1[4]"/>
        <net name="u_ila_0_instAddr_o_1[3]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
