$date
	Sat Aug  6 16:06:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module threebittb $end
$var wire 3 ! sum [2:0] $end
$var wire 1 " cout $end
$var reg 3 # a [2:0] $end
$var reg 3 $ b [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b110 #
0"
b111 !
$end
#10
b101 !
b11 $
b10 #
#20
b1 !
1"
b100 $
b101 #
#30
