<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECEN_5813_Project_1_Harlow_Tichkule: Defines and Type Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ECEN_5813_Project_1_Harlow_Tichkule
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">Defines and Type Definitions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Type definitions and defines for Cortex-M processor based devices.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Defines and Type Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__CMSIS__core__register.png" border="0" alt="" usemap="#group____CMSIS____core____register"/>
<map name="group____CMSIS____core____register" id="group____CMSIS____core____register">
<area shape="rect" id="node1" href="group__CMSIS__TPI.html" title="Type definitions for the Trace Port Interface (TPI) " alt="" coords="261,5,399,47"/>
<area shape="rect" id="node2" href="group__CMSIS__CORE.html" title="Core Register type definitions. " alt="" coords="265,71,395,112"/>
<area shape="rect" id="node3" href="group__CMSIS__core__base.html" title="Definitions for base addresses, unions, and structures. " alt="" coords="272,137,388,163"/>
<area shape="rect" id="node4" href="group__CMSIS__SysTick.html" title="Type definitions for the System Timer Registers. " alt="" coords="261,188,399,229"/>
<area shape="rect" id="node5" href="group__CMSIS__NVIC.html" title="Type definitions for the NVIC Registers. " alt="" coords="244,253,416,295"/>
<area shape="rect" id="node6" href="group__CMSIS__SCnSCB.html" title="Type definitions for the System Control and ID Register not in the SCB. " alt="" coords="259,319,401,360"/>
<area shape="rect" id="node7" href="group__CMSIS__SCB.html" title="Type definitions for the System Control Block Registers. " alt="" coords="255,384,405,425"/>
<area shape="rect" id="node8" href="group__CMSIS__DWT.html" title="Type definitions for the Data Watchpoint and Trace (DWT) " alt="" coords="257,449,403,491"/>
<area shape="rect" id="node9" href="group__CMSIS__CoreDebug.html" title="Cortex&#45;M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not..." alt="" coords="254,515,406,556"/>
<area shape="rect" id="node10" href="group__CMSIS__ITM.html" title="Type definitions for the Instrumentation Trace Macrocell (ITM) " alt="" coords="255,580,405,621"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__CMSIS__CORE"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CORE.html">Status and Control Registers</a></td></tr>
<tr class="memdesc:group__CMSIS__CORE"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Register type definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__NVIC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__NVIC.html">Nested Vectored Interrupt Controller (NVIC)</a></td></tr>
<tr class="memdesc:group__CMSIS__NVIC"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the NVIC Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__SCB"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SCB.html">System Control Block (SCB)</a></td></tr>
<tr class="memdesc:group__CMSIS__SCB"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Control Block Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__SysTick"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SysTick.html">System Tick Timer (SysTick)</a></td></tr>
<tr class="memdesc:group__CMSIS__SysTick"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Timer Registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__CoreDebug"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CoreDebug.html">Core Debug Registers (CoreDebug)</a></td></tr>
<tr class="memdesc:group__CMSIS__CoreDebug"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__core__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__core__base.html">Core Definitions</a></td></tr>
<tr class="memdesc:group__CMSIS__core__base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for base addresses, unions, and structures. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__SCnSCB"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SCnSCB.html">System Controls not in SCB (SCnSCB)</a></td></tr>
<tr class="memdesc:group__CMSIS__SCnSCB"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the System Control and ID Register not in the SCB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__ITM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ITM.html">Instrumentation Trace Macrocell (ITM)</a></td></tr>
<tr class="memdesc:group__CMSIS__ITM"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Instrumentation Trace Macrocell (ITM) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__DWT"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DWT.html">Data Watchpoint and Trace (DWT)</a></td></tr>
<tr class="memdesc:group__CMSIS__DWT"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Data Watchpoint and Trace (DWT) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__CMSIS__TPI"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TPI.html">Trace Port Interface (TPI)</a></td></tr>
<tr class="memdesc:group__CMSIS__TPI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type definitions for the Trace Port Interface (TPI) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Type definitions and defines for Cortex-M processor based devices. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
