

================================================================
== Vitis HLS Report for 'MLP_batch_nodes_600_300_entry162'
================================================================
* Date:           Mon Apr 12 19:27:25 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        2|       38|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |d_out_out1_blk_n   |   9|          2|    1|          2|
    |d_out_out_blk_n    |   9|          2|    1|          2|
    |do_relu_out_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  MLP_batch_nodes<600, 300>.entry162|  return value|
|d_out               |   in|    9|     ap_none|                               d_out|        scalar|
|do_relu             |   in|    1|     ap_none|                             do_relu|        scalar|
|d_out_out_din       |  out|    9|     ap_fifo|                           d_out_out|       pointer|
|d_out_out_full_n    |   in|    1|     ap_fifo|                           d_out_out|       pointer|
|d_out_out_write     |  out|    1|     ap_fifo|                           d_out_out|       pointer|
|d_out_out1_din      |  out|    9|     ap_fifo|                          d_out_out1|       pointer|
|d_out_out1_full_n   |   in|    1|     ap_fifo|                          d_out_out1|       pointer|
|d_out_out1_write    |  out|    1|     ap_fifo|                          d_out_out1|       pointer|
|do_relu_out_din     |  out|    1|     ap_fifo|                         do_relu_out|       pointer|
|do_relu_out_full_n  |   in|    1|     ap_fifo|                         do_relu_out|       pointer|
|do_relu_out_write   |  out|    1|     ap_fifo|                         do_relu_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

