#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 14 10:19:32 2022
# Process ID: 6504
# Current directory: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8840 D:\WHUT\SocCompetition\ov5640x2_udp_ddr3_hdmi\ov5640x2_udp_ddr3_hdmi.xpr
# Log file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/vivado.log
# Journal file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 844.273 ; gain = 215.598
update_compile_order -fileset sources_1
file mkdir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/ip_checksum_tb.v w ]
add_files -fileset sim_1 D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/ip_checksum_tb.v
update_compile_order -fileset sim_1
set_property top ip_checksum_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_checksum_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ip_checksum_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ip_checksum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_checksum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/ip_checksum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_checksum_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_checksum_tb_behav xil_defaultlib.ip_checksum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ip_checksum
Compiling module xil_defaultlib.ip_checksum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_checksum_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/ip_checksum_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:25:59 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ip_checksum_tb_behav -key {Behavioral:sim_1:Functional:ip_checksum_tb} -tclbatch {ip_checksum_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ip_checksum_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ip_checksum_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1338.949 ; gain = 61.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/crc32_d8_tb.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/eth_upd_tx_gmii_tb.v}
update_compile_order -fileset sim_1
set_property top crc32_d8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'crc32_d8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj crc32_d8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/crc32_d8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot crc32_d8_tb_behav xil_defaultlib.crc32_d8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/crc32_d8.v" Line 20. Module crc32_d8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.crc32_d8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc32_d8_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/crc32_d8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:29:28 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc32_d8_tb_behav -key {Behavioral:sim_1:Functional:crc32_d8_tb} -tclbatch {crc32_d8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source crc32_d8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc32_d8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.461 ; gain = 14.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top eth_udp_tx_gmii_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'eth_udp_tx_gmii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj eth_udp_tx_gmii_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_udp_tx_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/eth_upd_tx_gmii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot eth_udp_tx_gmii_tb_behav xil_defaultlib.eth_udp_tx_gmii_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_length' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/eth_upd_tx_gmii_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/crc32_d8.v" Line 20. Module crc32_d8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ip_checksum
Compiling module xil_defaultlib.crc32_d8
Compiling module xil_defaultlib.eth_udp_tx_gmii
Compiling module xil_defaultlib.eth_udp_tx_gmii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot eth_udp_tx_gmii_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/eth_udp_tx_gmii_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:31:23 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eth_udp_tx_gmii_tb_behav -key {Behavioral:sim_1:Functional:eth_udp_tx_gmii_tb} -tclbatch {eth_udp_tx_gmii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source eth_udp_tx_gmii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eth_udp_tx_gmii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1490.344 ; gain = 135.883
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/image_stitche_x_tb.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v}
update_compile_order -fileset sim_1
set_property top fifo2mig_axi_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v
file delete -force D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/fifo2mig_axi_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top image_stitche_x_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'image_stitche_x_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj image_stitche_x_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/sim/image_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/image_stitche_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_stitche_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/image_stitche_x_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_stitche_x_tb
"xvhdl --incr --relax -prj image_stitche_x_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot image_stitche_x_tb_behav xil_defaultlib.image_stitche_x_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.image_buffer
Compiling module xil_defaultlib.image_stitche_x(IMAGE1_WIDTH_IN=...
Compiling module xil_defaultlib.image_stitche_x_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot image_stitche_x_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/image_stitche_x_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:38:58 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "image_stitche_x_tb_behav -key {Behavioral:sim_1:Functional:image_stitche_x_tb} -tclbatch {image_stitche_x_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source image_stitche_x_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'image_stitche_x_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.434 ; gain = 52.090
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/div_encoder_tb.v
update_compile_order -fileset sim_1
set_property top dvi_encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dvi_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dvi_encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/div_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_4b_10to1
INFO: [VRFC 10-2458] undeclared symbol dataout_0, assumed default net type wire [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:64]
INFO: [VRFC 10-2458] undeclared symbol dataout_1, assumed default net type wire [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:89]
INFO: [VRFC 10-2458] undeclared symbol dataout_2, assumed default net type wire [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:114]
INFO: [VRFC 10-2458] undeclared symbol dataout_3, assumed default net type wire [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/div_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dvi_encoder_tb_behav xil_defaultlib.dvi_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.dvi_pll_clk_wiz
Compiling module xil_defaultlib.dvi_pll
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.serdes_4b_10to1
Compiling module xil_defaultlib.div_encoder
Compiling module xil_defaultlib.dvi_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dvi_encoder_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/dvi_encoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:41:27 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dvi_encoder_tb_behav -key {Behavioral:sim_1:Functional:dvi_encoder_tb} -tclbatch {dvi_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dvi_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dvi_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.613 ; gain = 73.180
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance dvi_encoder_tb.dvi_pll.inst.mmcm_adv_inst 
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/DVP_Capture_tb.v
update_compile_order -fileset sim_1
set_property top DVP_Capture_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DVP_Capture_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DVP_Capture_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/DVP_Capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVP_Capture
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sim_1/new/DVP_Capture_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVP_Capture_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/MCU/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8449baf56e5c4efe82d31340acb994ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DVP_Capture_tb_behav xil_defaultlib.DVP_Capture_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DVP_Capture
Compiling module xil_defaultlib.DVP_Capture_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DVP_Capture_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim/xsim.dir/DVP_Capture_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 10:43:19 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DVP_Capture_tb_behav -key {Behavioral:sim_1:Functional:DVP_Capture_tb} -tclbatch {DVP_Capture_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source DVP_Capture_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DVP_Capture_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.613 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top image_stitche_x_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 14 10:47:08 2022] Launched synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/synth_1/runme.log
[Mon Feb 14 10:47:08 2022] Launched impl_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 10:52:04 2022...
