<profile>

<section name = "Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8'" level="0">
<item name = "Date">Fri Nov 25 21:03:46 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 4.007 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 65539, 19.989 ns, 0.437 ms, 3, 65539, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_586_8">1, 65537, 9, 8, 8, 0 ~ 8192, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 124, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 312, -</column>
<column name="Register">-, -, 258, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="x_5_fu_424_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_288">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_695">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_699">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_703">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_707">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_711">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_716">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_read_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op61_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op69_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op95_read_state7">and, 0, 0, 2, 1, 1</column>
<column name="cmp210_fu_434_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln586_fu_418_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="ap_block_state9_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_1_fu_461_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_2_fu_469_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_3_fu_477_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_4_fu_481_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_5_fu_485_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_6_fu_489_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_7_fu_493_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln590_fu_440_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4">14, 3, 8, 24</column>
<column name="ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_5_reg_319">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330">14, 3, 8, 24</column>
<column name="ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340">14, 3, 8, 24</column>
<column name="ap_sig_allocacmp_x">9, 2, 13, 26</column>
<column name="bytePlanes_plane01_blk_n">9, 2, 1, 2</column>
<column name="bytePlanes_plane12_blk_n">9, 2, 1, 2</column>
<column name="img_blk_n">9, 2, 1, 2</column>
<column name="pix_val_V_10_fu_94">9, 2, 8, 16</column>
<column name="pix_val_V_11_fu_98">9, 2, 8, 16</column>
<column name="x_2_fu_90">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_5_reg_319">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340">8, 0, 8, 0</column>
<column name="cmp210_reg_646">1, 0, 1, 0</column>
<column name="icmp_ln586_reg_642">1, 0, 1, 0</column>
<column name="in_pix_UV_V_1_reg_220">8, 0, 8, 0</column>
<column name="in_pix_UV_V_2_reg_242">8, 0, 8, 0</column>
<column name="in_pix_UV_V_3_reg_264">8, 0, 8, 0</column>
<column name="in_pix_UV_V_4_reg_286">8, 0, 8, 0</column>
<column name="in_pix_UV_V_5_reg_308">8, 0, 8, 0</column>
<column name="in_pix_UV_V_reg_200">8, 0, 8, 0</column>
<column name="in_pix_Y_V_1_reg_231">8, 0, 8, 0</column>
<column name="in_pix_Y_V_2_reg_253">8, 0, 8, 0</column>
<column name="in_pix_Y_V_3_reg_275">8, 0, 8, 0</column>
<column name="in_pix_Y_V_4_reg_297">8, 0, 8, 0</column>
<column name="in_pix_Y_V_5_reg_319">8, 0, 8, 0</column>
<column name="in_pix_Y_V_reg_210">8, 0, 8, 0</column>
<column name="or_ln590_1_reg_676">1, 0, 1, 0</column>
<column name="or_ln590_2_reg_685">1, 0, 1, 0</column>
<column name="or_ln590_3_reg_694">1, 0, 1, 0</column>
<column name="or_ln590_4_reg_698">1, 0, 1, 0</column>
<column name="or_ln590_5_reg_702">1, 0, 1, 0</column>
<column name="or_ln590_6_reg_706">1, 0, 1, 0</column>
<column name="or_ln590_7_reg_710">1, 0, 1, 0</column>
<column name="or_ln590_reg_657">1, 0, 1, 0</column>
<column name="pix_val_V_10_fu_94">8, 0, 8, 0</column>
<column name="pix_val_V_11_fu_98">8, 0, 8, 0</column>
<column name="x_2_fu_90">13, 0, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, return value</column>
<column name="img_dout">in, 24, ap_fifo, img, pointer</column>
<column name="img_num_data_valid">in, 2, ap_fifo, img, pointer</column>
<column name="img_fifo_cap">in, 2, ap_fifo, img, pointer</column>
<column name="img_empty_n">in, 1, ap_fifo, img, pointer</column>
<column name="img_read">out, 1, ap_fifo, img, pointer</column>
<column name="pix_val_V_5">in, 8, ap_none, pix_val_V_5, scalar</column>
<column name="pix_val_V_4">in, 8, ap_none, pix_val_V_4, scalar</column>
<column name="trunc_ln571_1">in, 13, ap_none, trunc_ln571_1, scalar</column>
<column name="bytePlanes_plane12_din">out, 64, ap_fifo, bytePlanes_plane12, pointer</column>
<column name="bytePlanes_plane12_num_data_valid">in, 11, ap_fifo, bytePlanes_plane12, pointer</column>
<column name="bytePlanes_plane12_fifo_cap">in, 11, ap_fifo, bytePlanes_plane12, pointer</column>
<column name="bytePlanes_plane12_full_n">in, 1, ap_fifo, bytePlanes_plane12, pointer</column>
<column name="bytePlanes_plane12_write">out, 1, ap_fifo, bytePlanes_plane12, pointer</column>
<column name="bytePlanes_plane01_din">out, 64, ap_fifo, bytePlanes_plane01, pointer</column>
<column name="bytePlanes_plane01_num_data_valid">in, 11, ap_fifo, bytePlanes_plane01, pointer</column>
<column name="bytePlanes_plane01_fifo_cap">in, 11, ap_fifo, bytePlanes_plane01, pointer</column>
<column name="bytePlanes_plane01_full_n">in, 1, ap_fifo, bytePlanes_plane01, pointer</column>
<column name="bytePlanes_plane01_write">out, 1, ap_fifo, bytePlanes_plane01, pointer</column>
<column name="brmerge153">in, 1, ap_none, brmerge153, scalar</column>
<column name="icmp_ln576">in, 1, ap_none, icmp_ln576, scalar</column>
<column name="cmp212_6">in, 1, ap_none, cmp212_6, scalar</column>
<column name="cmp212_5">in, 1, ap_none, cmp212_5, scalar</column>
<column name="cmp212_4">in, 1, ap_none, cmp212_4, scalar</column>
<column name="cmp212_3">in, 1, ap_none, cmp212_3, scalar</column>
<column name="cmp212_2">in, 1, ap_none, cmp212_2, scalar</column>
<column name="cmp212_1">in, 1, ap_none, cmp212_1, scalar</column>
<column name="sub209_cast107">in, 13, ap_none, sub209_cast107, scalar</column>
<column name="cmp212">in, 1, ap_none, cmp212, scalar</column>
<column name="pix_val_V_11_out">out, 8, ap_vld, pix_val_V_11_out, pointer</column>
<column name="pix_val_V_11_out_ap_vld">out, 1, ap_vld, pix_val_V_11_out, pointer</column>
<column name="pix_val_V_10_out">out, 8, ap_vld, pix_val_V_10_out, pointer</column>
<column name="pix_val_V_10_out_ap_vld">out, 1, ap_vld, pix_val_V_10_out, pointer</column>
</table>
</item>
</section>
</profile>
