{
  "totalCount" : 5620,
  "totalCountFiltered" : 5620,
  "duration" : 791,
  "indexDuration" : 388,
  "requestDuration" : 645,
  "searchUid" : "1e2d8591-524a-4040-939c-a7abff4a4751",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-via4wusdmd6a3gpj46cg6zsfme",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdmlhNHd1c2RtZDZhM2dwajQ2Y2c2enNmbWU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Components and configuration",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "firstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Components and configuration ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "GZsñqi2DLð3loOGr",
        "urihash" : "GZsñqi2DLð3loOGr",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Redistributor ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Redistributor ; configuration",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "d42c743b9effaeea5f581d874e67d2c0852fd36c0eec0a3b2b6ce98f8e6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f74",
        "transactionid" : 861305,
        "title" : "Components and configuration ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719834020823518,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 277,
        "sysdate" : 1648719834000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719834020823518,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "syscollection" : "default"
      },
      "Title" : "Components and configuration",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "Excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "FirstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator."
    }, {
      "title" : "Distributor AXI4-Stream interfaces",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "firstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Distributor AXI4-Stream interfaces ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "EV3l7EUNFVE4m84s",
        "urihash" : "EV3l7EUNFVE4m84s",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "fd6180dbcb22fed2074dcee931936b394b69999729218ecaaf4c45aaed78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f76",
        "transactionid" : 861305,
        "title" : "Distributor AXI4-Stream interfaces ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833992929958,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 1944,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 1944,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833992929958,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Distributor AXI4-Stream interfaces",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "Excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "FirstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ..."
    }, {
      "title" : "MSI-64 Encapsulator",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "firstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MSI-64 Encapsulator ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "eo6KIGtnyQñ6tPv0",
        "urihash" : "eo6KIGtnyQñ6tPv0",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719833000,
        "permanentid" : "b266f5d6dcdb2d394141b69d204a9a19bcb78bb68e7846945b2dbaf62196",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f8b",
        "transactionid" : 861305,
        "title" : "MSI-64 Encapsulator ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833989590005,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805264,
        "syssize" : 883,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719833000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833989590005,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "syscollection" : "default"
      },
      "Title" : "MSI-64 Encapsulator",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "Excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "FirstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "100336",
      "document_version" : "0106",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448478",
      "sysurihash" : "chX19eh4YkflY9vh",
      "urihash" : "chX19eh4YkflY9vh",
      "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
      "systransactionid" : 861305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549902430000,
      "topparentid" : 3448478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307097000,
      "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
      "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719834000,
      "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dddd9cbfe76649ba52f67",
      "transactionid" : 861305,
      "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "products" : [ "CoreLink GIC-600" ],
      "date" : 1648719834000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100336:0106:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719834078637315,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4762,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719805276,
      "syssize" : 4762,
      "sysdate" : 1648719834000,
      "haslayout" : "1",
      "topparent" : "3448478",
      "label_version" : "r1p6",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3448478,
      "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719834000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100336/0106/?lang=en",
      "modified" : 1636125273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719834078637315,
      "uri" : "https://developer.arm.com/documentation/100336/0106/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ETM9 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM9 Technical Reference Manual ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "1kPegglCUdrAQLo4",
        "urihash" : "1kPegglCUdrAQLo4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719779000,
        "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381d9",
        "transactionid" : 861303,
        "title" : "ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719779574165708,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 2046,
        "sysdate" : 1648719779000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719779574165708,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "syscollection" : "default"
      },
      "Title" : "ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM Integration Testing",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "firstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM Integration Testing ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "Bv2yhwcqðTZuwI8h",
        "urihash" : "Bv2yhwcqðTZuwI8h",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "ae819a89f332beb5bdf348278ec71e8ffa43ae50e72d08f87132ab7e6d30",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821b",
        "transactionid" : 861303,
        "title" : "ETM Integration Testing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781766103622,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 733,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781766103622,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "Excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "FirstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ..."
    }, {
      "title" : "About the ETM Integration Kit",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "firstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the ETM Integration Kit ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "hjw33QQmsC3qmxðw",
        "urihash" : "hjw33QQmsC3qmxðw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "a9f5f017590bf296450af30e442bf5870dc84f42b7845161c3f5f0c6998b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821c",
        "transactionid" : 861303,
        "title" : "About the ETM Integration Kit ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781368523472,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 630,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 630,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781368523472,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "syscollection" : "default"
      },
      "Title" : "About the ETM Integration Kit",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "Excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "FirstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ..."
    }, {
      "title" : "Programming and reading ETM9 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM9 registers ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "IKwbbcBQHZBl6oMJ",
        "urihash" : "IKwbbcBQHZBl6oMJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719780000,
        "permanentid" : "bceabec45886abb037b548dd56a701b6a86c2bc1a473b5b629ce4bd9f614",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381f2",
        "transactionid" : 861303,
        "title" : "Programming and reading ETM9 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719780000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719780916445827,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 902,
        "sysdate" : 1648719780000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719780916445827,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM9 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "Excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    } ],
    "totalNumberOfChildResults" : 33,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ETM9 Technical Reference Manual ",
      "document_number" : "ddi0157",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492707",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1wKPJI5vlqFDJ12M",
      "urihash" : "1wKPJI5vlqFDJ12M",
      "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "systransactionid" : 861303,
      "copyright" : "Copyright © 1999-2002, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172589527000,
      "topparentid" : 3492707,
      "numberofpages" : 158,
      "sysconcepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3492707,
      "parentitem" : "5e8e2b3e88295d1e18d381d9",
      "concepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "documenttype" : "pdf",
      "isattachment" : "3492707",
      "sysindexeddate" : 1648719782000,
      "permanentid" : "e212945361446295a0808b676e0af3e980f12e59c9be290e341b1ef35f68",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b3f88295d1e18d38253",
      "transactionid" : 861303,
      "title" : "ETM9 Technical Reference Manual ",
      "date" : 1648719782000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0157:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719782371052187,
      "sysisattachment" : "3492707",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492707,
      "size" : 1458500,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719779234,
      "syssize" : 1458500,
      "sysdate" : 1648719782000,
      "topparent" : "3492707",
      "author" : "ARM Limited",
      "label_version" : "r2p2",
      "systopparentid" : 3492707,
      "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
      "wordcount" : 2453,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719782000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719782371052187,
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM9 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "Excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited."
  }, {
    "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Configuration signals",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "firstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration signals ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aDDXgXkA8finIñOg",
        "urihash" : "aDDXgXkA8finIñOg",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "5d4e2ac7016cbe1e9afb77c7bf5dbf6b16ab41f985d202c256279ec49978",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd8b2608e4d7f0a357f",
        "transactionid" : 863709,
        "title" : "Configuration signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132621827868,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886493,
        "syssize" : 2224,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132621827868,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "syscollection" : "default"
      },
      "Title" : "Configuration signals",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "Excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "FirstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ..."
    }, {
      "title" : "Dual ACE interfaces",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "firstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Dual ACE interfaces ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "m9w07ToEamt8ñvXJ",
        "urihash" : "m9w07ToEamt8ñvXJ",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "42bd737210c16ba3b5fa4d512e84394dfab00f583f7cb1983c6b99ecfc1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3503",
        "transactionid" : 863709,
        "title" : "Dual ACE interfaces ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132543133192,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2323,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886431,
        "syssize" : 2323,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132543133192,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Dual ACE interfaces",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "Excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "FirstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ..."
    }, {
      "title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "firstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aVH4ELmGxiBI4CMx",
        "urihash" : "aVH4ELmGxiBI4CMx",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "c09b13e78127f972b96751f8b784ed5b45a5a8d3295c3cae6bb5e7186202",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3533",
        "transactionid" : 863709,
        "title" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132539096637,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2951,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886321,
        "syssize" : 2951,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132539096637,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "syscollection" : "default"
      },
      "Title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "Excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "FirstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ..."
    } ],
    "totalNumberOfChildResults" : 204,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "document_number" : "100453",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4277141",
      "sysurihash" : "to2Nxxd0ILSI6faN",
      "urihash" : "to2Nxxd0ILSI6faN",
      "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
      "systransactionid" : 863709,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1574854991000,
      "topparentid" : 4277141,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585322967000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
      "transactionid" : 863709,
      "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "products" : [ "DynamIQ Shared Unit" ],
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100453:0401:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132723813911,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4765,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081886524,
      "syssize" : 4765,
      "sysdate" : 1649082132000,
      "haslayout" : "1",
      "topparent" : "4277141",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4277141,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100453/0401/?lang=en",
      "modified" : 1636367053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132723813911,
      "uri" : "https://developer.arm.com/documentation/100453/0401/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "Test control register, MCITCR",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "firstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test control register, MCITCR ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "4hOñOEnue7daIRDm",
        "urihash" : "4hOñOEnue7daIRDm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "934a8bed9eba4604a73fe4868090924459fb06605831129bb505a413809e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d3919e",
        "transactionid" : 863709,
        "title" : "Test control register, MCITCR ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129858436282,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 2315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879254,
        "syssize" : 2315,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129858436282,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "syscollection" : "default"
      },
      "Title" : "Test control register, MCITCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "Excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "FirstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ..."
    }, {
      "title" : "Secure digital memory card select register, MCISelect",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "firstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Secure digital memory card select register, MCISelect ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "ZuDmb5GbHyBhyAnE",
        "urihash" : "ZuDmb5GbHyBhyAnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "e7a312fa973639734d41d306f3531ee99c5f9554756f61e2a14ee96a5b74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d39195",
        "transactionid" : 863709,
        "title" : "Secure digital memory card select register, MCISelect ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129644566894,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 701,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879238,
        "syssize" : 701,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129644566894,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "syscollection" : "default"
      },
      "Title" : "Secure digital memory card select register, MCISelect",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "Excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "FirstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "document_number" : "ddi0172",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3498971",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ZIZfjYyw6SCUuZñ6",
      "urihash" : "ZIZfjYyw6SCUuZñ6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "systransactionid" : 863709,
      "copyright" : "Copyright © 1998 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1184322911000,
      "topparentid" : 3498971,
      "numberofpages" : 82,
      "sysconcepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3498971,
      "parentitem" : "5e8e326688295d1e18d39171",
      "concepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "documenttype" : "pdf",
      "isattachment" : "3498971",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "034dce6058c2c4813fb1574b256e825fbe29b3bba62e263a781fddd1050b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e326788295d1e18d391b9",
      "transactionid" : 863709,
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0172:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132117940847,
      "sysisattachment" : "3498971",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3498971,
      "size" : 496549,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081881131,
      "syssize" : 496549,
      "sysdate" : 1649082132000,
      "topparent" : "3498971",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3498971,
      "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
      "wordcount" : 1175,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132117940847,
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "Excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)"
  }, {
    "title" : "Other core signals",
    "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "firstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "firstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "mM9qoðð7FLZ7h8ky",
        "urihash" : "mM9qoðð7FLZ7h8ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "8ea55a22ea76fe0c0114609cc33dc4a5911a6e34393d3f8cf5baa10ab394",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616ec",
        "transactionid" : 861303,
        "title" : "Configurable options ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738866608351,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1095,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/configurable-options?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738866608351,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "Excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "FirstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "firstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "MJi2maAGTRBy99r1",
        "urihash" : "MJi2maAGTRBy99r1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "62cd55a16f5209d2602745bf54830c9343fee0fcd81e2ed84310291b4ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616e1",
        "transactionid" : 861303,
        "title" : "Features ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738812020518,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1429,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/features?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738812020518,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "Excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "FirstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Other core signals ",
      "document_number" : "ddi0516",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3522903",
      "sysurihash" : "ZBA3KYxL2eUVGmRI",
      "urihash" : "ZBA3KYxL2eUVGmRI",
      "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "systransactionid" : 861303,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1444741821000,
      "topparentid" : 3522903,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586529717000,
      "sysconcepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
      "attachmentparentid" : 3522903,
      "parentitem" : "5e9085b5c8052b160876166f",
      "concepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "documenttype" : "html",
      "isattachment" : "3522903",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719738000,
      "permanentid" : "5bd2e1a3f5f743ed4b6c7430e7ea2618a537227e11ad8671dc521cdae36b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9085b7c8052b160876171a",
      "transactionid" : 861303,
      "title" : "Other core signals ",
      "products" : [ "CoreLink GIC-500" ],
      "date" : 1648719738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0516:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719738977999114,
      "sysisattachment" : "3522903",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3522903,
      "size" : 1549,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719727851,
      "syssize" : 1549,
      "sysdate" : 1648719738000,
      "haslayout" : "1",
      "topparent" : "3522903",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3522903,
      "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
      "wordcount" : 132,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "modified" : 1639138823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719738977999114,
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "syscollection" : "default"
    },
    "Title" : "Other core signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "Excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "FirstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ..."
  }, {
    "title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "firstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "IrDA data modulation",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "firstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IrDA data modulation ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "AjvZ0vtkvFkshuk2",
        "urihash" : "AjvZ0vtkvFkshuk2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "889126dbee92d1c8a1554e99448e291263b38eaa11cc1233f49078914546",
        "syslanguage" : [ "English", "Romanian" ],
        "itemid" : "5e8e246dfd977155116a5453",
        "transactionid" : 861302,
        "title" : "IrDA data modulation ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721360468475,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715633,
        "syssize" : 155,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English", "Romanian" ],
        "sysrowid" : 1648719721360468475,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "syscollection" : "default"
      },
      "Title" : "IrDA data modulation",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "Excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "FirstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART"
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "firstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "ðYVRkpoV4eVmQPDh",
        "urihash" : "ðYVRkpoV4eVmQPDh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "manual Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "concepts" : "manual Feedback",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "58ccde0bef3be86ebc7563b615360226231e452de2adcb4c53b04f150853",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c2",
        "transactionid" : 861302,
        "title" : "Preface ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721343151558,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715617,
        "syssize" : 167,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/preface?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721343151558,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "Excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "FirstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART"
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "document_number" : "ddi0139",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488613",
      "sysurihash" : "jHOcnDSNY4hVn09f",
      "urihash" : "jHOcnDSNY4hVn09f",
      "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199375194000,
      "topparentid" : 3488613,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373739000,
      "sysconcepts" : "signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3488613,
      "parentitem" : "5e8e246bfd977155116a53c0",
      "concepts" : "signals",
      "documenttype" : "html",
      "isattachment" : "3488613",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719721000,
      "permanentid" : "1e7af661bc60a3f719e22cc57da778a626eb18387d6c673bf3311b558ff6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246dfd977155116a54aa",
      "transactionid" : 861302,
      "title" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "products" : [ "UART" ],
      "date" : 1648719721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0139:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719721437325494,
      "sysisattachment" : "3488613",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488613,
      "size" : 291,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719715648,
      "syssize" : 291,
      "sysdate" : 1648719721000,
      "haslayout" : "1",
      "topparent" : "3488613",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488613,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "modified" : 1638971920000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719721437325494,
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "Excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "FirstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ..."
  }, {
    "title" : "Clocking and resets",
    "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "a9LDVCJFWRRDkpMU",
        "urihash" : "a9LDVCJFWRRDkpMU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081796000,
        "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068480daa596235e7f2ba",
        "transactionid" : 863702,
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081796000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081796694682051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1879,
        "sysdate" : 1649081796000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081796000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081796694682051,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "4CiUEaN5URñssIw6",
        "urihash" : "4CiUEaN5URñssIw6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081822000,
        "permanentid" : "c9670c6710334be51143b2ea541b0ad5d2a52e8e625cfaad480e070c034e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f1",
        "transactionid" : 863702,
        "title" : "Override using auto-flush ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081822161236477,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 895,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 895,
        "sysdate" : 1649081822000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081822161236477,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ..."
    }, {
      "title" : "ATB AFREADY override",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "firstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB AFREADY override ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "dvOZW6AGEGV6gnHS",
        "urihash" : "dvOZW6AGEGV6gnHS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "AFREADY output ; HIGH regardless ; flush",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "AFREADY output ; HIGH regardless ; flush",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "928a72cddfe26f6868f084313009a7e0e8f6118e6aa0bd231532e23724eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f3",
        "transactionid" : 863702,
        "title" : "ATB AFREADY override ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808696761597,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 302,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808696761597,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "syscollection" : "default"
      },
      "Title" : "ATB AFREADY override",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "Excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "FirstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ..."
    }, {
      "title" : "ATB flush request and priority inversion",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "firstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB flush request and priority inversion ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "x0ñfvM45Pn4qtwYy",
        "urihash" : "x0ñfvM45Pn4qtwYy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "773c70e3ce52917bb6d8e88e96de0d26178875ffa733bf46714211a8b1bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f2",
        "transactionid" : 863702,
        "title" : "ATB flush request and priority inversion ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808585861757,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 1021,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1021,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808585861757,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "syscollection" : "default"
      },
      "Title" : "ATB flush request and priority inversion",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "Excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "FirstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ..."
    } ],
    "totalNumberOfChildResults" : 92,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Clocking and resets ",
      "document_number" : "ddi0444",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5026130",
      "sysurihash" : "7OPJñqkzl1k6Aiva",
      "urihash" : "7OPJñqkzl1k6Aiva",
      "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "systransactionid" : 863702,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1293915740000,
      "topparentid" : 5026130,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910792000,
      "sysconcepts" : "clock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
      "attachmentparentid" : 5026130,
      "parentitem" : "5f1068480daa596235e7f2ba",
      "concepts" : "clock",
      "documenttype" : "html",
      "isattachment" : "5026130",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081822000,
      "permanentid" : "12a66a277d44a87157d708919c0cccd98c834e5eeeb325d55e6895ff3959",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1068490daa596235e7f2d8",
      "transactionid" : 863702,
      "title" : "Clocking and resets ",
      "products" : [ "System Trace Macrocell" ],
      "date" : 1649081822000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0444:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081822269380338,
      "sysisattachment" : "5026130",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5026130,
      "size" : 134,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081533445,
      "syssize" : 134,
      "sysdate" : 1649081822000,
      "haslayout" : "1",
      "topparent" : "5026130",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5026130,
      "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081822000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "modified" : 1639131557000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081822269380338,
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "syscollection" : "default"
    },
    "Title" : "Clocking and resets",
    "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell"
  }, {
    "title" : "Test pin configuration in functional mode",
    "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "firstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "8BKðW0C067Ehl7ks",
        "urihash" : "8BKðW0C067Ehl7ks",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719676000,
        "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b23",
        "transactionid" : 861301,
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648719675000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719675994873783,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 2122,
        "sysdate" : 1648719675000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719676000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719675994873783,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Test pin configuration in external test wrapper mode",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "firstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test pin configuration in external test wrapper mode ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "QznGa8cthrGDl79O",
        "urihash" : "QznGa8cthrGDl79O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper mode ; external test ; configuration ; control module",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper mode ; external test ; configuration ; control module",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719691000,
        "permanentid" : "4f00e1eb8923b1b851a6a38b9c007fe73bd73a12757595fdf62cda5ba1a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be4",
        "transactionid" : 861301,
        "title" : "Test pin configuration in external test wrapper mode ",
        "products" : [ "Arm9" ],
        "date" : 1648719691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719691040958209,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 574,
        "sysdate" : 1648719691000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719691040958209,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in external test wrapper mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "Excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "FirstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ..."
    }, {
      "title" : "Test pin configuration in scan test with wrapper",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "firstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test pin configuration in scan test with wrapper ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "4qkmhw32xEZSDGy3",
        "urihash" : "4qkmhw32xEZSDGy3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719687000,
        "permanentid" : "bd219e1b49d442dbbf694d0a699fe24e1387593513b041dae55fb1f466e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be2",
        "transactionid" : 861301,
        "title" : "Test pin configuration in scan test with wrapper ",
        "products" : [ "Arm9" ],
        "date" : 1648719687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719687069294736,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 777,
        "sysdate" : 1648719687000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719687069294736,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in scan test with wrapper",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "Excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "FirstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ..."
    }, {
      "title" : "VFP9-S coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "firstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP9-S coprocessor ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "RWK8SbYJAiEAt25O",
        "urihash" : "RWK8SbYJAiEAt25O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719686000,
        "permanentid" : "76e37751c5602cfe7382fc9fce1b0223e89418a5a65dc8130e0c59054d5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3bdb",
        "transactionid" : 861301,
        "title" : "VFP9-S coprocessor ",
        "products" : [ "Arm9" ],
        "date" : 1648719686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719686763060780,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 345,
        "sysdate" : 1648719686000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719686763060780,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "Excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "FirstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Test pin configuration in functional mode ",
      "document_number" : "ddi0238",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474508",
      "sysurihash" : "feljTQvITobHtvð0",
      "urihash" : "feljTQvITobHtvð0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1284577468000,
      "topparentid" : 3474508,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370121000,
      "sysconcepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3474508,
      "parentitem" : "5e8e1649fd977155116a3b23",
      "concepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "documenttype" : "html",
      "isattachment" : "3474508",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719692000,
      "permanentid" : "287e746a1689df463198060e35d3f68416c8150592cef8c393725a9a56ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e164afd977155116a3be3",
      "transactionid" : 861302,
      "title" : "Test pin configuration in functional mode ",
      "products" : [ "Arm9" ],
      "date" : 1648719691000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0238:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719691274199662,
      "sysisattachment" : "3474508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474508,
      "size" : 634,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719671555,
      "syssize" : 634,
      "sysdate" : 1648719691000,
      "haslayout" : "1",
      "topparent" : "3474508",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474508,
      "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719692000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "modified" : 1638976977000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719691274199662,
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "syscollection" : "default"
    },
    "Title" : "Test pin configuration in functional mode",
    "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "Excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "FirstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ..."
  }, {
    "title" : "ARM922T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Address translation",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "firstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Address translation ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "rovH3I55LLj8ñnðl",
        "urihash" : "rovH3I55LLj8ñnðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "591e51bcb38cbb023be0cf2c9b122bbbfabe7c6174d0ba615d8c953f8915",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a90ec",
        "transactionid" : 863699,
        "title" : "Address translation ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671722594451,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081357957,
        "syssize" : 1135,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671722594451,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "syscollection" : "default"
      },
      "Title" : "Address translation",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "Excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "FirstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ..."
    }, {
      "title" : "Enabling and disabling the DCache and write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "firstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enabling and disabling the DCache and write buffer ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "UeXi08iNðztiC0x4",
        "urihash" : "UeXi08iNðztiC0x4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "46558de14f27ec3dac133313b4ea8b2d240c8a31c41a684dfa03ea66b629",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a910f",
        "transactionid" : 863699,
        "title" : "Enabling and disabling the DCache and write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671688996680,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358066,
        "syssize" : 1203,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671688996680,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling and disabling the DCache and write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "Excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "FirstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ..."
    }, {
      "title" : "Bit 0, CP15 interpret mode",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "firstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bit 0, CP15 interpret mode ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "YKzgaGbWlEw6cLuV",
        "urihash" : "YKzgaGbWlEw6cLuV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "aa7c093f4e54009241aa53d31757a9ba516267311a7f1b8eb275954f23a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379bfd977155116a91a8",
        "transactionid" : 863699,
        "title" : "Bit 0, CP15 interpret mode ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671648741662,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 875,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358035,
        "syssize" : 875,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671648741662,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "syscollection" : "default"
      },
      "Title" : "Bit 0, CP15 interpret mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "Excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "FirstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ..."
    } ],
    "totalNumberOfChildResults" : 219,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM922T Technical Reference Manual ",
      "document_number" : "ddi0184",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503251",
      "sysurihash" : "vLnzXCaDPDqUyisy",
      "urihash" : "vLnzXCaDPDqUyisy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "systransactionid" : 863699,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173092932000,
      "topparentid" : 3503251,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378649000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "sysindexeddate" : 1649081672000,
      "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3799fd977155116a90bf",
      "transactionid" : 863699,
      "title" : "ARM922T Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649081672000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0184:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081672689713633,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1984,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081358129,
      "syssize" : 1984,
      "sysdate" : 1649081672000,
      "haslayout" : "1",
      "topparent" : "3503251",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503251,
      "content_description" : "This document is the technical reference manual for the ARM922T.",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081672000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0184/b/?lang=en",
      "modified" : 1638975270000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081672689713633,
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM922T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "firstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "rJmCqlAhñjAcqhwX",
        "urihash" : "rJmCqlAhñjAcqhwX",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081408000,
        "permanentid" : "631c8d80c41895e96a66fbdfac4e1a3dfc6b6edaa334c3abd8939676524d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36a",
        "transactionid" : 863694,
        "title" : "Functional description ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081408679325668,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 210,
        "sysdate" : 1649081408000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081408679325668,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "FirstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ..."
    }, {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "firstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "bPv4aGJU5ORxGRKD",
        "urihash" : "bPv4aGJU5ORxGRKD",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "interfaces ; view",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "concepts" : "interfaces ; view",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081281000,
        "permanentid" : "9f0af5622f5c2cf62b9c06092385ecc547a5be22e41c4e4f6853e0093028",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36b",
        "transactionid" : 863690,
        "title" : "Interfaces ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081281498482870,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 334,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 334,
        "sysdate" : 1649081281000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description/Interfaces?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081281498482870,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "Excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "FirstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "document_number" : "100976",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464815",
      "sysauthor" : "ARM",
      "sysurihash" : "20kðO4p1voBGGiI9",
      "urihash" : "20kðO4p1voBGGiI9",
      "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "systransactionid" : 863694,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1589299284000,
      "topparentid" : 3464815,
      "numberofpages" : 55,
      "sysconcepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
      "attachmentparentid" : 3464815,
      "parentitem" : "5f22d7d9f3ce30357bc2b35e",
      "concepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "documenttype" : "pdf",
      "isattachment" : "3464815",
      "sysindexeddate" : 1649081409000,
      "permanentid" : "01d40b82035371b036e085ff467011ca1ed2276422f8133d22dbbdf803fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22d7d9f3ce30357bc2b392",
      "transactionid" : 863694,
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "subject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "date" : 1649081409000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100976:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081409495391344,
      "sysisattachment" : "3464815",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464815,
      "size" : 503070,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081029578,
      "syssubject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "syssize" : 503070,
      "sysdate" : 1649081409000,
      "topparent" : "3464815",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464815,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
      "wordcount" : 1047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081409000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081409495391344,
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "Excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Clock gating",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "firstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock gating ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "9GlylbUs2r7wgEfD",
        "urihash" : "9GlylbUs2r7wgEfD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719659000,
        "permanentid" : "40769fb009d7405feae47fcbe4bf58a12857cb200276b223183fd9f8aae0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b15f",
        "transactionid" : 861301,
        "title" : "Clock gating ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719659440195106,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 2246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 2246,
        "sysdate" : 1648719659000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719659440195106,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "syscollection" : "default"
      },
      "Title" : "Clock gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "Excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "FirstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ..."
    }, {
      "title" : "TZC-400 interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "firstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TZC-400 interfaces ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "1ðb0kBeQSrjRWvSD",
        "urihash" : "1ðb0kBeQSrjRWvSD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719657000,
        "permanentid" : "cfddcb382e121895ba9051f8e2ccb70b78899d9014ccbfbed4ff6284faab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b149",
        "transactionid" : 861301,
        "title" : "TZC-400 interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719657422031295,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 537,
        "sysdate" : 1648719657000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719657422031295,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "syscollection" : "default"
      },
      "Title" : "TZC-400 interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "Excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "FirstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ..."
    }, {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    } ],
    "totalNumberOfChildResults" : 72,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "ddi0504",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4991597",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "w3D7VtfIRPpb6fch",
      "urihash" : "w3D7VtfIRPpb6fch",
      "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 861301,
      "copyright" : "Copyright ©€2013, 2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1404152750000,
      "topparentid" : 4991597,
      "numberofpages" : 76,
      "sysconcepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 4991597,
      "parentitem" : "5e907a968259fe2368e2b12b",
      "concepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "documenttype" : "pdf",
      "isattachment" : "4991597",
      "sysindexeddate" : 1648719659000,
      "permanentid" : "0a6b2e919bf7e0cf88f26ca21a9e6e987315517cee0814f7eec2d2615266",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b196",
      "transactionid" : 861301,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "date" : 1648719659000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0504:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719659614065286,
      "sysisattachment" : "4991597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4991597,
      "size" : 855248,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719649111,
      "syssubject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "syssize" : 855248,
      "sysdate" : 1648719659000,
      "topparent" : "4991597",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4991597,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1530,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719659000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719659614065286,
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014"
  }, {
    "title" : "TAP interface wiring",
    "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/integrating-the-etm10/tap-interface-wiring?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "excerpt" : "For information about the JTAG interface, see The JTAG interface. ... Figure 3.4. Using ETM10 and ARM10 with an external scan chain TAP interface wiring CoreSight ETM11",
    "firstSentences" : "TAP interface wiring Both the ARM1020E microprocessor and the ETM10 provide scan chain expansion inputs. These are: SDOUTBS on the ARM1020E processor ARMTDO on ETM10. In each case, this input is ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10 Technical Reference Manual ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "2ñXUZhHVYsa4ASq9",
        "urihash" : "2ñXUZhHVYsa4ASq9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080837000,
        "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5da",
        "transactionid" : 863681,
        "title" : "ETM10 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080837000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080837890966682,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 1786,
        "sysdate" : 1649080837000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080837000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080837890966682,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Hardware support for context ID",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/tracing-dynamically-loaded-images/hardware-support-for-context-id?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "excerpt" : "Hardware support for context ID ETM10 outputs the variable-length context ID value whenever trace is enabled, and as ... This enables the current context ID value to be passed to the debugger.",
      "firstSentences" : "Hardware support for context ID ETM10 outputs the variable-length context ID value whenever trace is enabled, and as part of the periodic synchronization packet. This enables the current context ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware support for context ID ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "NdxNdcoywuYC7TsS",
        "urihash" : "NdxNdcoywuYC7TsS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
        "systransactionid" : 857025,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "context ID ; tracing ; synchronization ; ETM10 ; compression protocol ; Macrocell Specification ; trigger resources ; ETM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "context ID ; tracing ; synchronization ; ETM10 ; compression protocol ; Macrocell Specification ; trigger resources ; ETM",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137901000,
        "permanentid" : "d8f7b0ef12159320b50d8f934f0fcedc9b35c53314c76f38ef90d7af00f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa625",
        "transactionid" : 857025,
        "title" : "Hardware support for context ID ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648137901000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137901287037285,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 728,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/tracing-dynamically-loaded-images/hardware-support-for-context-id?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137884485,
        "syssize" : 728,
        "sysdate" : 1648137901000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/tracing-dynamically-loaded-images/hardware-support-for-context-id?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/tracing-dynamically-loaded-images/hardware-support-for-context-id?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137901287037285,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
        "syscollection" : "default"
      },
      "Title" : "Hardware support for context ID",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/tracing-dynamically-loaded-images/hardware-support-for-context-id?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/tracing-dynamically-loaded-images/hardware-support-for-context-id",
      "Excerpt" : "Hardware support for context ID ETM10 outputs the variable-length context ID value whenever trace is enabled, and as ... This enables the current context ID value to be passed to the debugger.",
      "FirstSentences" : "Hardware support for context ID ETM10 outputs the variable-length context ID value whenever trace is enabled, and as part of the periodic synchronization packet. This enables the current context ..."
    }, {
      "title" : "About the ETM10",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/introduction/about-the-etm10?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "excerpt" : "About the ETM10 The ETM10 provides instruction and data trace for the ARM1020E microprocessor. The block diagram of the ETM10 is shown in Figure 1.1. ... About the ETM10 CoreSight ETM11",
      "firstSentences" : "About the ETM10 The ETM10 provides instruction and data trace for the ARM1020E microprocessor. The block diagram of the ETM10 is shown in Figure 1.1. Figure 1.1. Block diagram of the ETM10 For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the ETM10 ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "hME2t2nkfCtEBgp3",
        "urihash" : "hME2t2nkfCtEBgp3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
        "systransactionid" : 857025,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "block diagram ; ETM10 ; tracing ; filtering resources ; using triggering ; ARM1020E microprocessor ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "block diagram ; ETM10 ; tracing ; filtering resources ; using triggering ; ARM1020E microprocessor ; instruction",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137901000,
        "permanentid" : "9f1df418fda2f95af39009b3de8d4f9ffb9f179e10050177b3cb6eee3501",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5e7",
        "transactionid" : 857025,
        "title" : "About the ETM10 ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648137901000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137901215665956,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 461,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/introduction/about-the-etm10?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137884500,
        "syssize" : 461,
        "sysdate" : 1648137901000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/introduction/about-the-etm10?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/introduction/about-the-etm10?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137901215665956,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
        "syscollection" : "default"
      },
      "Title" : "About the ETM10",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/introduction/about-the-etm10?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/introduction/about-the-etm10",
      "Excerpt" : "About the ETM10 The ETM10 provides instruction and data trace for the ARM1020E microprocessor. The block diagram of the ETM10 is shown in Figure 1.1. ... About the ETM10 CoreSight ETM11",
      "FirstSentences" : "About the ETM10 The ETM10 provides instruction and data trace for the ARM1020E microprocessor. The block diagram of the ETM10 is shown in Figure 1.1. Figure 1.1. Block diagram of the ETM10 For ..."
    }, {
      "title" : "Shared trace port",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "excerpt" : "Shared trace port Some applications might not have enough pins available for trace, so you might have to ... This has the effect of increasing the load on the trace signals, unless a specific ...",
      "firstSentences" : "Shared trace port Some applications might not have enough pins available for trace, so you might have to multiplex trace signals with other functions. This has the effect of increasing the load on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Shared trace port ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "0Q1DGNuSKlC68PGU",
        "urihash" : "0Q1DGNuSKlC68PGU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
        "systransactionid" : 857025,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "target header ; signals ; trace ; stubs ; rise ; thresholds ; means ; constraints ; sufficient setup ; noise margin ; output pin ; transition ; termination ; applications",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "target header ; signals ; trace ; stubs ; rise ; thresholds ; means ; constraints ; sufficient setup ; noise margin ; output pin ; transition ; termination ; applications",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137901000,
        "permanentid" : "f07f2ac3383de15ef9d2059fdb55bc761c7a99f8cfa7c9c09114b9635d73",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa62b",
        "transactionid" : 857025,
        "title" : "Shared trace port ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648137901000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137901187364142,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137884485,
        "syssize" : 2154,
        "sysdate" : 1648137901000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137901000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137901187364142,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
        "syscollection" : "default"
      },
      "Title" : "Shared trace port",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/physical-trace-port-signal-guidelines/pcb-design-guidelines/shared-trace-port",
      "Excerpt" : "Shared trace port Some applications might not have enough pins available for trace, so you might have to ... This has the effect of increasing the load on the trace signals, unless a specific ...",
      "FirstSentences" : "Shared trace port Some applications might not have enough pins available for trace, so you might have to multiplex trace signals with other functions. This has the effect of increasing the load on ..."
    } ],
    "totalNumberOfChildResults" : 76,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "TAP interface wiring ",
      "document_number" : "ddi0206",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506388",
      "sysurihash" : "MvkCZG4yPDAgnxmO",
      "urihash" : "MvkCZG4yPDAgnxmO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
      "systransactionid" : 857025,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172762348000,
      "topparentid" : 3506388,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380956000,
      "sysconcepts" : "scan chain ; TAP interface ; ETM10 ; expansion inputs ; ARM1020E ; TDO ; ETM ; unused ARMTDO ; Multi-ICE User ; manner identical ; connectivity",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3506388,
      "parentitem" : "5e8e409cfd977155116aa5da",
      "concepts" : "scan chain ; TAP interface ; ETM10 ; expansion inputs ; ARM1020E ; TDO ; ETM ; unused ARMTDO ; Multi-ICE User ; manner identical ; connectivity",
      "documenttype" : "html",
      "isattachment" : "3506388",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648137901000,
      "permanentid" : "77e6f03fe1fa1f6800dc245825ce9678bc25600de30c4528f5a4d25d30dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e409cfd977155116aa5fc",
      "transactionid" : 857025,
      "title" : "TAP interface wiring ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1648137901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0206:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648137901318483818,
      "sysisattachment" : "3506388",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506388,
      "size" : 1283,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/integrating-the-etm10/tap-interface-wiring?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648137884500,
      "syssize" : 1283,
      "sysdate" : 1648137901000,
      "haslayout" : "1",
      "topparent" : "3506388",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506388,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648137901000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/integrating-the-etm10/tap-interface-wiring?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0206/b/integrating-the-etm10/tap-interface-wiring?lang=en",
      "modified" : 1638975768000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648137901318483818,
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
      "syscollection" : "default"
    },
    "Title" : "TAP interface wiring",
    "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/integrating-the-etm10/tap-interface-wiring?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/integrating-the-etm10/tap-interface-wiring",
    "Excerpt" : "For information about the JTAG interface, see The JTAG interface. ... Figure 3.4. Using ETM10 and ARM10 with an external scan chain TAP interface wiring CoreSight ETM11",
    "FirstSentences" : "TAP interface wiring Both the ARM1020E microprocessor and the ETM10 provide scan chain expansion inputs. These are: SDOUTBS on the ARM1020E processor ARMTDO on ETM10. In each case, this input is ..."
  }, {
    "title" : "Further reading",
    "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/preface/about-this-technical-reference-manual/further-reading?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "excerpt" : "Further reading This section lists publications by ARM and by third parties. ARM provides updates and corrections to its documentation.",
    "firstSentences" : "Further reading This section lists publications by ARM and by third parties. ARM provides updates and corrections to its documentation. See http:\\/\\/www.arm.com for current errata sheets, addenda, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "nuMl9fAkTRAS9gsE",
        "urihash" : "nuMl9fAkTRAS9gsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080561000,
        "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2936fd977155116a67a4",
        "transactionid" : 863676,
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080561371050991,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1805,
        "sysdate" : 1649080561000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080561371050991,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the PrimeCell SCI is not fixed, and may be different for ... The offset of any particular register from the base address, however, is fixed.",
      "firstSentences" : "About the programmer's model The base address of the PrimeCell SCI is not fixed, and may be different for any particular system implementation. The offset of any particular register from the base ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "NIcfBf8hKwf2mTl5",
        "urihash" : "NIcfBf8hKwf2mTl5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 857023,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "base address ; test purposes ; system implementation ; PrimeCell SCI ; 0xff ; register ; offset ; programmer",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "base address ; test purposes ; system implementation ; PrimeCell SCI ; 0xff ; register ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137826000,
        "permanentid" : "90214cca79d8d4bc295450f8edbf3e89f71052b20205bd44d24a9572c193",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67d5",
        "transactionid" : 857023,
        "title" : "About the programmers model ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648137826000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137826070431152,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 503,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137807610,
        "syssize" : 503,
        "sysdate" : 1648137826000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137826000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137826070431152,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the PrimeCell SCI is not fixed, and may be different for ... The offset of any particular register from the base address, however, is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the PrimeCell SCI is not fixed, and may be different for any particular system implementation. The offset of any particular register from the base ..."
    }, {
      "title" : "Test registers",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model-for-test/test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "excerpt" : "Test registers The PrimeCell SCI test registers are memory-mapped as follows shown in Table 4.1. Address Type Width Reset Value Name Description SCI Base + 0x80 Read\\/write 5 0x00 SCITCR ...",
      "firstSentences" : "Test registers The PrimeCell SCI test registers are memory-mapped as follows shown in Table 4.1. Address Type Width Reset Value Name Description SCI Base + 0x80 Read\\/write 5 0x00 SCITCR Test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test registers ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "lP4i7xLDJTC1Py9K",
        "urihash" : "lP4i7xLDJTC1Py9K",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
        "systransactionid" : 857023,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "SCI Base ; registers ; timer ; state machine ; SCISTATE Control ; SCIACTTIME Activation ; SCIBAUDCNT Baud",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "SCI Base ; registers ; timer ; state machine ; SCISTATE Control ; SCIACTTIME Activation ; SCIBAUDCNT Baud",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137826000,
        "permanentid" : "e1aad6c5994707ba47819015509fe604bef49ff67ffa07827a39f95caee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a6820",
        "transactionid" : 857023,
        "title" : "Test registers ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648137826000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137826037761462,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 1132,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model-for-test/test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137807610,
        "syssize" : 1132,
        "sysdate" : 1648137826000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137826000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model-for-test/test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/programmer-s-model-for-test/test-registers?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137826037761462,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
        "syscollection" : "default"
      },
      "Title" : "Test registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model-for-test/test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model-for-test/test-registers",
      "Excerpt" : "Test registers The PrimeCell SCI test registers are memory-mapped as follows shown in Table 4.1. Address Type Width Reset Value Name Description SCI Base + 0x80 Read\\/write 5 0x00 SCITCR ...",
      "FirstSentences" : "Test registers The PrimeCell SCI test registers are memory-mapped as follows shown in Table 4.1. Address Type Width Reset Value Name Description SCI Base + 0x80 Read\\/write 5 0x00 SCITCR Test ..."
    }, {
      "title" : "SCIRXTIME: [16] (+0x28)",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/register-descriptions/scirxtime---16----0x28-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "excerpt" : "SCIRXTIME: [16] (+0x28) SCIRXTIME is the receive read timeout register and stores the receive read timeout ... An SCIRTOUT interrupt is triggered if the receive FIFO contains at least one ...",
      "firstSentences" : "SCIRXTIME: [16] (+0x28) SCIRXTIME is the receive read timeout register and stores the receive read timeout value. An SCIRTOUT interrupt is triggered if the receive FIFO contains at least one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SCIRXTIME: [16] (+0x28) ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "A5DUWOmSðkwLSRFt",
        "urihash" : "A5DUWOmSðkwLSRFt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
        "systransactionid" : 857023,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "read timeout ; Card clock ; lists the range ; assignments ; shows ; FIFO",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "read timeout ; Card clock ; lists the range ; assignments ; shows ; FIFO",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648137826000,
        "permanentid" : "f66875a1039523c0d1757105bf478df554bf807ff631a74c07b81fada386",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67f4",
        "transactionid" : 857023,
        "title" : "SCIRXTIME: [16] (+0x28) ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648137826000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137826009263983,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 739,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/register-descriptions/scirxtime---16----0x28-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137807579,
        "syssize" : 739,
        "sysdate" : 1648137826000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137826000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/register-descriptions/scirxtime---16----0x28-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/programmer-s-model/register-descriptions/scirxtime---16----0x28-?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137826009263983,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
        "syscollection" : "default"
      },
      "Title" : "SCIRXTIME: [16] (+0x28)",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/programmer-s-model/register-descriptions/scirxtime---16----0x28-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/programmer-s-model/register-descriptions/scirxtime---16----0x28-",
      "Excerpt" : "SCIRXTIME: [16] (+0x28) SCIRXTIME is the receive read timeout register and stores the receive read timeout ... An SCIRTOUT interrupt is triggered if the receive FIFO contains at least one ...",
      "FirstSentences" : "SCIRXTIME: [16] (+0x28) SCIRXTIME is the receive read timeout register and stores the receive read timeout value. An SCIRTOUT interrupt is triggered if the receive FIFO contains at least one ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Further reading ",
      "document_number" : "ddi0148",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493377",
      "sysurihash" : "Oz3Ud6rcyj3NTwD8",
      "urihash" : "Oz3Ud6rcyj3NTwD8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
      "systransactionid" : 857023,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199456206000,
      "topparentid" : 3493377,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374966000,
      "sysconcepts" : "arm ; documentation ; publications ; lists ; AMBA Specification ; relevant information ; Frequently Asked Questions ; errata sheets",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3493377,
      "parentitem" : "5e8e2936fd977155116a67a4",
      "concepts" : "arm ; documentation ; publications ; lists ; AMBA Specification ; relevant information ; Frequently Asked Questions ; errata sheets",
      "documenttype" : "html",
      "isattachment" : "3493377",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648137826000,
      "permanentid" : "c657114ac92003de56ee1b7cfc6f3288b3ad1dec84898521bcaf3fe9eb65",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2937fd977155116a67ac",
      "transactionid" : 857023,
      "title" : "Further reading ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648137826000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0148:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648137826168870163,
      "sysisattachment" : "3493377",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493377,
      "size" : 1033,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/preface/about-this-technical-reference-manual/further-reading?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648137807610,
      "syssize" : 1033,
      "sysdate" : 1648137826000,
      "haslayout" : "1",
      "topparent" : "3493377",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493377,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648137826000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/preface/about-this-technical-reference-manual/further-reading?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0148/b/preface/about-this-technical-reference-manual/further-reading?lang=en",
      "modified" : 1638974135000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648137826168870163,
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
      "syscollection" : "default"
    },
    "Title" : "Further reading",
    "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/preface/about-this-technical-reference-manual/further-reading?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/preface/about-this-technical-reference-manual/further-reading",
    "Excerpt" : "Further reading This section lists publications by ARM and by third parties. ARM provides updates and corrections to its documentation.",
    "FirstSentences" : "Further reading This section lists publications by ARM and by third parties. ARM provides updates and corrections to its documentation. See http:\\/\\/www.arm.com for current errata sheets, addenda, ..."
  }, {
    "title" : "Wake Request",
    "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "clickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "excerpt" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. ... Figure 1.",
    "firstSentences" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. The following figure ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "I8Ad7jchMkbpiRIl",
        "urihash" : "I8Ad7jchMkbpiRIl",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649080656000,
        "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad832183326f21771faa",
        "transactionid" : 863678,
        "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1649080656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080656377119131,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4878,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080558964,
        "syssize" : 4878,
        "sysdate" : 1649080656000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080656377119131,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
      "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "PPI programming",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "excerpt" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "firstSentences" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PPI programming ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "eHPJQ4M8yykY55MP",
        "urihash" : "eHPJQ4M8yykY55MP",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "PPI ; register map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "PPI ; register map",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "8d4f243385fb5615859e384ff94f4d1606d71a61620c8616778f23de0eea",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad842183326f21771fd5",
        "transactionid" : 857022,
        "title" : "PPI programming ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759935536694,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 175,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747551,
        "syssize" : 175,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/PPIs/PPI-programming?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759935536694,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
        "syscollection" : "default"
      },
      "Title" : "PPI programming",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/PPIs/PPI-programming?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/PPIs/PPI-programming",
      "Excerpt" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming",
      "FirstSentences" : "PPI programming To program a physical PPI, each processor can use its GICR register map. Related information Redistributor registers for SGIs and PPIs summary PPI programming"
    }, {
      "title" : "Reliability, Accessibility, and Serviceability",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "excerpt" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, ... The GIC makes all necessary information available to software through Armv8.2 RAS ...",
      "firstSentences" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, which include Single Error Correction and Double Error Detection (SECDED), and Scrub, software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reliability, Accessibility, and Serviceability ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "ZwUgBfvo9lTc2PJ6",
        "urihash" : "ZwUgBfvo9lTc2PJ6",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "register space ; GIC makes ; Armv8",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "register space ; GIC makes ; Armv8",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "da9da18d563ac00e8d27dcaef45aa5e03a68ea7bba15f0758b49608227dc",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad852183326f21771fdf",
        "transactionid" : 857022,
        "title" : "Reliability, Accessibility, and Serviceability ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759895869617,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747551,
        "syssize" : 390,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759895869617,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
        "syscollection" : "default"
      },
      "Title" : "Reliability, Accessibility, and Serviceability",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability",
      "Excerpt" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, ... The GIC makes all necessary information available to software through Armv8.2 RAS ...",
      "FirstSentences" : "Reliability, Accessibility, and Serviceability The GIC-625 uses a range of RAS features for all RAMs, which include Single Error Correction and Double Error Detection (SECDED), and Scrub, software ..."
    }, {
      "title" : "SGI RAM error records 3-4",
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "printableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "clickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "excerpt" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. ... Table 1.",
      "firstSentences" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. The Distributor records a subset ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "document_number" : "102143",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5046301",
          "sysurihash" : "I8Ad7jchMkbpiRIl",
          "urihash" : "I8Ad7jchMkbpiRIl",
          "sysuri" : "https://developer.arm.com/documentation/102143/0001/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639526400000,
          "topparentid" : 5046301,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1640017283000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649080656000,
          "permanentid" : "c204c33578897fef1c6a98f871effac1fea6f4eb901541ed7aa9d3c74d60",
          "syslanguage" : [ "English" ],
          "itemid" : "61c0ad832183326f21771faa",
          "transactionid" : 863678,
          "title" : "Arm  CoreLink GIC-625 Generic Interrupt Controller ",
          "products" : [ "CoreLink GIC-625" ],
          "date" : 1649080656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102143:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080656377119131,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4878,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080558964,
          "syssize" : 4878,
          "sysdate" : 1649080656000,
          "haslayout" : "1",
          "topparent" : "5046301",
          "label_version" : "0001",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5046301,
          "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
          "document_revision" : "0001-03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102143/0001/?lang=en",
          "modified" : 1640017283000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080656377119131,
          "uri" : "https://developer.arm.com/documentation/102143/0001/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-625 Generic Interrupt Controller",
        "Uri" : "https://developer.arm.com/documentation/102143/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/102143/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en",
        "Excerpt" : "Copyright \\u00A9 2020\\u20132021 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-625 Generic Interrupt Controller Technical Reference Manual Revision: r0p1 Release Information Issue Date Confidentiality Change 0000-01 18 November 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SGI RAM error records 3-4 ",
        "document_number" : "102143",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5046301",
        "sysurihash" : "zUSdzDjjW1W7byMo",
        "urihash" : "zUSdzDjjW1W7byMo",
        "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
        "systransactionid" : 857022,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639526400000,
        "topparentid" : 5046301,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1640017283000,
        "sysconcepts" : "GIC ; reports data ; repair capability ; generation options ; fault handling ; routing decisions ; SGIDR ; GICR ; Distributor",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
        "attachmentparentid" : 5046301,
        "parentitem" : "61c0ad832183326f21771faa",
        "concepts" : "GIC ; reports data ; repair capability ; generation options ; fault handling ; routing decisions ; SGIDR ; GICR ; Distributor",
        "documenttype" : "html",
        "isattachment" : "5046301",
        "sysindexeddate" : 1648137759000,
        "permanentid" : "4e645a4972565ccd92f1fc015eef4001c0279ad143688ee9761ce06045a5",
        "syslanguage" : [ "English" ],
        "itemid" : "61c0ad852183326f21771fe5",
        "transactionid" : 857022,
        "title" : "SGI RAM error records 3-4 ",
        "products" : [ "CoreLink GIC-625" ],
        "date" : 1648137759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102143:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648137759855518842,
        "sysisattachment" : "5046301",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5046301,
        "size" : 1621,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648137747541,
        "syssize" : 1621,
        "sysdate" : 1648137759000,
        "haslayout" : "1",
        "topparent" : "5046301",
        "label_version" : "0001",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5046301,
        "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
        "document_revision" : "0001-03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648137759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
        "modified" : 1640017283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648137759855518842,
        "uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
        "syscollection" : "default"
      },
      "Title" : "SGI RAM error records 3-4",
      "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Operation/Reliability--Accessibility--and-Serviceability/Error-handling-records/SGI-RAM-error-records-3-4",
      "Excerpt" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. ... Table 1.",
      "FirstSentences" : "SGI RAM error records 3-4 SGI RAM error record 3 records RAM ECC errors that are correctable. SGI RAM error record 4 records RAM ECC errors that are uncorrectable. The Distributor records a subset ..."
    } ],
    "totalNumberOfChildResults" : 152,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Wake Request ",
      "document_number" : "102143",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5046301",
      "sysurihash" : "SzPXcVtv14AMu3qk",
      "urihash" : "SzPXcVtv14AMu3qk",
      "sysuri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
      "systransactionid" : 857022,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1639526400000,
      "topparentid" : 5046301,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1640017283000,
      "sysconcepts" : "wake ; Request block ; core ; power controller ; pending ; AXI5 ; Stream ; reset ; Distributor ; ProcessorSleep ; powerdown sequence ; sending transactions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|60ba00d87d1ce214ec8dc9c4" ],
      "attachmentparentid" : 5046301,
      "parentitem" : "61c0ad832183326f21771faa",
      "concepts" : "wake ; Request block ; core ; power controller ; pending ; AXI5 ; Stream ; reset ; Distributor ; ProcessorSleep ; powerdown sequence ; sending transactions",
      "documenttype" : "html",
      "isattachment" : "5046301",
      "sysindexeddate" : 1648137760000,
      "permanentid" : "812fae8f0e475d42dd109b2b38c1f0d4a1318d0f98d861574bf9a8675cd5",
      "syslanguage" : [ "English" ],
      "itemid" : "61c0ad842183326f21771fc6",
      "transactionid" : 857022,
      "title" : "Wake Request ",
      "products" : [ "CoreLink GIC-625" ],
      "date" : 1648137760000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102143:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
      "audience" : [ "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648137760007016433,
      "sysisattachment" : "5046301",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5046301,
      "size" : 1464,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648137747566,
      "syssize" : 1464,
      "sysdate" : 1648137760000,
      "haslayout" : "1",
      "topparent" : "5046301",
      "label_version" : "0001",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5046301,
      "content_description" : "This book is for the Arm CoreLink GIC-625 Generic Interrupt Controller .",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-625" ],
      "document_revision" : "0001-03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648137760000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102143/0001/Components-and-configuration/Wake-Request?lang=en",
      "modified" : 1640017283000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648137760007016433,
      "uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
      "syscollection" : "default"
    },
    "Title" : "Wake Request",
    "Uri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "PrintableUri" : "https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "ClickUri" : "https://developer.arm.com/documentation/102143/0001/Components-and-configuration/Wake-Request?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102143/0001/en/Components-and-configuration/Wake-Request",
    "Excerpt" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. ... Figure 1.",
    "FirstSentences" : "Wake Request The Wake Request block converts AXI5-Stream wake requests into one wake_request signal for each core. Each wake_request connects to the system power controller. The following figure ..."
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "firstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright © 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "wyRXQYNGtLSznJCZ",
        "urihash" : "wyRXQYNGtLSznJCZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "keywords" : "AMBA, Cache",
        "systransactionid" : 861301,
        "copyright" : "Copyright ©€2007-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "numberofpages" : 48,
        "sysconcepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "documenttype" : "pdf",
        "isattachment" : "3505253",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "fa6e89e980831f525634f034b61e839d8b61e7e745141533939b16b8657a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a95",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "subject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637816737212,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 539161,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719636151,
        "syssubject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "syssize" : 539161,
        "sysdate" : 1648719637000,
        "topparent" : "3505253",
        "author" : "ARM Limited",
        "label_version" : "r3p3",
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 1246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637816737212,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "Excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright © 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "YEfaKJEa4jPR3s78",
        "urihash" : "YEfaKJEa4jPR3s78",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "documenttype" : "html",
        "isattachment" : "3505253",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "6955c8d06f61e199b4b4745bbbe763c0e81a14cb59c41e98294d89e3a53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a65",
        "transactionid" : 861301,
        "title" : "Functional Description ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637866143713,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 386,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/functional-description?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637866143713,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ..."
    }, {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0402",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505253",
      "sysurihash" : "7NupvKAXDðxagHKH",
      "urihash" : "7NupvKAXDðxagHKH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830833000,
      "topparentid" : 3505253,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "functional operation ; Bitmap mode",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3505253,
      "parentitem" : "5e8e356e88295d1e18d39a53",
      "concepts" : "functional operation ; Bitmap mode",
      "documenttype" : "html",
      "isattachment" : "3505253",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719638000,
      "permanentid" : "dd378444819feb1926347c60e7b61531401a03833c3eafacf9faf7441cd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a69",
      "transactionid" : 861301,
      "title" : "Functional operation ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719638000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0402:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719638040690221,
      "sysisattachment" : "3505253",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3505253,
      "size" : 121,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719634568,
      "syssize" : 121,
      "sysdate" : 1648719638000,
      "haslayout" : "1",
      "topparent" : "3505253",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505253,
      "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719638000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0402/g/functional-description/functional-operation?lang=en",
      "modified" : 1639125606000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719638040690221,
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "Excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "FirstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers"
  }, {
    "title" : "AHB memory port latency",
    "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "2bsiUyAaxe25MAT0",
        "urihash" : "2bsiUyAaxe25MAT0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719633000,
        "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a50ef",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719633401115666,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 2568,
        "sysdate" : 1648719633000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719633401115666,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Re-arbitration priority",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "firstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Re-arbitration priority ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "rJðBIzqWm9W5wZOo",
        "urihash" : "rJðBIzqWm9W5wZOo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "2fa15f7f88908e62df8295062282f6baa334a4646c024d7e952eff1f145b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51d2",
        "transactionid" : 861301,
        "title" : "Re-arbitration priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635880528658,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 1055,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635880528658,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "Excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "FirstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ..."
    }, {
      "title" : "Re-arbitration occurrence",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Re-arbitration occurrence ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "9KfqwpñBV4wO4xdU",
        "urihash" : "9KfqwpñBV4wO4xdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "35f1f39b60a74041ddbe6eb29206cdad194816f15414b31a32961b637ac0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51ce",
        "transactionid" : 861301,
        "title" : "Re-arbitration occurrence ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635766993253,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 834,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635766993253,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration occurrence",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
    }, {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "firstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "AQðYEOcðrGkOG3WX",
        "urihash" : "AQðYEOcðrGkOG3WX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "systransactionid" : 861301,
        "copyright" : "Copyright © 2003-2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "numberofpages" : 156,
        "sysconcepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "documenttype" : "pdf",
        "isattachment" : "3487803",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "ab7570837f68019ecd8f0a8f9ce98388b666e3a7e06d860c32f6aea83896",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bffd977155116a5389",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635258367345,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1026691,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719630628,
        "syssize" : 1026691,
        "sysdate" : 1648719635000,
        "topparent" : "3487803",
        "author" : "ARM Limited",
        "label_version" : "r0p2",
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 2076,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635258367345,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "Excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AHB memory port latency ",
      "document_number" : "ddi0277",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487803",
      "sysurihash" : "3Xq3XX8RvDUSuNdj",
      "urihash" : "3Xq3XX8RvDUSuNdj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158256734000,
      "topparentid" : 3487803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373564000,
      "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487803,
      "parentitem" : "5e8e23bcfd977155116a50ef",
      "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "documenttype" : "html",
      "isattachment" : "3487803",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719635000,
      "permanentid" : "b7adff4cb3f27db33700f61a3542acd47c56e6b7ea6f8792bd2ece438e07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e23bdfd977155116a51d4",
      "transactionid" : 861301,
      "title" : "AHB memory port latency ",
      "products" : [ "DMA Controller" ],
      "date" : 1648719635000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0277:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719635900180525,
      "sysisattachment" : "3487803",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487803,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719628730,
      "syssize" : 553,
      "sysdate" : 1648719635000,
      "haslayout" : "1",
      "topparent" : "3487803",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487803,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
      "wordcount" : 48,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719635000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "modified" : 1638978044000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719635900180525,
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "syscollection" : "default"
    },
    "Title" : "AHB memory port latency",
    "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
  }, {
    "title" : "Slave port 1 input and output signal timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "firstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "KX6wqrmCsqZXlnGL",
        "urihash" : "KX6wqrmCsqZXlnGL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719613000,
        "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36543",
        "transactionid" : 861300,
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719613953994410,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 2195,
        "sysdate" : 1648719613000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719613953994410,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "kDcX0gsSQOli1hYu",
        "urihash" : "kDcX0gsSQOli1hYu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719615000,
        "permanentid" : "431f74c73f443d55bf76f397f03324ee55a0ef4ce88c899f059d9a45367b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36555",
        "transactionid" : 861300,
        "title" : "Functional Overview ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719615646282812,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 287,
        "sysdate" : 1648719615000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/functional-overview?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719615646282812,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ..."
    }, {
      "title" : "Master port 0 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "firstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Master port 0 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "9ZqXCiLts3bUDULL",
        "urihash" : "9ZqXCiLts3bUDULL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "af6630e63709cbb1bb48fb366111ad27bbdc9ffd19600f3126e2c5ea2cb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d3659f",
        "transactionid" : 861300,
        "title" : "Master port 0 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614945627381,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 1195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 1195,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614945627381,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 0 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "FirstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ..."
    }, {
      "title" : "Master port 1 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "firstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Master port 1 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "GJ0JZa3qr4ñscsno",
        "urihash" : "GJ0JZa3qr4ñscsno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "signals ; master ; M1 ; M0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "signals ; master ; M1 ; M0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "46297fe67fac82ce4ba6f8ca6513a1b579c947b16cedfbabb2d2c2a827d0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d365a0",
        "transactionid" : 861300,
        "title" : "Master port 1 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614885819815,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 246,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614885819815,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 1 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "FirstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ..."
    } ],
    "totalNumberOfChildResults" : 97,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Slave port 1 input and output signal timing parameters ",
      "document_number" : "ddi0246",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484083",
      "sysurihash" : "k8eO4Moa65A4mhpA",
      "urihash" : "k8eO4Moa65A4mhpA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "systransactionid" : 861300,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830987000,
      "topparentid" : 3484083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372080000,
      "sysconcepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3484083,
      "parentitem" : "5e8e1df088295d1e18d36543",
      "concepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "documenttype" : "html",
      "isattachment" : "3484083",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719615000,
      "permanentid" : "d6d52962dcd45bbbaeb7ca95579d9abb7d5e6f22099d72fc1d27130c9a2c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1df188295d1e18d3659e",
      "transactionid" : 861300,
      "title" : "Slave port 1 input and output signal timing parameters ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0246:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719615728049000,
      "sysisattachment" : "3484083",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484083,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719605021,
      "syssize" : 242,
      "sysdate" : 1648719615000,
      "haslayout" : "1",
      "topparent" : "3484083",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484083,
      "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "modified" : 1638977411000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719615728049000,
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Slave port 1 input and output signal timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "Excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "FirstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "fgwghlvXcgKGWcti",
        "urihash" : "fgwghlvXcgKGWcti",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715611000,
        "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2522fd977155116a56a0",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715611574997041,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 3632,
        "sysdate" : 1648715611000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 272,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715611574997041,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Cache controller interface signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "firstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache controller interface signal timing parameters ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "uDErdfmuð9OWJbrU",
        "urihash" : "uDErdfmuð9OWJbrU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "timing parameters ; controller interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "timing parameters ; controller interface",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715618000,
        "permanentid" : "ec700f25c0f3fb7378eda8ab699abf911d7af86dbeb2e0a84163f79b7a4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a57e4",
        "transactionid" : 861219,
        "title" : "Cache controller interface signal timing parameters ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715618242471567,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 215,
        "sysdate" : 1648715618000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715618242471567,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Cache controller interface signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "Excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "FirstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ..."
    }, {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "firstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "yC4SGiEBuDSeceAI",
        "urihash" : "yC4SGiEBuDSeceAI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "keywords" : "ARML210, Level 2 Cache Controller",
        "systransactionid" : 861219,
        "copyright" : "Copyright © 2003-2006 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "numberofpages" : 166,
        "sysconcepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "documenttype" : "pdf",
        "isattachment" : "3487179",
        "sysindexeddate" : 1648715614000,
        "permanentid" : "a7f0f911f70cbdb883a91ffc497abdf3f001d85fb548eefe8ccc8ef130b3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a583c",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "date" : 1648715613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715613906379707,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 968083,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715606699,
        "syssize" : 968083,
        "sysdate" : 1648715613000,
        "topparent" : "3487179",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 2186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715614000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715613906379707,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "Excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "FirstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005"
    }, {
      "title" : "MBIST testing of cache controller data parity RAM",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "firstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MBIST testing of cache controller data parity RAM ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "ASG3KlfDMq9gbIE8",
        "urihash" : "ASG3KlfDMq9gbIE8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715612000,
        "permanentid" : "f818d40cc7e9de014393ec13311d04499bcdb9570d62b866bfbf7642b48b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2523fd977155116a57a4",
        "transactionid" : 861219,
        "title" : "MBIST testing of cache controller data parity RAM ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715612000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715612517480661,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 1644,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 1644,
        "sysdate" : 1648715612000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715612000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715612517480661,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "syscollection" : "default"
      },
      "Title" : "MBIST testing of cache controller data parity RAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "Excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "FirstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ..."
    } ],
    "totalNumberOfChildResults" : 100,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0284",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487179",
      "sysurihash" : "4daSWDDqOo2ZSyñm",
      "urihash" : "4daSWDDqOo2ZSyñm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "systransactionid" : 861219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176315830000,
      "topparentid" : 3487179,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373922000,
      "sysconcepts" : "timing parameters ; Cache controller",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3487179,
      "parentitem" : "5e8e2522fd977155116a56a0",
      "concepts" : "timing parameters ; Cache controller",
      "documenttype" : "html",
      "isattachment" : "3487179",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715618000,
      "permanentid" : "457dc5ffe5faef473e4d65589136a7ad76ab94d816463bc410d4a5e95cce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2524fd977155116a57e3",
      "transactionid" : 861219,
      "title" : "AC Parameters ",
      "products" : [ "L2C-210 AHB L2 Cache controller" ],
      "date" : 1648715618000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0284:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715618646362312,
      "sysisattachment" : "3487179",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487179,
      "size" : 219,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715604771,
      "syssize" : 219,
      "sysdate" : 1648715618000,
      "haslayout" : "1",
      "topparent" : "3487179",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487179,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0284/g/ac-parameters?lang=en",
      "modified" : 1638978192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715618646362312,
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ..."
  }, {
    "title" : "Burst conversions",
    "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "excerpt" : "The read is unaligned Non-modifiable. If the bridge splits a burst, then it issues multiple INCR bursts. ... NONSEQ - hburst == SINGLE - 1KB border crossing beat. - Sparse AXI beat.",
    "firstSentences" : "Burst conversions The AXI5 to AHB5 bridge converts the AXI transactions into AHB transfers. To indicate the type of AHB transfer, the bridge sets the value of the hburst, hsize, and htrans signals.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "DSVts84blfmfWZñ1",
        "urihash" : "DSVts84blfmfWZñ1",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad86",
        "transactionid" : 863760,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574126306695,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4440,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 4440,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574126306695,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
    },
    "childResults" : [ {
      "title" : "AMBA bus properties",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "excerpt" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge.",
      "firstSentences" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge. Table 2- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA bus properties ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "45EAps0HzxVyðgJW",
        "urihash" : "45EAps0HzxVyðgJW",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
        "systransactionid" : 857202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "AXI5 properties ; AHB5 bridge ; bus ; AMBA ; Exclusive Transfers ; AHB ; AXI ; endianness ; master interface ; sideband signals ; Identifiers ; Transactions ; Untranslated ; capabilities",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "AXI5 properties ; AHB5 bridge ; bus ; AMBA ; Exclusive Transfers ; AHB ; AXI ; endianness ; master interface ; sideband signals ; Identifiers ; Transactions ; Untranslated ; capabilities",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147337000,
        "permanentid" : "fdecdce104154837a85a481c06139b6520878ef32ebaa963c4bd8718bb35",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad90",
        "transactionid" : 857202,
        "title" : "AMBA bus properties ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1648147337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147337608173142,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147325533,
        "syssize" : 1486,
        "sysdate" : 1648147337000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147337608173142,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
        "syscollection" : "default"
      },
      "Title" : "AMBA bus properties",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "Excerpt" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge.",
      "FirstSentences" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge. Table 2- ..."
    }, {
      "title" : "Address alignment",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "excerpt" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, ... The AHB protocol does not support unaligned transfers. ... The bridge also calculates wrap addresses.",
      "firstSentences" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, so the AXI5 to AHB5 bridge must perform address alignment. The AHB protocol does not support unaligned transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Address alignment ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "CG1zoUkaXhdw5vHG",
        "urihash" : "CG1zoUkaXhdw5vHG",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
        "systransactionid" : 857202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "first beat ; AXI ; bridge ; transaction ; AHB ; alignment ; master ; AXI5 ; Device memory ; awsparse HIGH ; incoming single ; responsibility of the slave ; consistent ; determines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "first beat ; AXI ; bridge ; transaction ; AHB ; alignment ; master ; AXI5 ; Device memory ; awsparse HIGH ; incoming single ; responsibility of the slave ; consistent ; determines",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147337000,
        "permanentid" : "c422ab8ad9d09d0b9932aa99d39c78d9dc2bf4cfc27c6361c1a16c97cc9f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad96",
        "transactionid" : 857202,
        "title" : "Address alignment ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1648147337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147337341639041,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 1982,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147325533,
        "syssize" : 1982,
        "sysdate" : 1648147337000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147337341639041,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
        "syscollection" : "default"
      },
      "Title" : "Address alignment",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "Excerpt" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, ... The AHB protocol does not support unaligned transfers. ... The bridge also calculates wrap addresses.",
      "FirstSentences" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, so the AXI5 to AHB5 bridge must perform address alignment. The AHB protocol does not support unaligned transfers."
    }, {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
      "firstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysauthor" : "ARM",
        "sysurihash" : "hwrOAñlXv3dFHYBl",
        "urihash" : "hwrOAñlXv3dFHYBl",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
        "keywords" : "axi peripherals, ahb peripherals",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "numberofpages" : 59,
        "sysconcepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
        "documenttype" : "pdf",
        "isattachment" : "3466992",
        "sysindexeddate" : 1649084660000,
        "permanentid" : "c6b347f11e245252564fd871f8f612d5b30e25fe2132008cebd172cea3e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fadb0",
        "transactionid" : 863761,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "subject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
        "date" : 1649084660000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084660087999063,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 551479,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084415787,
        "syssubject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
        "syssize" : 551479,
        "sysdate" : 1649084660000,
        "topparent" : "3466992",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 1346,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084660000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084660087999063,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
      "FirstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Burst conversions ",
      "document_number" : "101375",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466992",
      "sysurihash" : "df7fLKCuMn6VpM0H",
      "urihash" : "df7fLKCuMn6VpM0H",
      "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
      "systransactionid" : 857202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1573545906000,
      "topparentid" : 3466992,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596206982000,
      "sysconcepts" : "bursts ; AHB transfers ; AXI ; bridge ; hsize ; AXI5 ; htrans ; hburst ; unaligned non-modifiable ; previously listed ; awsparse ; crossing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
      "attachmentparentid" : 3466992,
      "parentitem" : "5f242f86da9f9552000fad86",
      "concepts" : "bursts ; AHB transfers ; AXI ; bridge ; hsize ; AXI5 ; htrans ; hburst ; unaligned non-modifiable ; previously listed ; awsparse ; crossing",
      "documenttype" : "html",
      "isattachment" : "3466992",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648147338000,
      "permanentid" : "17ad0b0a4db8728acb926d6c5f73be1f613b8e648656294bae92f84cf7e1",
      "syslanguage" : [ "English" ],
      "itemid" : "5f242f86da9f9552000fad91",
      "transactionid" : 857202,
      "title" : "Burst conversions ",
      "products" : [ "CoreLink XHB-500" ],
      "date" : 1648147338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101375:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648147338491417745,
      "sysisattachment" : "3466992",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466992,
      "size" : 3114,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648147325533,
      "syssize" : 3114,
      "sysdate" : 1648147338000,
      "haslayout" : "1",
      "topparent" : "3466992",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3466992,
      "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648147338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "modified" : 1645005036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648147338491417745,
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
      "syscollection" : "default"
    },
    "Title" : "Burst conversions",
    "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "Excerpt" : "The read is unaligned Non-modifiable. If the bridge splits a burst, then it issues multiple INCR bursts. ... NONSEQ - hburst == SINGLE - 1KB border crossing beat. - Sparse AXI beat.",
    "FirstSentences" : "Burst conversions The AXI5 to AHB5 bridge converts the AXI transactions into AHB transfers. To indicate the type of AHB transfer, the bridge sets the value of the hburst, hsize, and htrans signals."
  }, {
    "title" : "CoreSight ETM11 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "firstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "U2Pðñ4WY3B7fwBHE",
        "urihash" : "U2Pðñ4WY3B7fwBHE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "concepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "399f7f45e262e54278c689745eebd2c4573a9969028469086b6dfd2f3b0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7bd0",
        "transactionid" : 861297,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403158482679,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396713,
        "syssize" : 522,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403158482679,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ..."
    }, {
      "title" : "Signals Lists",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "firstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signals Lists ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "UCcBJjñYJwikZð1q",
        "urihash" : "UCcBJjñYJwikZð1q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "b01e1c96ec53aab38e7eac690f6f69be8b1c0d7d4ca3d0a26c627a464b05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3048fd977155116a7bf8",
        "transactionid" : 861297,
        "title" : "Signals Lists ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403159616820,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396666,
        "syssize" : 195,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/signals-lists?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403159616820,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "syscollection" : "default"
      },
      "Title" : "Signals Lists",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "Excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "FirstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM11 Technical Reference Manual ",
      "document_number" : "ddi0318",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sp099JbWm3pJKlSU",
      "urihash" : "sp099JbWm3pJKlSU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "systransactionid" : 861297,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180566170000,
      "topparentid" : 4985974,
      "numberofpages" : 104,
      "sysconcepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 4985974,
      "parentitem" : "5e8e3046fd977155116a7b8b",
      "concepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "4985974",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "0ad43f7f2a1db751c7609bd032d8909e716eca119116624a8ae2d96a304e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3048fd977155116a7c11",
      "transactionid" : 861297,
      "title" : "CoreSight ETM11 Technical Reference Manual ",
      "date" : 1648719404000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0318:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404118938346,
      "sysisattachment" : "4985974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985974,
      "size" : 641936,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719398575,
      "syssize" : 641936,
      "sysdate" : 1648719404000,
      "topparent" : "4985974",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4985974,
      "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
      "wordcount" : 1717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404118938346,
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM11 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "Excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "FirstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ..."
  }, {
    "title" : "Appendices",
    "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "firstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "VC3VfSdDñIEyetun",
        "urihash" : "VC3VfSdDñIEyetun",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085706000,
        "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c6fa57aac7b03f73105",
        "transactionid" : 863781,
        "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085706740301163,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 4507,
        "sysdate" : 1649085706000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085706740301163,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "firstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "ivQn7eKmLwUNPyaX",
        "urihash" : "ivQn7eKmLwUNPyaX",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085784000,
        "permanentid" : "f1f952db82fa192b393dde4e72d6ae68db25457ef25b44b23524d4bcc8ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c4",
        "transactionid" : 863782,
        "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085784000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085784734563071,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 451,
        "sysdate" : 1649085784000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085784734563071,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "Excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "FirstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ..."
    }, {
      "title" : "Other UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "firstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Other UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "m9azojLnñSyGcf6w",
        "urihash" : "m9azojLnñSyGcf6w",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "af3e76fa632d8200df2d0074031ba5f97dd3d58b9a72d245c19c453f13f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c8",
        "transactionid" : 863782,
        "title" : "Other UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781074039321,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 1531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 1531,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781074039321,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Other UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "Excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "FirstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented."
    }, {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "2eXhkGE0tOcm2hxf",
        "urihash" : "2eXhkGE0tOcm2hxf",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085776000,
        "permanentid" : "a6da01c095fbc2f98815fb86c9f6b888353d17a5ac8c6af23eec8619faf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c5",
        "transactionid" : 863782,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085776082841904,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 610,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 610,
        "sysdate" : 1649085776000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085776082841904,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    } ],
    "totalNumberOfChildResults" : 197,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Appendices ",
      "document_number" : "101111",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465155",
      "sysurihash" : "NFA1RbddEPzAdJhz",
      "urihash" : "NFA1RbddEPzAdJhz",
      "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1572637681000,
      "topparentid" : 3465155,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814639000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465155,
      "parentitem" : "5e859c6fa57aac7b03f73105",
      "documenttype" : "html",
      "isattachment" : "3465155",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085784000,
      "permanentid" : "d57d2c0ca4bb4c9b4f06805cd170d0edd1ee2ad0d5e1b55ede1c2229ca1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c74a57aac7b03f732c3",
      "transactionid" : 863782,
      "title" : "Appendices ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649085784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101111:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085784825450398,
      "sysisattachment" : "3465155",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465155,
      "size" : 256,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085630900,
      "syssize" : 256,
      "sysdate" : 1649085784000,
      "haslayout" : "1",
      "topparent" : "3465155",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465155,
      "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101111/0101/appendices?lang=en",
      "modified" : 1636547036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085784825450398,
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "syscollection" : "default"
    },
    "Title" : "Appendices",
    "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "Excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "FirstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
  }, {
    "title" : "MTB-M33 Discovery",
    "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "firstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "XzaBIyASñ2E2LP9L",
        "urihash" : "XzaBIyASñ2E2LP9L",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085686000,
        "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31ce",
        "transactionid" : 863780,
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085686109800626,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 4217,
        "sysdate" : 1649085686000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085686109800626,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "firstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "f5Dg42elmlrmbtIe",
        "urihash" : "f5Dg42elmlrmbtIe",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085783000,
        "permanentid" : "4a78286f37f5ac8c4eab7fbd6c43289154a491cab84b0adf2cf5d28d97e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e0",
        "transactionid" : 863782,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085783000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085783246022031,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 111,
        "sysdate" : 1649085783000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085783000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085783246022031,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "Excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "FirstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33"
    }, {
      "title" : "Trace Disable Programming Sequence",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "firstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace Disable Programming Sequence ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Ni0cVImGq8BKf9ðW",
        "urihash" : "Ni0cVImGq8BKf9ðW",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "d6657ec67d57f921f3de8ebb586bfce0b135c226c5e0007964c6adb91c39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31f9",
        "transactionid" : 863782,
        "title" : "Trace Disable Programming Sequence ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781803194384,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 551,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781803194384,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "syscollection" : "default"
      },
      "Title" : "Trace Disable Programming Sequence",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "Excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "FirstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ..."
    }, {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "firstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Dp3uhgjtvfCUjHyD",
        "urihash" : "Dp3uhgjtvfCUjHyD",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "concepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "4f2674ef10b6206f9537ce86bd2bab9cd664c46c2668cbbbb17cdd027c18",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e1",
        "transactionid" : 863782,
        "title" : "AHB slave interface ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781693150923,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 1099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 1099,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781693150923,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "FirstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MTB-M33 Discovery ",
      "document_number" : "100231",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443027",
      "sysurihash" : "H3UðuJmXDXScuraa",
      "urihash" : "H3UðuJmXDXScuraa",
      "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1495100722000,
      "topparentid" : 3443027,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223949000,
      "sysconcepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443027,
      "parentitem" : "5e7c990d7158f500bd5c31ce",
      "concepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "documenttype" : "html",
      "isattachment" : "3443027",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085783000,
      "permanentid" : "1b6e616bf93ff44cd482d8f320bb6101378474e110247b5f5651edce1a4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990d7158f500bd5c31f7",
      "transactionid" : 863782,
      "title" : "MTB-M33 Discovery ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649085783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100231:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085783273986360,
      "sysisattachment" : "3443027",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443027,
      "size" : 1541,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085632693,
      "syssize" : 1541,
      "sysdate" : 1649085783000,
      "haslayout" : "1",
      "topparent" : "3443027",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443027,
      "content_description" : "This book is for the MTB-M33.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "modified" : 1636098687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085783273986360,
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "syscollection" : "default"
    },
    "Title" : "MTB-M33 Discovery",
    "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "Excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "FirstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ..."
  }, {
    "title" : "Timing",
    "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "firstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "JcmY2dlwSfpgLnnW",
        "urihash" : "JcmY2dlwSfpgLnnW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "dba2735cfa93d41e2c5380c5556be1fa04bcac43a5db61f502ead07e21d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f09",
        "transactionid" : 861294,
        "title" : "Introduction ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246703188899,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 221,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246703188899,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ..."
    }, {
      "title" : "About the L220 MBIST Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "firstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the L220 MBIST Controller ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "DcmDAzc5PdSfSDcñ",
        "urihash" : "DcmDAzc5PdSfSDcñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "e9e21882f1d65ea4ad72c12e3085fccd492d40d57ecf87e628515fa04cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f0a",
        "transactionid" : 861294,
        "title" : "About the L220 MBIST Controller ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246642120562,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 1290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 1290,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246642120562,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "syscollection" : "default"
      },
      "Title" : "About the L220 MBIST Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "Excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "FirstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ..."
    }, {
      "title" : "Data seed field, MBIR[19:16]",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "firstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Data seed field, MBIR[19:16] ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "bQðFXdpIZuqLvhvG",
        "urihash" : "bQðFXdpIZuqLvhvG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "f172c3d79d1f20e77ada8ed9a8eff1b803ea5e15e559caaa3ca4d163fab8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f3f",
        "transactionid" : 861294,
        "title" : "Data seed field, MBIR[19:16] ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246394161632,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239027,
        "syssize" : 700,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246394161632,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "syscollection" : "default"
      },
      "Title" : "Data seed field, MBIR[19:16]",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "Excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "FirstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ..."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Timing ",
      "document_number" : "ddi0330",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499415",
      "sysurihash" : "17MSgBSofMVñðmKl",
      "urihash" : "17MSgBSofMVñðmKl",
      "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "systransactionid" : 861294,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172755857000,
      "topparentid" : 3499415,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377294000,
      "sysconcepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499415,
      "parentitem" : "5e8e324e88295d1e18d38ee4",
      "concepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "documenttype" : "html",
      "isattachment" : "3499415",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719247000,
      "permanentid" : "8a409c38f7efae203737a98915c319ebddbe85b015b402e588042c3e1186",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e324f88295d1e18d38f12",
      "transactionid" : 861294,
      "title" : "Timing ",
      "products" : [ "L220 L2 Cache Controller" ],
      "date" : 1648719247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0330:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719247447056422,
      "sysisattachment" : "3499415",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499415,
      "size" : 3299,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719239058,
      "syssize" : 3299,
      "sysdate" : 1648719247000,
      "haslayout" : "1",
      "topparent" : "3499415",
      "label_version" : "r1p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499415,
      "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
      "wordcount" : 209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "modified" : 1639043291000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719247447056422,
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "syscollection" : "default"
    },
    "Title" : "Timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "Excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "FirstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ..."
  }, {
    "title" : "AArch64 Debug register summary",
    "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "excerpt" : "AArch64 Debug register summary",
    "firstSentences" : "AArch64 Debug register summary",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX2 Core",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexX2  Core ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "dfLv6WkkeJpv05Vt",
        "urihash" : "dfLv6WkkeJpv05Vt",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d8f76bb7f0e683c35d0",
        "transactionid" : 863758,
        "title" : "Arm  CortexX2  Core ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544263633530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4822,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 4822,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544263633530,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX2 Core",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "ñV4HR5siAKzkVYgb",
        "urihash" : "ñV4HR5siAKzkVYgb",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "1ffbf2759665d4ea13fc5dc77c84ce8eb71ab865dbed7f5b9bc7e38f0a6c",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b2",
        "transactionid" : 861292,
        "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200199627660,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200199627660,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "fðWGiBFVñQt42UFð",
        "urihash" : "fðWGiBFVñQt42UFð",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "baa20e47f01236caed7eafb95c002c98c861650b3bde53efbc7c1638fe87",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b0",
        "transactionid" : 861292,
        "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200112165342,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200112165342,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "4nbjGbvcYTTXhZQe",
        "urihash" : "4nbjGbvcYTTXhZQe",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719199000,
        "permanentid" : "43581faf2e97efb167572aa666a9fe50834f2567065c1599a7817cf2eceb",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b1",
        "transactionid" : 861292,
        "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719199000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719199791056555,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719199000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719199000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719199791056555,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ..."
    } ],
    "totalNumberOfChildResults" : 362,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AArch64 Debug register summary ",
      "document_number" : "101803",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045505",
      "sysurihash" : "A0Yogt6L0zcñASV5",
      "urihash" : "A0Yogt6L0zcñASV5",
      "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "systransactionid" : 861292,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1639094400000,
      "topparentid" : 5045505,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639591311000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
      "attachmentparentid" : 5045505,
      "parentitem" : "61ba2d8f76bb7f0e683c35d0",
      "documenttype" : "html",
      "isattachment" : "5045505",
      "sysindexeddate" : 1648719201000,
      "permanentid" : "aaf8d95e644a81aa145164f04dba6c3def03d7a4bae5e994c91ea8b7c966",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d9476bb7f0e683c3682",
      "transactionid" : 861292,
      "title" : "AArch64 Debug register summary ",
      "products" : [ "Cortex-X2" ],
      "date" : 1648719201000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101803:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719201130158796,
      "sysisattachment" : "5045505",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045505,
      "size" : 32,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719168600,
      "syssize" : 32,
      "sysdate" : 1648719201000,
      "haslayout" : "1",
      "topparent" : "5045505",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045505,
      "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 4,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
      "document_revision" : "0201-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719201000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "modified" : 1639591311000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719201130158796,
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Debug register summary",
    "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "Excerpt" : "AArch64 Debug register summary",
    "FirstSentences" : "AArch64 Debug register summary"
  }, {
    "title" : "Disable interrupts",
    "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "firstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "IVNgoXlkgVB7qCuB",
        "urihash" : "IVNgoXlkgVB7qCuB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085548000,
        "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3603fd977155116a8e1e",
        "transactionid" : 863777,
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085548333594964,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 2029,
        "sysdate" : 1649085548000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085548333594964,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Enable interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "firstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enable interrupts ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "XMeDztxEvUñmI8CZ",
        "urihash" : "XMeDztxEvUñmI8CZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085733000,
        "permanentid" : "bbd96e19ef1fed68933cafd38f7bb19c6469d327792a0234a254c2f77fef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e64",
        "transactionid" : 863781,
        "title" : "Enable interrupts ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085733276732509,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 409,
        "sysdate" : 1649085733000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085733276732509,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Enable interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "Excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "FirstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ..."
    }, {
      "title" : "Example Code",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "firstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Code ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "m63x2quCkUðWM6cJ",
        "urihash" : "m63x2quCkUðWM6cJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "1b16b6e91087cae1b77d37bae37006643e053a1e3b848cd1f9750d667b71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e62",
        "transactionid" : 863781,
        "title" : "Example Code ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708851348492,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 236,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708851348492,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "syscollection" : "default"
      },
      "Title" : "Example Code",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "Excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "FirstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ..."
    }, {
      "title" : "FIQ interrupt handler",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "firstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIQ interrupt handler ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "PujgñkRhl3UlvXwE",
        "urihash" : "PujgñkRhl3UlvXwE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "ca44056df2c1874fe3b952bda335723d943c669627aabb8c92f0baff1b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e6a",
        "transactionid" : 863781,
        "title" : "FIQ interrupt handler ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708822403805,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 351,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708822403805,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt handler",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "Excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "FirstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Disable interrupts ",
      "document_number" : "ddi0181",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503168",
      "sysurihash" : "5ALjcG5V3gðybUx8",
      "urihash" : "5ALjcG5V3gðybUx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158954527000,
      "topparentid" : 3503168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378243000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3503168,
      "parentitem" : "5e8e3603fd977155116a8e1e",
      "documenttype" : "html",
      "isattachment" : "3503168",
      "sysindexeddate" : 1649085733000,
      "permanentid" : "ce9fb504c56559c7208dfebc059446b18b1485bb57054eb36c136fb2442a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3604fd977155116a8e65",
      "transactionid" : 863781,
      "title" : "Disable interrupts ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649085733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0181:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085733544635454,
      "sysisattachment" : "3503168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503168,
      "size" : 250,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085497347,
      "syssize" : 250,
      "sysdate" : 1649085733000,
      "haslayout" : "1",
      "topparent" : "3503168",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503168,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085733000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "modified" : 1638975117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085733544635454,
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "syscollection" : "default"
    },
    "Title" : "Disable interrupts",
    "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "Excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "FirstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ..."
  }, {
    "title" : "EmbeddedICE-RT logic",
    "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "firstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "SCAN_N (b0010)",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "firstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SCAN_N (b0010) ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "TDXQjbJ214nkwSGP",
        "urihash" : "TDXQjbJ214nkwSGP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "28e7e0760aab37ea0124934511bebf3d2c197b9240e98b0558e1c614bb74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab211",
        "transactionid" : 861291,
        "title" : "SCAN_N (b0010) ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149524495451,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141009,
        "syssize" : 643,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149524495451,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "syscollection" : "default"
      },
      "Title" : "SCAN_N (b0010)",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "Excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "FirstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ..."
    }, {
      "title" : "Debug control register",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "firstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug control register ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "0clñTA8FESDvob2v",
        "urihash" : "0clñTA8FESDvob2v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "b3bd2f8a44f449ca2dc0269e93ce34231ef8e839011afffbea00fd161685",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a7fd977155116ab232",
        "transactionid" : 861291,
        "title" : "Debug control register ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149484770120,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 2424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141027,
        "syssize" : 2424,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149484770120,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "syscollection" : "default"
      },
      "Title" : "Debug control register",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "Excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "FirstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ..."
    }, {
      "title" : "Interrupt sensitivity",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "firstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt sensitivity ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "ZamjpD9kwOjGWfUo",
        "urihash" : "ZamjpD9kwOjGWfUo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing parameters ; sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing parameters ; sensitivity",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "724e24a91a5ebb739fdafd798cd9a0f94944b15074393fa63599dc7efa64",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1fb",
        "transactionid" : 861291,
        "title" : "Interrupt sensitivity ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149461724516,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141057,
        "syssize" : 383,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149461724516,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "syscollection" : "default"
      },
      "Title" : "Interrupt sensitivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "Excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "FirstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ..."
    } ],
    "totalNumberOfChildResults" : 249,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "EmbeddedICE-RT logic ",
      "document_number" : "ddi0214",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511026",
      "sysurihash" : "RGs9wB1PBaAbLcLy",
      "urihash" : "RGs9wB1PBaAbLcLy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "systransactionid" : 861291,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158929155000,
      "topparentid" : 3511026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382245000,
      "sysconcepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3511026,
      "parentitem" : "5e8e45a5fd977155116ab13d",
      "concepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "documenttype" : "html",
      "isattachment" : "3511026",
      "sysindexeddate" : 1648719149000,
      "permanentid" : "3b35a6b1651f9fabe48214cb965a420b2427ca685b208f51334a3e0062ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e45a7fd977155116ab22d",
      "transactionid" : 861291,
      "title" : "EmbeddedICE-RT logic ",
      "products" : [ "Arm7" ],
      "date" : 1648719149000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0214:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719149525887963,
      "sysisattachment" : "3511026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511026,
      "size" : 1105,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719141027,
      "syssize" : 1105,
      "sysdate" : 1648719149000,
      "haslayout" : "1",
      "topparent" : "3511026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511026,
      "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719149000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "modified" : 1645014077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719149525887963,
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "syscollection" : "default"
    },
    "Title" : "EmbeddedICE-RT logic",
    "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "Excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "FirstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "TGZvbiHsT4KZbzCr",
        "urihash" : "TGZvbiHsT4KZbzCr",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f0b",
        "transactionid" : 861216,
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495757281112,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 4657,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495757281112,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "vdjeññZ0uwLpaOEL",
        "urihash" : "vdjeññZ0uwLpaOEL",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb008818f6ac38353062c1c6340320856ae47c6eb5c98f1f28681ec0f4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f11",
        "transactionid" : 861216,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498318571729,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 906,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 906,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498318571729,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "firstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "a8jlfEQMWf8sRhXj",
        "urihash" : "a8jlfEQMWf8sRhXj",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb7e1149d278e7183767b521a542ce5288cebf9fe30cc3b7dae368cd1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f17",
        "transactionid" : 861216,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498206084802,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 2788,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498206084802,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "FirstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "ZF2W3M3n9CBCWsul",
        "urihash" : "ZF2W3M3n9CBCWsul",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "ae0141f6c7a32297b5dcc50c8fcf3cfef5494b27fa8cba02f45eebeca3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f16",
        "transactionid" : 861216,
        "title" : "Register summary ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498207107327,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 584,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/Register-summary?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498207107327,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100801",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4868609",
      "sysurihash" : "iVGkphwGvMzVfgcG",
      "urihash" : "iVGkphwGvMzVfgcG",
      "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1595679965000,
      "topparentid" : 4868609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598974885000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 4868609,
      "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
      "documenttype" : "html",
      "isattachment" : "4868609",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715498000,
      "permanentid" : "370c8aa40db29441303f0351e84388e87eff25078542fb70769940a10c4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e6ba5ca7b6a3399377f10",
      "transactionid" : 861216,
      "title" : "Functional description ",
      "products" : [ "Cortex-A76" ],
      "date" : 1648715498000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100801:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715498348126106,
      "sysisattachment" : "4868609",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4868609,
      "size" : 206,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492533,
      "syssize" : 206,
      "sysdate" : 1648715498000,
      "haslayout" : "1",
      "topparent" : "4868609",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4868609,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715498000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100801/0401/Functional-description?lang=en",
      "modified" : 1636452621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715498348126106,
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "MhYDZwwK0QJRJmGð",
        "urihash" : "MhYDZwwK0QJRJmGð",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
        "systransactionid" : 932251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1659519552000,
        "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71160a93e65927c7bb6",
        "transactionid" : 932251,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519552324777943,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519523980,
        "syssize" : 4379,
        "sysdate" : 1659519552000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519552000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659519552324777943,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Error response",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "firstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Error response ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "HtYvh2fBFDL5V61U",
        "urihash" : "HtYvh2fBFDL5V61U",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "error response ; slave interface ; CoreSight SoC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "error response ; slave interface ; CoreSight SoC",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "415a426b6e0b87c411c81b3d2ab5383487da73ae4da9260a4608dd803748",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd4",
        "transactionid" : 785876,
        "title" : "Error response ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940117734931,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 313,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940117734931,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "syscollection" : "default"
      },
      "Title" : "Error response",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "Excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "FirstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ..."
    }, {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "firstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "OxSDZl9lyeTxYfcf",
        "urihash" : "OxSDZl9lyeTxYfcf",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "dcc8d6973f48b4e0c076dc54b2a42a2194cedefceeec42530b33d2d056e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd7",
        "transactionid" : 785876,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940041643906,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 801,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940041643906,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "FirstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ..."
    }, {
      "title" : "TPIU pattern generator",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "firstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TPIU pattern generator ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "hsQvLIAwL5VL3dxA",
        "urihash" : "hsQvLIAwL5VL3dxA",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "414b29ee78db13783644ee04a22f64b0b3f1982dc0417f88cda5a00ba3e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bf3",
        "transactionid" : 785876,
        "title" : "TPIU pattern generator ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940012125345,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 3843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 3843,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940012125345,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "syscollection" : "default"
      },
      "Title" : "TPIU pattern generator",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "Excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "FirstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3849123",
      "sysauthor" : "ARM",
      "sysurihash" : "LMPs6WYXyMJin98c",
      "urihash" : "LMPs6WYXyMJin98c",
      "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components, CoreSight SoC-600M",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596801392000,
      "topparentid" : 3849123,
      "numberofpages" : 584,
      "sysconcepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 3849123,
      "parentitem" : "5f36a71160a93e65927c7bb6",
      "concepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3849123",
      "sysindexeddate" : 1648715476000,
      "permanentid" : "921f4b2de962b25cd735c4b2093f9ff72fcb0cea5e1fb33bec8b8ff2a3aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36a71560a93e65927c7dcb",
      "transactionid" : 861216,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System Components.",
      "date" : 1648715475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715475904294412,
      "sysisattachment" : "3849123",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3849123,
      "size" : 3082265,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715451951,
      "syssubject" : "This book describes the CoreSight SoC-600M System Components.",
      "syssize" : 3082265,
      "sysdate" : 1648715475000,
      "topparent" : "3849123",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3849123,
      "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
      "wordcount" : 3622,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715476000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715475904294412,
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8Lñgr9nD78mk6AB",
        "urihash" : "L8Lñgr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoðnbZNKYTbIQ",
      "urihash" : "bcegoðnbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ..."
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHðb2xTkzfN",
        "urihash" : "mVSGORHðb2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBðlOw2S4",
      "urihash" : "0B0xZw7aBðlOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfðvY4el",
        "urihash" : "8Nn9gxULKfðvY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright © ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright ©€2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "DC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "firstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    },
    "childResults" : [ {
      "title" : "AC and DC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "firstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC and DC Parameters ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "VCEbMR1XN7Bd5ZF5",
        "urihash" : "VCEbMR1XN7Bd5ZF5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "documenttype" : "html",
        "isattachment" : "3506474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085423000,
        "permanentid" : "688e65fbc1b1c4aaf1a204e80d170def74ed92a2b2e9bcb0f2cfebace003",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a079ff4c392c0ff772",
        "transactionid" : 863774,
        "title" : "AC and DC Parameters ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085423000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085423036956192,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 206,
        "sysdate" : 1649085423000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085423000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085423036956192,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "syscollection" : "default"
      },
      "Title" : "AC and DC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "Excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "FirstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ..."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "firstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "VFb5jqOkM3APagUn",
        "urihash" : "VFb5jqOkM3APagUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "systransactionid" : 863773,
        "copyright" : "Copyright © 2001, 2004 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "numberofpages" : 286,
        "sysconcepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "documenttype" : "pdf",
        "isattachment" : "3506474",
        "sysindexeddate" : 1649085340000,
        "permanentid" : "0fe72a4ecb978fe562101447910823ddccc7857bf71b08c2152b590f858a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a179ff4c392c0ff819",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "date" : 1649085339000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085339662416180,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 1669749,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085306706,
        "syssize" : 1669749,
        "sysdate" : 1649085339000,
        "topparent" : "3506474",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 2847,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085340000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085339662416180,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "Excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "FirstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    } ],
    "totalNumberOfChildResults" : 202,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DC parameters ",
      "document_number" : "ddi0210",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506474",
      "sysurihash" : "m4ux4ðr8jGTRECkL",
      "urihash" : "m4ux4ðr8jGTRECkL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "systransactionid" : 863774,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1158928918000,
      "topparentid" : 3506474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598523038000,
      "sysconcepts" : "maximum ratings ; supplier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3506474,
      "parentitem" : "5f47869e79ff4c392c0ff6dc",
      "concepts" : "maximum ratings ; supplier",
      "documenttype" : "html",
      "isattachment" : "3506474",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085423000,
      "permanentid" : "0d790a141a4d7e7bc22d5e5615772449bb43ed4510479ce44c04a8abd321",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4786a079ff4c392c0ff775",
      "transactionid" : 863774,
      "title" : "DC parameters ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649085423000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0210:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085423095202409,
      "sysisattachment" : "3506474",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506474,
      "size" : 116,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085303275,
      "syssize" : 116,
      "sysdate" : 1649085423000,
      "haslayout" : "1",
      "topparent" : "3506474",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506474,
      "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085423000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "modified" : 1645013596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085423095202409,
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "syscollection" : "default"
    },
    "Title" : "DC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "Excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "FirstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "firstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "hTmrk12nc0oelp2x",
        "urihash" : "hTmrk12nc0oelp2x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762031",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317281388229,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 4026,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 266,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317281388229,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "Z5onyT1XSrTFfSVS",
        "urihash" : "Z5onyT1XSrTFfSVS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "186d34191250622635449192b88e8343054530a7d98bf1258e02de087758",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762106",
        "transactionid" : 861213,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318867571583,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 272,
        "sysdate" : 1648715318000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/example-programming-sequences?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318867571583,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    }, {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "firstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "XYfFHEARoKCjKlG2",
        "urihash" : "XYfFHEARoKCjKlG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "keywords" : "CoreSight for Cortex-M, Micro Trace Buffer (MTB), CoreSight, On-chip Debug & Trace",
        "systransactionid" : 861213,
        "copyright" : "Copyright ©€2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "numberofpages" : 58,
        "sysconcepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "documenttype" : "pdf",
        "isattachment" : "3527814",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "dc72db3d1f931b37906ccdcbdd81de6bfbef18a0bb60c902f5b2f0aa9a1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762125",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "subject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318779472326,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 560711,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715268961,
        "syssubject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "syssize" : 560711,
        "sysdate" : 1648715318000,
        "topparent" : "3527814",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 1273,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318779472326,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "FirstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "firstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "GQoxFPVYe4LilMcg",
        "urihash" : "GQoxFPVYe4LilMcg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "packet format",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "packet format",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "89767494ca589d6bb7c9a742d2b414455125d549ed8bb6353c9cbf3b832c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b16087620b4",
        "transactionid" : 861213,
        "title" : "Operation ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317568325171,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 172,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/functional-description/operation?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317568325171,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "Excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "FirstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23"
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0564",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3527814",
      "sysurihash" : "rzqBhcZUErjtzgfb",
      "urihash" : "rzqBhcZUErjtzgfb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1479763413000,
      "topparentid" : 3527814,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "functionality ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3527814,
      "parentitem" : "5e90936ec8052b1608762031",
      "concepts" : "functionality ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3527814",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715321000,
      "permanentid" : "5333f730ff4618cfed0430bd9f7de1e31685c97557356ca43e2a8832ad27",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b1608762077",
      "transactionid" : 861213,
      "title" : "Functional description ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648715320000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0564:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715320473758892,
      "sysisattachment" : "3527814",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3527814,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715267305,
      "syssize" : 200,
      "sysdate" : 1648715320000,
      "haslayout" : "1",
      "topparent" : "3527814",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3527814,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715321000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0564/c/functional-description?lang=en",
      "modified" : 1639141004000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715320473758892,
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "Excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "FirstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ..."
  }, {
    "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "firstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "MSg2n8PSuKxv9zqz",
        "urihash" : "MSg2n8PSuKxv9zqz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ARM Glossary ; meaning ; industry standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ARM Glossary ; meaning ; industry standard",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "2cc2c46449ad63553b171a6bf300452ef9a1faed545a22fdf17d66d5d479",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a886db15673561aa9db",
        "transactionid" : 863771,
        "title" : "Glossary ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244552729414,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996739,
        "syssize" : 298,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244552729414,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "Excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "FirstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ..."
    }, {
      "title" : "Integration Test Input Register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "firstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integration Test Input Register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "QDDkECHtSiVe5TVQ",
        "urihash" : "QDDkECHtSiVe5TVQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "fa4fba9a37a250d42daa93987957bd0ccd326b45faf536ba35b78ac43328",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa37",
        "transactionid" : 863771,
        "title" : "Integration Test Input Register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244516783038,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996707,
        "syssize" : 640,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244516783038,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Test Input Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "Excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "FirstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ..."
    }, {
      "title" : "Performance Monitor Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "firstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Performance Monitor Authentication Status register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "pLjnTmxV8JbmFP1Q",
        "urihash" : "pLjnTmxV8JbmFP1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "a4eeb65b846e43e3343d4c77f3e21cf4d4be3315432112b44f3efc2fda21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa47",
        "transactionid" : 863771,
        "title" : "Performance Monitor Authentication Status register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244484442001,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 1675,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996694,
        "syssize" : 1675,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244484442001,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitor Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "Excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "FirstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0472",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992074",
      "sysurihash" : "5xS3eðDcAbiOooC0",
      "urihash" : "5xS3eðDcAbiOooC0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1395320951000,
      "topparentid" : 4992074,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586436744000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085244000,
      "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f1a886db15673561aa9c5",
      "transactionid" : 863771,
      "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-400" ],
      "date" : 1649085244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0472:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085244590962068,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084996754,
      "syssize" : 1835,
      "sysdate" : 1649085244000,
      "haslayout" : "1",
      "topparent" : "4992074",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992074,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0472/b/?lang=en",
      "modified" : 1639133676000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085244590962068,
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "firstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Byte lane control",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "firstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Byte lane control ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "OGñ94ðXa0fWB4BCX",
        "urihash" : "OGñ94ðXa0fWB4BCX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085124000,
        "permanentid" : "af007a40e362fd17490423a1cf1198252ef3026b3cc087cb3f17cf600aa3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3f5",
        "transactionid" : 863769,
        "title" : "Byte lane control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085124319588321,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 1097,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 1097,
        "sysdate" : 1649085124000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085124319588321,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "syscollection" : "default"
      },
      "Title" : "Byte lane control",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "Excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "FirstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "5ADmNpgsKVZSqZoT",
        "urihash" : "5ADmNpgsKVZSqZoT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "bf3ffd0b410e4c513a8bbb60cf503841b99882887c3a7ad93e4bb27d867f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3c5",
        "transactionid" : 863769,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121462995995,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 541,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121462995995,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ..."
    }, {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    } ],
    "totalNumberOfChildResults" : 56,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "document_number" : "ddi0203",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508206",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hYcqJebtgXIyukqi",
      "urihash" : "hYcqJebtgXIyukqi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "systransactionid" : 863769,
      "copyright" : "Copyright © 2001-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158260557000,
      "topparentid" : 3508206,
      "numberofpages" : 120,
      "sysconcepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3508206,
      "parentitem" : "5e8e3f99fd977155116aa391",
      "concepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "documenttype" : "pdf",
      "isattachment" : "3508206",
      "sysindexeddate" : 1649085126000,
      "permanentid" : "9df9625d5679bd612b56d39c90a8ac1086197661fa8bd047f0defccbf7a7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3f9afd977155116aa461",
      "transactionid" : 863769,
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "date" : 1649085126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0203:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085126719014149,
      "sysisattachment" : "3508206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508206,
      "size" : 862934,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084995897,
      "syssize" : 862934,
      "sysdate" : 1649085126000,
      "topparent" : "3508206",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3508206,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
      "wordcount" : 1757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085126719014149,
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "Excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ..."
  }, {
    "title" : "Output ports timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "firstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "3XKcO8BtOzkjSðx2",
        "urihash" : "3XKcO8BtOzkjSðx2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "69dfd977ea858bdb0b597cc9a431a7b48440517dbb917ab4b36a9e21bee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34983",
        "transactionid" : 861211,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177492857076,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 993,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177492857076,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Conditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "firstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Conditional instructions ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "7Mðp0rJuRxKpDBij",
        "urihash" : "7Mðp0rJuRxKpDBij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "b3455af15be39f4c3d10b8255162672a32bf5072c513f71fc97bb705f2ac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34985",
        "transactionid" : 861211,
        "title" : "Conditional instructions ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177318054564,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 1547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 1547,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177318054564,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Conditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "Excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "FirstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ..."
    } ],
    "totalNumberOfChildResults" : 515,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Output ports timing parameters ",
      "document_number" : "ddi0338",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4980825",
      "sysurihash" : "MrrkjQrPYc1804ð4",
      "urihash" : "MrrkjQrPYc1804ð4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185976033000,
      "topparentid" : 4980825,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368859000,
      "sysconcepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 4980825,
      "parentitem" : "5e8e115b88295d1e18d347b3",
      "concepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "documenttype" : "html",
      "isattachment" : "4980825",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715178000,
      "permanentid" : "699f96c698190d6cfc1f61edf430593b5822b910c946be9d97224fe0adb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e115f88295d1e18d349a8",
      "transactionid" : 861211,
      "title" : "Output ports timing parameters ",
      "products" : [ "Arm11" ],
      "date" : 1648715178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0338:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715178273123486,
      "sysisattachment" : "4980825",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4980825,
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715129879,
      "syssize" : 1035,
      "sysdate" : 1648715178000,
      "haslayout" : "1",
      "topparent" : "4980825",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4980825,
      "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715178000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "modified" : 1639043807000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715178273123486,
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Output ports timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "Excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "FirstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ..."
  }, {
    "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DMA channel prioritization",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "firstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA channel prioritization ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "9uI5SaiNxKE3X9U3",
        "urihash" : "9uI5SaiNxKE3X9U3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "DMA channels ; priority",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "DMA channels ; priority",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "9693b4064292503964c5af516c08999cb9d50f5ba87b310b1934f4eea804",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59c9",
        "transactionid" : 863768,
        "title" : "DMA channel prioritization ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072998579925,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 226,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072998579925,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "syscollection" : "default"
      },
      "Title" : "DMA channel prioritization",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "Excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "FirstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ..."
    }, {
      "title" : "Instruction cache latency",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "firstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Instruction cache latency ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "YOVqb693eOzuly60",
        "urihash" : "YOVqb693eOzuly60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "0e59dc0a551282402016154b390970b296ca335f4cdfbed18d7df9d0441b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59ca",
        "transactionid" : 863768,
        "title" : "Instruction cache latency ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072939002908,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 228,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072939002908,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "syscollection" : "default"
      },
      "Title" : "Instruction cache latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "Excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "FirstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal."
    }, {
      "title" : "How to set the security state for a peripheral request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "firstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "How to set the security state for a peripheral request interface ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "8hxOyAñlqN2Jzjtv",
        "urihash" : "8hxOyAñlqN2Jzjtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "da60bddc555d388697e5a338c1cc3c4fa17b927f3dc72a4e1cee9e82772a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59a2",
        "transactionid" : 863768,
        "title" : "How to set the security state for a peripheral request interface ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072857410101,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 616,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084851992,
        "syssize" : 616,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072857410101,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "syscollection" : "default"
      },
      "Title" : "How to set the security state for a peripheral request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "Excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "FirstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ..."
    } ],
    "totalNumberOfChildResults" : 181,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "document_number" : "ddi0424",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491254",
      "sysurihash" : "3y7p7DxYmjQhXNLV",
      "urihash" : "3y7p7DxYmjQhXNLV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "systransactionid" : 863768,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1343506821000,
      "topparentid" : 3491254,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085075000,
      "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bcfd977155116a594a",
      "transactionid" : 863768,
      "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "products" : [ "CoreLink DMA-330" ],
      "date" : 1649085075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0424:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085075123064682,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1978,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084852009,
      "syssize" : 1978,
      "sysdate" : 1649085075000,
      "haslayout" : "1",
      "topparent" : "3491254",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3491254,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
      "wordcount" : 152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085075000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0424/d/?lang=en",
      "modified" : 1639129798000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085075123064682,
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "firstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "c84XWyXH73EhEkJT",
        "urihash" : "c84XWyXH73EhEkJT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263c88295d1e18d37a79",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821197581020,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 1874,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821197581020,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "On-chip signals",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "firstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "On-chip signals ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "4Zp8MaB1OdL9jx32",
        "urihash" : "4Zp8MaB1OdL9jx32",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "26a2667c07bb47932e0ce6432ced20e98d04d108fdc347dce8513e87fa00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa7",
        "transactionid" : 863766,
        "title" : "On-chip signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084984000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084984990289896,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 346,
        "sysdate" : 1649084984000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084984990289896,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "syscollection" : "default"
      },
      "Title" : "On-chip signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "Excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "FirstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ..."
    }, {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "firstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "ñMKJwOðflmZaNZhk",
        "urihash" : "ñMKJwOðflmZaNZhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "systransactionid" : 863764,
        "copyright" : "Copyright ©€1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "numberofpages" : 40,
        "sysconcepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "documenttype" : "pdf",
        "isattachment" : "3490766",
        "sysindexeddate" : 1649084824000,
        "permanentid" : "80236093817b123cf408846b313650b15a3484adcef8a45df02684f85fbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa9",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "date" : 1649084824000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084824157437956,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 554288,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084812697,
        "syssize" : 554288,
        "sysdate" : 1649084824000,
        "topparent" : "3490766",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 705,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084824000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084824157437956,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "Excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "FirstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ..."
    }, {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "firstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "ARJKoCMhoHVtf4ky",
        "urihash" : "ARJKoCMhoHVtf4ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "APB signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "APB signals",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "e52eef941a2cf558d6bf80112c84fcd423bceae10f065be812c6bc6b0427",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa5",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821249221766,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 368,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821249221766,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "Excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "FirstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060)."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0142",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490766",
      "sysurihash" : "hpdPi9ð1srN5Szi1",
      "urihash" : "hpdPi9ð1srN5Szi1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863766,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206638541000,
      "topparentid" : 3490766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374204000,
      "sysconcepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490766,
      "parentitem" : "5e8e263c88295d1e18d37a79",
      "concepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3490766",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084985000,
      "permanentid" : "49df5a077a3987d1bd0075c6d700a184fa9789ccf3ba18fd9b5fad93f7fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e263d88295d1e18d37aa6",
      "transactionid" : 863766,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649084985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0142:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084985591128170,
      "sysisattachment" : "3490766",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490766,
      "size" : 1236,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084811233,
      "syssize" : 1236,
      "sysdate" : 1649084985000,
      "haslayout" : "1",
      "topparent" : "3490766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490766,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084985000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638973781000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084985591128170,
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "FirstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ..."
  }, {
    "title" : "ARM 946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "firstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    },
    "childResults" : [ {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM 946E-S Technical Reference Manual ",
      "document_number" : "ddi0155",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724269",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uHNb46uaoKFZ5Tjn",
      "urihash" : "uHNb46uaoKFZ5Tjn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "systransactionid" : 863766,
      "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594042234000,
      "topparentid" : 3724269,
      "numberofpages" : 192,
      "sysconcepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3724269,
      "parentitem" : "5f032834cafe527e86f5b8ab",
      "concepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "documenttype" : "pdf",
      "isattachment" : "3724269",
      "sysindexeddate" : 1649084969000,
      "permanentid" : "0524e2bdacf73fecdd9a2943acb172eb492a260ff567e56792f961bd88dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f032835cafe527e86f5b8ad",
      "transactionid" : 863766,
      "title" : "ARM 946E-S Technical Reference Manual ",
      "date" : 1649084968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0155:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084968812481901,
      "sysisattachment" : "3724269",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724269,
      "size" : 1070163,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084886927,
      "syssize" : 1070163,
      "sysdate" : 1649084968000,
      "topparent" : "3724269",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3724269,
      "content_description" : "This document is a reference manual for the ARM946E-S.",
      "wordcount" : 2465,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084969000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084968812481901,
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "Excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "FirstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved."
  }, {
    "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "101560",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466901",
      "sysauthor" : "ARM",
      "sysurihash" : "jldmRzbUiDRwvcWZ",
      "urihash" : "jldmRzbUiDRwvcWZ",
      "sysuri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863764,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244128000,
      "topparentid" : 4466901,
      "numberofpages" : 520,
      "sysconcepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466901,
      "parentitem" : "601aa6beeee5236980d08d2a",
      "concepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4466901",
      "sysindexeddate" : 1649084857000,
      "permanentid" : "54f29d7374e716704af62a3f347650de7105f4b0ce29ead87f16783fb692",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa6beeee5236980d08d2c",
      "transactionid" : 863764,
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "subject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649084856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101560:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084856330769361,
      "sysisattachment" : "4466901",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466901,
      "size" : 2140625,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084838285,
      "syssubject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2140625,
      "sysdate" : 1649084856000,
      "topparent" : "4466901",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466901,
      "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4627,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084857000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084856330769361,
      "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ..."
  }, {
    "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "firstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    },
    "childResults" : [ {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "document_number" : "ddi0439",
      "document_version" : "be",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724186",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V7HsdyY8DbU5HOMq",
      "urihash" : "V7HsdyY8DbU5HOMq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "systransactionid" : 863763,
      "copyright" : "Copyright ©€2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1594038533000,
      "topparentid" : 3724186,
      "numberofpages" : 5,
      "sysconcepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3724186,
      "parentitem" : "5f19dd5220b7cf4bc524d9ac",
      "concepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "documenttype" : "pdf",
      "isattachment" : "3724186",
      "sysindexeddate" : 1649084769000,
      "permanentid" : "e9c76749441a190f609a6188d61a693ce1397ed3d1bdad6ec49d4f86a1af",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19dd5320b7cf4bc524d9ae",
      "transactionid" : 863763,
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "date" : 1649084769000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0439:be:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084769024665370,
      "sysisattachment" : "3724186",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724186,
      "size" : 123503,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084755467,
      "syssize" : 123503,
      "sysdate" : 1649084769000,
      "topparent" : "3724186",
      "author" : "ARM Limited",
      "label_version" : "r0p0 Errata 01",
      "systopparentid" : 3724186,
      "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
      "wordcount" : 309,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084769000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084769024665370,
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "Excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "FirstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ..."
  }, {
    "title" : "Modifying the test program",
    "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "firstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM7 Technical Reference Manual ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "ðwHGdrwoKN24ZVXf",
        "urihash" : "ðwHGdrwoKN24ZVXf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084641000,
        "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38773",
        "transactionid" : 863761,
        "title" : "ETM7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084641877699899,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 2024,
        "sysdate" : 1649084641000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084641877699899,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
    },
    "childResults" : [ {
      "title" : "Aborts",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "firstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Aborts ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "4itph8LCkvtOfXZ1",
        "urihash" : "4itph8LCkvtOfXZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084762000,
        "permanentid" : "b95d8353a1499fb7f3abd96a36f8c3cae93300fcf369023adbb8262b58cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d387b8",
        "transactionid" : 863763,
        "title" : "Aborts ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084762778555132,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 1554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 1554,
        "sysdate" : 1649084762000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084762778555132,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "syscollection" : "default"
      },
      "Title" : "Aborts",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "Excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "FirstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ..."
    }, {
      "title" : "Programming and reading ETM7 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM7 registers ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "D8UdIU5pnWdZg9J9",
        "urihash" : "D8UdIU5pnWdZg9J9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "4137edcbc128a19f548dc39fea37bbba04d517dc40bf391a3b326feb7233",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38782",
        "transactionid" : 863761,
        "title" : "Programming and reading ETM7 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674519092014,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 902,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674519092014,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM7 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "Excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "TAP interface",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "firstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TAP interface ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "2XJzvntP9MðKzq2G",
        "urihash" : "2XJzvntP9MðKzq2G",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084673000,
        "permanentid" : "3e0e99a9a845d683ceda8b611f9e877eb379684f4b511ac5430ca8d31496",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38781",
        "transactionid" : 863761,
        "title" : "TAP interface ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084673000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084673285670863,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 409,
        "sysdate" : 1649084673000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084673285670863,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "syscollection" : "default"
      },
      "Title" : "TAP interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "Excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "FirstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ..."
    } ],
    "totalNumberOfChildResults" : 32,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Modifying the test program ",
      "document_number" : "ddi0158",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496624",
      "sysurihash" : "ñlIZS9qb7OKW4rEd",
      "urihash" : "ñlIZS9qb7OKW4rEd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "systransactionid" : 863763,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176316176000,
      "topparentid" : 3496624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375687000,
      "sysconcepts" : "test program ; environment ; Makefile",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3496624,
      "parentitem" : "5e8e2c0788295d1e18d38773",
      "concepts" : "test program ; environment ; Makefile",
      "documenttype" : "html",
      "isattachment" : "3496624",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084762000,
      "permanentid" : "ccbe2f3efd9d02fef0c80dcb49657d514a15572f44053c1defbd8d3539ee",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0788295d1e18d387b3",
      "transactionid" : 863763,
      "title" : "Modifying the test program ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649084762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0158:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084762827415782,
      "sysisattachment" : "3496624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496624,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084492691,
      "syssize" : 200,
      "sysdate" : 1649084762000,
      "haslayout" : "1",
      "topparent" : "3496624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496624,
      "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084762000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "modified" : 1638974346000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084762827415782,
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "syscollection" : "default"
    },
    "Title" : "Modifying the test program",
    "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "Excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "FirstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ..."
  }, {
    "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "firstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "BnydMQdRnomvE866",
        "urihash" : "BnydMQdRnomvE866",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "636075aeac4904244962c4a5189db9834747346d41398921ea4b155a218f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b46c",
        "transactionid" : 863762,
        "title" : "Functional Description ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735557729675,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467677,
        "syssize" : 329,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/functional-description?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735557729675,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "FirstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ..."
    }, {
      "title" : "Stream to Context registers",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "firstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Stream to Context registers ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "OIFB5cPBWUAkdC5k",
        "urihash" : "OIFB5cPBWUAkdC5k",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "9337c73d120a618e3fabe1c37eaaadd1136afd48c7a8c4636ff7ba7b1d17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b5",
        "transactionid" : 863762,
        "title" : "Stream to Context registers ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735516758226,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 803,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735516758226,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "syscollection" : "default"
      },
      "Title" : "Stream to Context registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "Excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "FirstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ..."
    }, {
      "title" : "Global address space 1",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "firstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global address space 1 ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "XAiñeG5CIy3PXC6y",
        "urihash" : "XAiñeG5CIy3PXC6y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "a1663f0857cbf70b99513c57a97c8975568d9a51335794ffe8fb135e4fbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b8",
        "transactionid" : 863762,
        "title" : "Global address space 1 ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735434611380,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 338,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735434611380,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "syscollection" : "default"
      },
      "Title" : "Global address space 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "Excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "FirstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ..."
    } ],
    "totalNumberOfChildResults" : 106,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0521",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524383",
      "sysurihash" : "BkzPdpY1pFvp2bW4",
      "urihash" : "BkzPdpY1pFvp2bW4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1408436288000,
      "topparentid" : 3524383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531917000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084735000,
      "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b444",
      "transactionid" : 863762,
      "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-401" ],
      "date" : 1649084735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0521:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084735639783209,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1832,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084467677,
      "syssize" : 1832,
      "sysdate" : 1649084735000,
      "haslayout" : "1",
      "topparent" : "3524383",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524383,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0521/b/?lang=en",
      "modified" : 1639139117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084735639783209,
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "firstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Ensuring safety",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "firstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Ensuring safety ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "sKYSI37oCM5FkZ3F",
        "urihash" : "sKYSI37oCM5FkZ3F",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "2c4bee6034e7bc334a811d68c8623f53bff6f2a34dfd5ecbd8fa0f6a346d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e86219e",
        "transactionid" : 863762,
        "title" : "Ensuring safety ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708460076133,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523833,
        "syssize" : 336,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708460076133,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "syscollection" : "default"
      },
      "Title" : "Ensuring safety",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "Excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "FirstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ..."
    }, {
      "title" : "AHBCLKCFG1CLR",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "firstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHBCLKCFG1CLR ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "uð7zhnWJRBSBaBqf",
        "urihash" : "uð7zhnWJRBSBaBqf",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084704000,
        "permanentid" : "353caec644f5ac2aa9476a0511ba7a54edac1258e5b71fa14ff35227669c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de489a3736a0d2e8621cc",
        "transactionid" : 863762,
        "title" : "AHBCLKCFG1CLR ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084704608989429,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523817,
        "syssize" : 1017,
        "sysdate" : 1649084704000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084704608989429,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "syscollection" : "default"
      },
      "Title" : "AHBCLKCFG1CLR",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "Excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "FirstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "document_number" : "100417",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452266",
      "sysauthor" : "ARM",
      "sysurihash" : "u8G3ðYStIg0N0GDh",
      "urihash" : "u8G3ðYStIg0N0GDh",
      "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "keywords" : "iot",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464709263000,
      "topparentid" : 3452266,
      "numberofpages" : 123,
      "sysconcepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
      "attachmentparentid" : 3452266,
      "parentitem" : "5e7de488a3736a0d2e862197",
      "concepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "documenttype" : "pdf",
      "isattachment" : "3452266",
      "sysindexeddate" : 1649084709000,
      "permanentid" : "2131256d971068f7c6601a4f407d37261d2dca10c00764a6faa6c61f4e78",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de489a3736a0d2e862214",
      "transactionid" : 863762,
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "date" : 1649084709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100417:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084709114727697,
      "sysisattachment" : "3452266",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452266,
      "size" : 817766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084526002,
      "syssubject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "syssize" : 817766,
      "sysdate" : 1649084709000,
      "topparent" : "3452266",
      "author" : "ARM",
      "label_version" : "0.0",
      "systopparentid" : 3452266,
      "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "wordcount" : 1881,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084709000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084709114727697,
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "Excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "FirstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ..."
  }, {
    "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "firstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9EJ-S Technical Reference Manual ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "ð7aDaKtQF5RqDIR8",
        "urihash" : "ð7aDaKtQF5RqDIR8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084657000,
        "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476c88295d1e18d3ada4",
        "transactionid" : 863761,
        "title" : "ARM9EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084657336835035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1979,
        "sysdate" : 1649084657000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084657336835035,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Busy-waiting and interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "firstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Busy-waiting and interrupts ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "HfE6QhrIVjM0Kmbw",
        "urihash" : "HfE6QhrIVjM0Kmbw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084699000,
        "permanentid" : "0e0989059b9ef1b06f0016c27a2dc5032813d20b6541f8a690184566a1f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae23",
        "transactionid" : 863762,
        "title" : "Busy-waiting and interrupts ",
        "products" : [ "Arm9" ],
        "date" : 1649084699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084699521280438,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1027,
        "sysdate" : 1649084699000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084699521280438,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Busy-waiting and interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "Excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "FirstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ..."
    }, {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "firstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "QLDst9PJJS3Td6tZ",
        "urihash" : "QLDst9PJJS3Td6tZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084697000,
        "permanentid" : "258cc1ec8e73cb151e6b1823bb4cff49d1bcbce58bd0a66504ba6af7f618",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae18",
        "transactionid" : 863762,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649084697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084697057941702,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 819,
        "sysdate" : 1649084697000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084697057941702,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "FirstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "Z1FSCðZuofjN52FA",
        "urihash" : "Z1FSCðZuofjN52FA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084696000,
        "permanentid" : "9a08ca625a92e2ff9caad40b4b3b57197913eff76cd3615fd9f7fc9b8c3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae1a",
        "transactionid" : 863762,
        "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "products" : [ "Arm9" ],
        "date" : 1649084696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084696354920582,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1472,
        "sysdate" : 1649084696000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084696354920582,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ..."
    } ],
    "totalNumberOfChildResults" : 188,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "document_number" : "ddi0222",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509733",
      "sysurihash" : "wu0uW4GnmmñTCEñQ",
      "urihash" : "wu0uW4GnmmñTCEñQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173267319000,
      "topparentid" : 3509733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382700000,
      "sysconcepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3509733,
      "parentitem" : "5e8e476c88295d1e18d3ada4",
      "concepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "documenttype" : "html",
      "isattachment" : "3509733",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084708000,
      "permanentid" : "e54861494f5a25955f226a35be7cf45c4dbd07525b25a20a851d114e65c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e476d88295d1e18d3ae19",
      "transactionid" : 863762,
      "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "products" : [ "Arm9" ],
      "date" : 1649084708000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0222:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084708485086597,
      "sysisattachment" : "3509733",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509733,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084451735,
      "syssize" : 507,
      "sysdate" : 1649084708000,
      "haslayout" : "1",
      "topparent" : "3509733",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3509733,
      "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084708000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "modified" : 1638976397000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084708485086597,
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "syscollection" : "default"
    },
    "Title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "Excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "FirstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ..."
  }, {
    "title" : "ARM9TDMI AC Characteristics",
    "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "firstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UKMKMswpVgTtlxSi",
        "urihash" : "UKMKMswpVgTtlxSi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "systransactionid" : 861210,
        "copyright" : "Copyright ©€1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "numberofpages" : 144,
        "sysconcepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "documenttype" : "pdf",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715144000,
        "permanentid" : "ce70976d7b3689900243c9986c6463954789b16bdbea03653b91226724cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db588295d1e18d364b7",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "date" : 1648715144000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715144378739886,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 2200532,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715097614,
        "syssize" : 2200532,
        "sysdate" : 1648715144000,
        "topparent" : "3484260",
        "author" : "ARM Limited",
        "label_version" : "0.0",
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 1911,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715144000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715144378739886,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "Excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "FirstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Instruction register",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "firstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Instruction register ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "uFIWEtGO3btpbjRY",
        "urihash" : "uFIWEtGO3btpbjRY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "instruction register ; controller state ; parity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instruction register ; controller state ; parity",
        "documenttype" : "html",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715140000,
        "permanentid" : "06e41d3498eaa919ebd5d6163d919801e289c61fa353d24331ec73d62931",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36457",
        "transactionid" : 861210,
        "title" : "Instruction register ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140960715622,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095178,
        "syssize" : 220,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715140000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140960715622,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "syscollection" : "default"
      },
      "Title" : "Instruction register",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "Excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "FirstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI AC Characteristics ",
      "document_number" : "ddi0091",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484260",
      "sysurihash" : "rFUMUKVlpqñ46uBX",
      "urihash" : "rFUMUKVlpqñ46uBX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1217763467000,
      "topparentid" : 3484260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372020000,
      "sysconcepts" : "timing parameters ; AC Characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3484260,
      "parentitem" : "5e8e1db488295d1e18d36422",
      "concepts" : "timing parameters ; AC Characteristics",
      "documenttype" : "html",
      "isattachment" : "3484260",
      "sysindexeddate" : 1648715145000,
      "permanentid" : "b9d0456b2042313ca1348936cf3fd67e46814791e3cacc318531fc9d2bb6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1db588295d1e18d36485",
      "transactionid" : 861210,
      "title" : "ARM9TDMI AC Characteristics ",
      "products" : [ "Arm9" ],
      "date" : 1648715145000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0091:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715145137598668,
      "sysisattachment" : "3484260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484260,
      "size" : 239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715095239,
      "syssize" : 239,
      "sysdate" : 1648715145000,
      "haslayout" : "1",
      "topparent" : "3484260",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484260,
      "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715145000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "modified" : 1638964501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715145137598668,
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI AC Characteristics",
    "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ..."
  }, {
    "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "firstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "firstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "XqðNKñ70VqPv33k3",
        "urihash" : "XqðNKñ70VqPv33k3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "interfaces ; CoreLink Network ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "concepts" : "interfaces ; CoreLink Network ; subsections",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "70505f8ef831cb9de8b16a047a46a63a7e1d16f257e43e18696d025ab45a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7ba1",
        "transactionid" : 861208,
        "title" : "Interfaces ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063948476318,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 182,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/functional-description/interfaces?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063948476318,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "FirstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "uUEsIG5BSele8Iu2",
        "urihash" : "uUEsIG5BSele8Iu2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "d0106e8cc9fd9d4e9f430883e3a8acf13349ee558085313957ff9f778839",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7b98",
        "transactionid" : 861208,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063919954850,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055105,
        "syssize" : 289,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/introduction?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063919954850,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "document_number" : "ddi0397",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497103",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Yñ9zFN4G2CH7jsYC",
      "urihash" : "Yñ9zFN4G2CH7jsYC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "keywords" : "Interconnect, AXI interconnect, AHB interconnect",
      "systransactionid" : 861208,
      "copyright" : "Copyright ©€2006-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1332338632000,
      "topparentid" : 3497103,
      "numberofpages" : 48,
      "sysconcepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3497103,
      "parentitem" : "5e8e3046fd977155116a7b8a",
      "concepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "documenttype" : "pdf",
      "isattachment" : "3497103",
      "sysindexeddate" : 1648715073000,
      "permanentid" : "e5421b81d937a5ace98fed1c69937c7f2a68eb335a6484a6e8475988bf58",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3047fd977155116a7bda",
      "transactionid" : 861208,
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "date" : 1648715073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0397:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715073624037900,
      "sysisattachment" : "3497103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497103,
      "size" : 474704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715056642,
      "syssubject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "syssize" : 474704,
      "sysdate" : 1648715073000,
      "topparent" : "3497103",
      "author" : "ARM Limited",
      "label_version" : "r2p3",
      "systopparentid" : 3497103,
      "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715073000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715073624037900,
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "Excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "FirstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "firstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "4DGxFF3aN9dunQNJ",
        "urihash" : "4DGxFF3aN9dunQNJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715051000,
        "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abd5",
        "transactionid" : 861208,
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715051000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715051487162166,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4087,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 4087,
        "sysdate" : 1648715051000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715051000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715051487162166,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
    },
    "childResults" : [ {
      "title" : "Low power state behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "firstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low power state behavior ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "j5QMAbDCDrGFzcWs",
        "urihash" : "j5QMAbDCDrGFzcWs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715070000,
        "permanentid" : "38f31953002ca93a499dc0c2af329f6cb29c6f310663ad5e1d39e0f75482",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac09",
        "transactionid" : 861208,
        "title" : "Low power state behavior ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715070358333510,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 847,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 847,
        "sysdate" : 1648715070000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715070358333510,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "syscollection" : "default"
      },
      "Title" : "Low power state behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "Excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "FirstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ..."
    }, {
      "title" : "Micro-architectural exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "firstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Micro-architectural exceptions ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "lauWP9sIPg5Aso0P",
        "urihash" : "lauWP9sIPg5Aso0P",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "fad4535cb243f1f36884a86639e3fac4494457f40ada674a9065ea7a8bde",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac0b",
        "transactionid" : 861208,
        "title" : "Micro-architectural exceptions ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069643958582,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 301,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069643958582,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Micro-architectural exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "Excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "FirstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region."
    }, {
      "title" : "Global timestamping",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "firstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global timestamping ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "IrrSE81fQXCYFmtl",
        "urihash" : "IrrSE81fQXCYFmtl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "d36b407041c2d8e93236d7507d3865c3634d31e61d98e2c08bc4eb86dc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abf9",
        "transactionid" : 861208,
        "title" : "Global timestamping ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069533354160,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 421,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 421,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069533354160,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "syscollection" : "default"
      },
      "Title" : "Global timestamping",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "Excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "FirstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0494",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3518400",
      "sysurihash" : "g8S85nwñalBfVCYA",
      "urihash" : "g8S85nwñalBfVCYA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1440600647000,
      "topparentid" : 3518400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586523645000,
      "sysconcepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
      "attachmentparentid" : 3518400,
      "parentitem" : "5e906dfd8259fe2368e2abd5",
      "concepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "documenttype" : "html",
      "isattachment" : "3518400",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715070000,
      "permanentid" : "be2aaf81c8a4e3b6ea8d64360099b397416fda699dbdc4a4ab6c5ee2d295",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906dfd8259fe2368e2abf5",
      "transactionid" : 861208,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-M7" ],
      "date" : 1648715070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0494:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715070482101034,
      "sysisattachment" : "3518400",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3518400,
      "size" : 185,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715046763,
      "syssize" : 185,
      "sysdate" : 1648715070000,
      "haslayout" : "1",
      "topparent" : "3518400",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3518400,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "modified" : 1639137344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715070482101034,
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "Excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7"
  } ]
}