; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_div_log_ones_like_pow_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 256, !dbg !14
  %10 = srem i32 %8, 16, !dbg !15
  %11 = sdiv i32 %8, 64, !dbg !16
  %12 = sext i32 %8 to i64, !dbg !17
  %13 = getelementptr float, ptr addrspace(1) %1, i64 %12, !dbg !17
  %14 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %13, i1 %9) #2, !dbg !18
  %15 = bitcast i32 %14 to float, !dbg !18
  %16 = shl nsw i32 %11, 6, !dbg !19
  %17 = add i32 %16, %10, !dbg !20
  %18 = sext i32 %17 to i64, !dbg !21
  %19 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !21
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 %9) #2, !dbg !22
  %21 = add i32 %17, 16, !dbg !23
  %22 = sext i32 %21 to i64, !dbg !24
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !24
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %9) #2, !dbg !25
  %25 = add i32 %17, 32, !dbg !26
  %26 = sext i32 %25 to i64, !dbg !27
  %27 = getelementptr float, ptr addrspace(1) %1, i64 %26, !dbg !27
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %9) #2, !dbg !28
  %29 = add i32 %17, 48, !dbg !29
  %30 = sext i32 %29 to i64, !dbg !30
  %31 = getelementptr float, ptr addrspace(1) %1, i64 %30, !dbg !30
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %9) #2, !dbg !31
  %33 = fadd float %15, 1.000000e+00, !dbg !32
  %34 = fmul float %15, %15, !dbg !33
  %35 = fmul float %34, 5.000000e-01, !dbg !34
  %36 = fadd float %33, %35, !dbg !35
  %37 = insertelement <2 x i32> poison, i32 %20, i64 0, !dbg !22
  %38 = insertelement <2 x i32> %37, i32 %24, i64 1, !dbg !22
  %39 = bitcast <2 x i32> %38 to <2 x float>, !dbg !22
  %40 = fadd <2 x float> %39, splat (float 1.000000e+00), !dbg !36
  %41 = fmul <2 x float> %39, %39, !dbg !37
  %42 = fmul <2 x float> %41, splat (float 5.000000e-01), !dbg !38
  %43 = fadd <2 x float> %40, %42, !dbg !39
  %shift = shufflevector <2 x float> %43, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !40
  %44 = fadd <2 x float> %43, %shift, !dbg !40
  %45 = insertelement <2 x i32> poison, i32 %28, i64 0, !dbg !28
  %46 = insertelement <2 x i32> %45, i32 %32, i64 1, !dbg !28
  %47 = bitcast <2 x i32> %46 to <2 x float>, !dbg !28
  %48 = fadd <2 x float> %47, splat (float 1.000000e+00), !dbg !41
  %49 = fmul <2 x float> %47, %47, !dbg !42
  %50 = fmul <2 x float> %49, splat (float 5.000000e-01), !dbg !43
  %51 = fadd <2 x float> %48, %50, !dbg !44
  %52 = fadd <2 x float> %44, %51, !dbg !45
  %shift1 = shufflevector <2 x float> %51, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !46
  %53 = fadd <2 x float> %52, %shift1, !dbg !46
  %54 = extractelement <2 x float> %53, i64 0, !dbg !46
  %55 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %36, float %54) #2, !dbg !47
  %56 = fcmp olt float %55, 0x3810000000000000, !dbg !48
  %57 = fmul float %55, 0x4160000000000000, !dbg !48
  %.02.i = select i1 %56, float %57, float %55, !dbg !48
  %i.i.0.i = select i1 %56, float -2.300000e+01, float 0.000000e+00, !dbg !48
  %58 = bitcast float %.02.i to i32, !dbg !48
  %59 = add i32 %58, -1059760811, !dbg !48
  %60 = and i32 %59, -8388608, !dbg !48
  %61 = sub i32 %58, %60, !dbg !48
  %62 = bitcast i32 %61 to float, !dbg !48
  %63 = sitofp i32 %60 to float, !dbg !48
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not.i = icmp eq i32 %64, 0, !dbg !48
  %65 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %63, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !48
  %66 = tail call float @llvm.nvvm.fma.rn.f(float %63, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !48
  %.08.i = select i1 %.not.i, float %66, float %65, !dbg !48
  %67 = fadd float %62, -1.000000e+00, !dbg !48
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not1.i = icmp eq i32 %68, 0, !dbg !48
  %69 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %67, float 0x3FC2073EC0000000) #2, !dbg !48
  %70 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %67, float 0x3FC2073EC0000000) #2, !dbg !48
  %.010.i = select i1 %.not1.i, float %70, float %69, !dbg !48
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not2.i = icmp eq i32 %71, 0, !dbg !48
  %72 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %67, float 0xBFBF19B980000000) #2, !dbg !48
  %73 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %67, float 0xBFBF19B980000000) #2, !dbg !48
  %.011.i = select i1 %.not2.i, float %73, float %72, !dbg !48
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not3.i = icmp eq i32 %74, 0, !dbg !48
  %75 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %67, float 0x3FC1E52AA0000000) #2, !dbg !48
  %76 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %67, float 0x3FC1E52AA0000000) #2, !dbg !48
  %.012.i = select i1 %.not3.i, float %76, float %75, !dbg !48
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not4.i = icmp eq i32 %77, 0, !dbg !48
  %78 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %67, float 0xBFC55B1720000000) #2, !dbg !48
  %79 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %67, float 0xBFC55B1720000000) #2, !dbg !48
  %.09.i = select i1 %.not4.i, float %79, float %78, !dbg !48
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not5.i = icmp eq i32 %80, 0, !dbg !48
  %81 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %67, float 0x3FC99DA160000000) #2, !dbg !48
  %82 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %67, float 0x3FC99DA160000000) #2, !dbg !48
  %.05.i = select i1 %.not5.i, float %82, float %81, !dbg !48
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not6.i = icmp eq i32 %83, 0, !dbg !48
  %84 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %67, float 0xBFCFFFE440000000) #2, !dbg !48
  %85 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %67, float 0xBFCFFFE440000000) #2, !dbg !48
  %.01.i = select i1 %.not6.i, float %85, float %84, !dbg !48
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not7.i = icmp eq i32 %86, 0, !dbg !48
  %87 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %67, float 0x3FD5554F00000000) #2, !dbg !48
  %88 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %67, float 0x3FD5554F00000000) #2, !dbg !48
  %.0.i = select i1 %.not7.i, float %88, float %87, !dbg !48
  %89 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not8.i = icmp eq i32 %89, 0, !dbg !48
  %90 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %67, float -5.000000e-01) #2, !dbg !48
  %91 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %67, float -5.000000e-01) #2, !dbg !48
  %.07.i = select i1 %.not8.i, float %91, float %90, !dbg !48
  %92 = fmul float %67, %.07.i, !dbg !48
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not9.i = icmp eq i32 %93, 0, !dbg !48
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %92, float %67, float %67) #2, !dbg !48
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %92, float %67, float %67) #2, !dbg !48
  %.06.i = select i1 %.not9.i, float %95, float %94, !dbg !48
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not10.i = icmp eq i32 %96, 0, !dbg !48
  %97 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !48
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !48
  %.04.i = select i1 %.not10.i, float %98, float %97, !dbg !48
  %99 = icmp ugt i32 %58, 2139095039, !dbg !48
  br i1 %99, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !48

__nv_fmaf_rn.exit.i.i:                            ; preds = %3
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !48
  %.not11.i = icmp eq i32 %100, 0, !dbg !48
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !48
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !48
  %.03.i = select i1 %.not11.i, float %102, float %101, !dbg !48
  br label %__nv_logf.exit, !dbg !48

__nv_logf.exit:                                   ; preds = %3, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %3 ], !dbg !48
  %103 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !48
  %r.i.1.i = select i1 %103, float 0xFFF0000000000000, float %r.i.0.i, !dbg !48
  %104 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !49
  %105 = bitcast float %r.i.1.i to i32, !dbg !50
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %105, ptr addrspace(1) %104, i1 %9) #2, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6xje3krxdluzvhdtialwa7vkztuzpjqhjtbs4m7ytbpmo3feorh.py", directory: "inductor_cache/6x")
!4 = !{ptr @triton_poi_fused_add_div_log_ones_like_pow_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_div_log_ones_like_pow_sum_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_div_log_ones_like_pow_sum_0", linkageName: "triton_poi_fused_add_div_log_ones_like_pow_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 38, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 30, scope: !7)
!22 = !DILocation(line: 28, column: 43, scope: !7)
!23 = !DILocation(line: 29, column: 41, scope: !7)
!24 = !DILocation(line: 29, column: 31, scope: !7)
!25 = !DILocation(line: 29, column: 49, scope: !7)
!26 = !DILocation(line: 30, column: 41, scope: !7)
!27 = !DILocation(line: 30, column: 31, scope: !7)
!28 = !DILocation(line: 30, column: 49, scope: !7)
!29 = !DILocation(line: 31, column: 41, scope: !7)
!30 = !DILocation(line: 31, column: 31, scope: !7)
!31 = !DILocation(line: 31, column: 49, scope: !7)
!32 = !DILocation(line: 34, column: 18, scope: !7)
!33 = !DILocation(line: 35, column: 18, scope: !7)
!34 = !DILocation(line: 37, column: 18, scope: !7)
!35 = !DILocation(line: 38, column: 18, scope: !7)
!36 = !DILocation(line: 40, column: 19, scope: !7)
!37 = !DILocation(line: 41, column: 19, scope: !7)
!38 = !DILocation(line: 42, column: 20, scope: !7)
!39 = !DILocation(line: 43, column: 20, scope: !7)
!40 = !DILocation(line: 49, column: 20, scope: !7)
!41 = !DILocation(line: 51, column: 19, scope: !7)
!42 = !DILocation(line: 52, column: 20, scope: !7)
!43 = !DILocation(line: 53, column: 20, scope: !7)
!44 = !DILocation(line: 54, column: 20, scope: !7)
!45 = !DILocation(line: 55, column: 20, scope: !7)
!46 = !DILocation(line: 61, column: 20, scope: !7)
!47 = !DILocation(line: 62, column: 19, scope: !7)
!48 = !DILocation(line: 63, column: 24, scope: !7)
!49 = !DILocation(line: 64, column: 28, scope: !7)
!50 = !DILocation(line: 64, column: 40, scope: !7)
!51 = !DILocation(line: 64, column: 4, scope: !7)
