// Seed: 4000485754
module module_0 (
    input tri0 id_0
    , id_2
);
  bit id_3;
  logic [7:0][-1 : 1  +  1] id_4;
  always_comb @(-1'b0) begin : LABEL_0
    $unsigned(58);
    ;
    id_3 <= 1;
  end
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  parameter id_6 = 1'b0;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
  wire id_7;
  ;
endmodule
