m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Art/Desktop/SystemVerilogSPI/Master/simulation/modelsim
vspi_master
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1555275267
!i10b 1
!s100 0CnCa6]:]65V9NO_[cY822
I`JhRGI<jzUFdCOPfOk<n73
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 spi_master_sv_unit
S1
R0
w1555274966
8C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master.sv
FC:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1555275267.000000
!s107 C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master.sv|
!s90 -reportprogress|300|-work|work|C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master.sv|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vspi_master_testbench
R1
R2
!i10b 1
!s100 V:IjD1Y5KHBo3DRHPAk[=3
IWN14ka3`fQh]Fd>g725Y<2
R3
!s105 spi_master_testbench_sv_unit
S1
R0
w1555275244
8C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master_testbench.sv
FC:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master_testbench.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master_testbench.sv|
!s90 -reportprogress|300|-work|work|C:/Users/Art/Desktop/SystemVerilogSPI/Master/spi_master_testbench.sv|
!i113 1
R6
R7
