<?xml version="1.0" encoding="UTF-8"?>
<MemInfo Version="1" Minor="6">
	<Processor Endianness="Little" InstPath="my_bram">
		<AddressSpace Name="memory" Begin="0" End="16384">
			<BusBlock>
				<BitLane MemType="RAMB36" Placement="X1Y11">
					<DataWidth MSB="31" LSB="0"/>
					<AddressRange Begin="0" End="4095"/>
					<Parity ON="false" NumBits="0"/>
				</BitLane>
				<BitLane MemType="RAMB36" Placement="X1Y12">
					<DataWidth MSB="31" LSB="0"/>
					<AddressRange Begin="0" End="4095"/>
					<Parity ON="false" NumBits="0"/>
				</BitLane>
				<BitLane MemType="RAMB36" Placement="X1Y13">
					<DataWidth MSB="31" LSB="0"/>
					<AddressRange Begin="0" End="4095"/>
					<Parity ON="false" NumBits="0"/>
				</BitLane>
				<BitLane MemType="RAMB36" Placement="X1Y14">
					<DataWidth MSB="31" LSB="0"/>
					<AddressRange Begin="0" End="4095"/>
					<Parity ON="false" NumBits="0"/>
				</BitLane>
			</BusBlock>
		</AddressSpace>
	</Processor>
	<Config>
		<Option Name="Part" Val="xc7a100tcsg324-1"/>
	</Config>
	<DRC>
		<Rule Name="RDADDRCHANGE" Val="false"/>
	</DRC>
</MemInfo>
