Return Statement
################

EndBlock
--------

:class:`pyVHDLParser.Blocks.Generic1.EndOfStatementBlock`

ReturnExpressionBlock
---------------------

:class:`pyVHDLParser.Blocks.Expression.ExpressionBlockEndedBySemicolon`

ReturnBlock
-----------

