Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"122 .\src\peripheral.h
[v _gpio_init `(v ~T0 @X0 0 ef ]
"124
[v _timer0_init `(v ~T0 @X0 0 ef ]
"123
[v _timer1_init `(v ~T0 @X0 0 ef ]
"121
[v _cmp0_init `(v ~T0 @X0 0 ef ]
"132
[v _timer2_init `(v ~T0 @X0 0 ef ]
"20 .\src\task.h
[v _task_init `(v ~T0 @X0 0 ef ]
"14 .\src\cb.h
[v _cb_o `uc ~T0 @X0 0 e ]
"196 .\src\ui.h
[v _ui_id `c ~T0 @X0 0 e ]
"28 .\src\task.h
[v _add_task_id `(c ~T0 @X0 0 ef4`uc`ul`uc`c ]
"22 .\src\bat.h
[v _get_bat `(ui ~T0 @X0 0 ef ]
"7
[s S17 `uc 1 `ui 1 ]
[n S17 _bat dian bat ]
"12
[v _bat `S17 ~T0 @X0 0 e ]
"13 .\src\chrg.h
[v _chrg_num `uc ~T0 @X0 0 e ]
"6 .\src\pwm.h
[s S10 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `ui 1 `ui 1 ]
[n S10 pwm_ duty duty_t adc_ok load_flag dl_t bat_t load_t ]
"24
[v _pwm `S10 ~T0 @X0 0 e ]
"30 .\src\si_mic.h
[v _lowbat_init `uc ~T0 @X0 0 e ]
"16 .\src\cb.h
[v _yd `uc ~T0 @X0 0 e ]
"10 .\src\task.h
[s S1 `uc 1 `ui 1 `ui 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1 task id interval counter active ready maxSuc sucCnt ]
"38
[v _task_list `S1 ~T0 @X0 -> 0 `x e ]
"32 .\src\si_mic.h
[v _si_mic_task `(v ~T0 @X0 0 ef1`*S1 ]
"20 .\src\bat.h
[v _bat_task `(v ~T0 @X0 0 ef1`*S1 ]
"11 .\src\key.h
[v _key_task `(v ~T0 @X0 0 ef1`*S1 ]
"10 .\src\chrg.h
[v _chrg_task `(v ~T0 @X0 0 ef1`*S1 ]
"8 .\src\cb.h
[v _cb_task `(v ~T0 @X0 0 ef1`*S1 ]
"8 .\src\sleep.h
[v _sleep_task `(v ~T0 @X0 0 ef1`*S1 ]
"26 .\src\task.h
[v _find_task `(v ~T0 @X0 0 ef1`*S1 ]
"82 .\src\ui.h
[s S9 `uc 1 `uc 1 ]
[n S9 tim_ui_ cnt ok ]
"193
[v _tim_ui `VS9 ~T0 @X0 0 e ]
"11 .\src\si_mic.h
[s S12 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S12 si_mic_flag_ dl kl dl_zt kl_zt smo_init ]
"27
[v _si_mic_flag `S12 ~T0 @X0 0 e ]
"73 .\src\ui.h
[s S8 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S8 ui__ w1 w2 cnt n ts ]
"192
[v _ui_ld `S8 ~T0 @X0 0 e ]
"25
[s S3 `uc 1 ]
[n S3 . buf ]
"29
[s S4 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S4 . a b c d e f g h ]
"40
[s S5 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S5 . j0 j1 j2 j3 j4 j5 j6 j7 ]
"51
[s S6 :1 `uc 1 :1 `uc 1 ]
[n S6 . j8 j9 ]
"23
[u S2 `S3 1 `S4 1 `S5 1 `S6 1 ]
[n S2 ui_buff_ . . . . ]
"197
[v _ui_buff `VS2 ~T0 @X0 -> 0 `x e ]
"29 .\src\si_mic.h
[v _pw_t `ul ~T0 @X0 0 e ]
"26
[v _pw `uc ~T0 @X0 0 e ]
"18 .\src\tim.h
[s S16 `ui 1 `ui 1 ]
[n S16 tim_cnt_ cnt timercnt ]
"26
[v _tim_cnt `S16 ~T0 @X0 0 e ]
"12
[s S15 `uc 1 ]
[n S15 tim_flag_ timflag ]
"27
[v _tim_flag `S15 ~T0 @X0 0 e ]
[; ;peripheral.h: 121: void cmp0_init(void);
[; ;peripheral.h: 122: void gpio_init(void);
[; ;peripheral.h: 123: void timer1_init(void);
[; ;peripheral.h: 124: void timer0_init(void);
[; ;peripheral.h: 125: unsigned int adc_demo(unsigned char chl);
[; ;peripheral.h: 127: void uart_init(void);
[; ;peripheral.h: 128: void uart_txc(unsigned char c);
[; ;peripheral.h: 129: void uart_txnum(unsigned long p,unsigned char len);
[; ;peripheral.h: 131: void uart_txln(const char * p);
[; ;peripheral.h: 132: void timer2_init(void);
[; ;PS1101.h: 20: extern __nonreentrant void _delay(unsigned long);
"42 .\src\PS1101.h
[v _TOSU `Vuc ~T0 @X0 1 s@4095 ]
[; ;PS1101.h: 42: static volatile unsigned char TOSU @0xfff;
"43
[v _TOSH `Vuc ~T0 @X0 1 s@4094 ]
[; ;PS1101.h: 43: static volatile unsigned char TOSH @0xffe;
"44
[v _TOSL `Vuc ~T0 @X0 1 s@4093 ]
[; ;PS1101.h: 44: static volatile unsigned char TOSL @0xffd;
"45
[v _STKPTR `Vuc ~T0 @X0 1 s@4092 ]
[; ;PS1101.h: 45: static volatile unsigned char STKPTR @0xffc;
"46
[v _PCLATU `Vuc ~T0 @X0 1 s@4091 ]
[; ;PS1101.h: 46: static volatile unsigned char PCLATU @0xffb;
"47
[v _PLCATH `Vuc ~T0 @X0 1 s@4090 ]
[; ;PS1101.h: 47: static volatile unsigned char PLCATH @0xffa;
"48
[v _PCL `Vuc ~T0 @X0 1 s@4089 ]
[; ;PS1101.h: 48: static volatile unsigned char PCL @0xff9;
"49
[v _TBLPTRU `Vuc ~T0 @X0 1 s@4088 ]
[; ;PS1101.h: 49: static volatile unsigned char TBLPTRU @0xff8;
"50
[v _TBLPTRH `Vuc ~T0 @X0 1 s@4087 ]
[; ;PS1101.h: 50: static volatile unsigned char TBLPTRH @0xff7;
"51
[v _TBLPTRL `Vuc ~T0 @X0 1 s@4086 ]
[; ;PS1101.h: 51: static volatile unsigned char TBLPTRL @0xff6;
"52
[v _TABLAT `Vuc ~T0 @X0 1 s@4085 ]
[; ;PS1101.h: 52: static volatile unsigned char TABLAT @0xff5;
"53
[v _PRODH `Vuc ~T0 @X0 1 s@4084 ]
[; ;PS1101.h: 53: static volatile unsigned char PRODH @0xff4;
"54
[v _PRODL `Vuc ~T0 @X0 1 s@4083 ]
[; ;PS1101.h: 54: static volatile unsigned char PRODL @0xff3;
"55
[v _INTCON `Vuc ~T0 @X0 1 s@4082 ]
[; ;PS1101.h: 55: static volatile unsigned char INTCON @0xff2;
"57
[v _GIE `Vb ~T0 @X0 1 s@32663 ]
[; ;PS1101.h: 57: static volatile bit GIE @((unsigned)&INTCON*8)+7;
"58
[v _GIEH `Vb ~T0 @X0 1 s@32663 ]
[; ;PS1101.h: 58: static volatile bit GIEH @((unsigned)&INTCON*8)+7;
"59
[v _GIEL `Vb ~T0 @X0 1 s@32662 ]
[; ;PS1101.h: 59: static volatile bit GIEL @((unsigned)&INTCON*8)+6;
"60
[v _PEIE `Vb ~T0 @X0 1 s@32662 ]
[; ;PS1101.h: 60: static volatile bit PEIE @((unsigned)&INTCON*8)+6;
"63
[v _PCON `Vuc ~T0 @X0 1 s@4081 ]
[; ;PS1101.h: 63: static volatile unsigned char PCON @0xff1;
"65
[v _IPEN `Vb ~T0 @X0 1 s@32655 ]
[; ;PS1101.h: 65: static volatile bit IPEN @((unsigned)&PCON*8)+7;
"66
[v _PLL `Vb ~T0 @X0 1 s@32654 ]
[; ;PS1101.h: 66: static volatile bit PLL @((unsigned)&PCON*8)+6;
"67
[v _PREDIV2 `Vb ~T0 @X0 1 s@32651 ]
[; ;PS1101.h: 67: static volatile bit PREDIV2 @((unsigned)&PCON*8)+3;
"68
[v _PREDIV1 `Vb ~T0 @X0 1 s@32650 ]
[; ;PS1101.h: 68: static volatile bit PREDIV1 @((unsigned)&PCON*8)+2;
"69
[v _PREDIV0 `Vb ~T0 @X0 1 s@32649 ]
[; ;PS1101.h: 69: static volatile bit PREDIV0 @((unsigned)&PCON*8)+1;
"70
[v _WDTEN `Vb ~T0 @X0 1 s@32648 ]
[; ;PS1101.h: 70: static volatile bit WDTEN @((unsigned)&PCON*8)+0;
"73
[v _OSCCON `Vuc ~T0 @X0 1 s@4080 ]
[; ;PS1101.h: 73: static volatile unsigned char OSCCON @0xff0;
"75
[v _ICE_TRMEN `Vb ~T0 @X0 1 s@32647 ]
[; ;PS1101.h: 75: static volatile bit ICE_TRMEN @((unsigned)&OSCCON*8)+7;
"76
[v _FINTOSC2 `Vb ~T0 @X0 1 s@32646 ]
[; ;PS1101.h: 76: static volatile bit FINTOSC2 @((unsigned)&OSCCON*8)+6;
"77
[v _FINTOSC1 `Vb ~T0 @X0 1 s@32645 ]
[; ;PS1101.h: 77: static volatile bit FINTOSC1 @((unsigned)&OSCCON*8)+5;
"78
[v _FINTOSC0 `Vb ~T0 @X0 1 s@32644 ]
[; ;PS1101.h: 78: static volatile bit FINTOSC0 @((unsigned)&OSCCON*8)+4;
"79
[v _SIGS `Vb ~T0 @X0 1 s@32643 ]
[; ;PS1101.h: 79: static volatile bit SIGS @((unsigned)&OSCCON*8)+3;
"80
[v _CKOE `Vb ~T0 @X0 1 s@32642 ]
[; ;PS1101.h: 80: static volatile bit CKOE @((unsigned)&OSCCON*8)+2;
"81
[v _OSCF `Vb ~T0 @X0 1 s@32641 ]
[; ;PS1101.h: 81: static volatile bit OSCF @((unsigned)&OSCCON*8)+1;
"82
[v _OSCM `Vb ~T0 @X0 1 s@32640 ]
[; ;PS1101.h: 82: static volatile bit OSCM @((unsigned)&OSCCON*8)+0;
"85
[v _INDF `Vuc ~T0 @X0 1 s@4079 ]
[; ;PS1101.h: 85: static volatile unsigned char INDF @0xfef;
"86
[v _POSTINC0 `Vuc ~T0 @X0 1 s@4078 ]
[; ;PS1101.h: 86: static volatile unsigned char POSTINC0 @0xfee;
"87
[v _POSTDEC0 `Vuc ~T0 @X0 1 s@4077 ]
[; ;PS1101.h: 87: static volatile unsigned char POSTDEC0 @0xfed;
"88
[v _PREINC0 `Vuc ~T0 @X0 1 s@4076 ]
[; ;PS1101.h: 88: static volatile unsigned char PREINC0 @0xfec;
"89
[v _PLUSW0 `Vuc ~T0 @X0 1 s@4075 ]
[; ;PS1101.h: 89: static volatile unsigned char PLUSW0 @0xfeb;
"90
[v _FSR0H `Vuc ~T0 @X0 1 s@4074 ]
[; ;PS1101.h: 90: static volatile unsigned char FSR0H @0xfea;
"91
[v _FSR0L `Vuc ~T0 @X0 1 s@4073 ]
[; ;PS1101.h: 91: static volatile unsigned char FSR0L @0xfe9;
"92
[v _WREG `Vuc ~T0 @X0 1 s@4072 ]
[; ;PS1101.h: 92: static volatile unsigned char WREG @0xfe8;
"93
[v _INDF1 `Vuc ~T0 @X0 1 s@4071 ]
[; ;PS1101.h: 93: static volatile unsigned char INDF1 @0xfe7;
"94
[v _POSTINC1 `Vuc ~T0 @X0 1 s@4070 ]
[; ;PS1101.h: 94: static volatile unsigned char POSTINC1 @0xfe6;
"95
[v _POSTDEC1 `Vuc ~T0 @X0 1 s@4069 ]
[; ;PS1101.h: 95: static volatile unsigned char POSTDEC1 @0xfe5;
"96
[v _PREINC1 `Vuc ~T0 @X0 1 s@4068 ]
[; ;PS1101.h: 96: static volatile unsigned char PREINC1 @0xfe4;
"97
[v _PLUSW1 `Vuc ~T0 @X0 1 s@4067 ]
[; ;PS1101.h: 97: static volatile unsigned char PLUSW1 @0xfe3;
"98
[v _FSR1H `Vuc ~T0 @X0 1 s@4066 ]
[; ;PS1101.h: 98: static volatile unsigned char FSR1H @0xfe2;
"99
[v _FSR1L `Vuc ~T0 @X0 1 s@4065 ]
[; ;PS1101.h: 99: static volatile unsigned char FSR1L @0xfe1;
"100
[v _BSR `Vuc ~T0 @X0 1 s@4064 ]
[; ;PS1101.h: 100: static volatile unsigned char BSR @0xfe0;
"101
[v _INDF2 `Vuc ~T0 @X0 1 s@4063 ]
[; ;PS1101.h: 101: static volatile unsigned char INDF2 @0xfdf;
"102
[v _POSTINC2 `Vuc ~T0 @X0 1 s@4062 ]
[; ;PS1101.h: 102: static volatile unsigned char POSTINC2 @0xfde;
"103
[v _POSTDEC2 `Vuc ~T0 @X0 1 s@4061 ]
[; ;PS1101.h: 103: static volatile unsigned char POSTDEC2 @0xfdd;
"104
[v _PREINC2 `Vuc ~T0 @X0 1 s@4060 ]
[; ;PS1101.h: 104: static volatile unsigned char PREINC2 @0xfdc;
"105
[v _PLUSW2 `Vuc ~T0 @X0 1 s@4059 ]
[; ;PS1101.h: 105: static volatile unsigned char PLUSW2 @0xfdb;
"106
[v _FSR2H `Vuc ~T0 @X0 1 s@4058 ]
[; ;PS1101.h: 106: static volatile unsigned char FSR2H @0xfda;
"107
[v _FSR2L `Vuc ~T0 @X0 1 s@4057 ]
[; ;PS1101.h: 107: static volatile unsigned char FSR2L @0xfd9;
"108
[v _STATUS `Vuc ~T0 @X0 1 s@4056 ]
[; ;PS1101.h: 108: static volatile unsigned char STATUS @0xfd8;
"110
[v _N `Vb ~T0 @X0 1 s@32452 ]
[; ;PS1101.h: 110: static volatile bit N @((unsigned)&STATUS*8)+4;
"111
[v _OV `Vb ~T0 @X0 1 s@32451 ]
[; ;PS1101.h: 111: static volatile bit OV @((unsigned)&STATUS*8)+3;
"112
[v _Z `Vb ~T0 @X0 1 s@32450 ]
[; ;PS1101.h: 112: static volatile bit Z @((unsigned)&STATUS*8)+2;
"113
[v _DC `Vb ~T0 @X0 1 s@32449 ]
[; ;PS1101.h: 113: static volatile bit DC @((unsigned)&STATUS*8)+1;
"114
[v _C `Vb ~T0 @X0 1 s@32448 ]
[; ;PS1101.h: 114: static volatile bit C @((unsigned)&STATUS*8)+0;
"117
[v _T0CON `Vuc ~T0 @X0 1 s@4055 ]
[; ;PS1101.h: 117: static volatile unsigned char T0CON @0xfd7;
"119
[v _T0OUT `Vb ~T0 @X0 1 s@32447 ]
[; ;PS1101.h: 119: static volatile bit T0OUT @((unsigned)&T0CON*8)+7;
"120
[v _T0CS1 `Vb ~T0 @X0 1 s@32446 ]
[; ;PS1101.h: 120: static volatile bit T0CS1 @((unsigned)&T0CON*8)+6;
"121
[v _T0CS0 `Vb ~T0 @X0 1 s@32445 ]
[; ;PS1101.h: 121: static volatile bit T0CS0 @((unsigned)&T0CON*8)+5;
"122
[v _T0SE `Vb ~T0 @X0 1 s@32444 ]
[; ;PS1101.h: 122: static volatile bit T0SE @((unsigned)&T0CON*8)+4;
"123
[v _PSA `Vb ~T0 @X0 1 s@32443 ]
[; ;PS1101.h: 123: static volatile bit PSA @((unsigned)&T0CON*8)+3;
"124
[v _PS2 `Vb ~T0 @X0 1 s@32442 ]
[; ;PS1101.h: 124: static volatile bit PS2 @((unsigned)&T0CON*8)+2;
"125
[v _PS1 `Vb ~T0 @X0 1 s@32441 ]
[; ;PS1101.h: 125: static volatile bit PS1 @((unsigned)&T0CON*8)+1;
"126
[v _PS0 `Vb ~T0 @X0 1 s@32440 ]
[; ;PS1101.h: 126: static volatile bit PS0 @((unsigned)&T0CON*8)+0;
"128
[v _PR0 `Vuc ~T0 @X0 1 s@4054 ]
[; ;PS1101.h: 128: static volatile unsigned char PR0 @0xfd6;
"129
[v _TMR0 `Vuc ~T0 @X0 1 s@4053 ]
[; ;PS1101.h: 129: static volatile unsigned char TMR0 @0xfd5;
"130
[v _SMCR `Vuc ~T0 @X0 1 s@4052 ]
[; ;PS1101.h: 130: static volatile unsigned char SMCR @0xfd4;
"132
[v _SM2 `Vb ~T0 @X0 1 s@32419 ]
[; ;PS1101.h: 132: static volatile bit SM2 @((unsigned)&SMCR*8)+3;
"133
[v _SM1 `Vb ~T0 @X0 1 s@32418 ]
[; ;PS1101.h: 133: static volatile bit SM1 @((unsigned)&SMCR*8)+2;
"134
[v _SM0 `Vb ~T0 @X0 1 s@32417 ]
[; ;PS1101.h: 134: static volatile bit SM0 @((unsigned)&SMCR*8)+1;
"135
[v _SE `Vb ~T0 @X0 1 s@32416 ]
[; ;PS1101.h: 135: static volatile bit SE @((unsigned)&SMCR*8)+0;
"138
[v _FVRCON `Vuc ~T0 @X0 1 s@4051 ]
[; ;PS1101.h: 138: static volatile unsigned char FVRCON @0xfd3;
"140
[v _FVR_SEL2 `Vb ~T0 @X0 1 s@32413 ]
[; ;PS1101.h: 140: static volatile bit FVR_SEL2 @((unsigned)&FVRCON*8)+5;
"141
[v _FVR_SEL1 `Vb ~T0 @X0 1 s@32412 ]
[; ;PS1101.h: 141: static volatile bit FVR_SEL1 @((unsigned)&FVRCON*8)+4;
"142
[v _FVR_SEL0 `Vb ~T0 @X0 1 s@32411 ]
[; ;PS1101.h: 142: static volatile bit FVR_SEL0 @((unsigned)&FVRCON*8)+3;
"143
[v _FVROUTEN `Vb ~T0 @X0 1 s@32411 ]
[; ;PS1101.h: 143: static volatile bit FVROUTEN @((unsigned)&FVRCON*8)+3;
"144
[v _FVRPGA1 `Vb ~T0 @X0 1 s@32410 ]
[; ;PS1101.h: 144: static volatile bit FVRPGA1 @((unsigned)&FVRCON*8)+2;
"145
[v _FVRPGA0 `Vb ~T0 @X0 1 s@32409 ]
[; ;PS1101.h: 145: static volatile bit FVRPGA0 @((unsigned)&FVRCON*8)+1;
"146
[v _FVREN `Vb ~T0 @X0 1 s@32408 ]
[; ;PS1101.h: 146: static volatile bit FVREN @((unsigned)&FVRCON*8)+0;
"149
[v _RCON `Vuc ~T0 @X0 1 s@4050 ]
[; ;PS1101.h: 149: static volatile unsigned char RCON @0xfd2;
"151
[v _IRFEN `Vb ~T0 @X0 1 s@32407 ]
[; ;PS1101.h: 151: static volatile bit IRFEN @((unsigned)&RCON*8)+7;
"152
[v _STVREN `Vb ~T0 @X0 1 s@32406 ]
[; ;PS1101.h: 152: static volatile bit STVREN @((unsigned)&RCON*8)+6;
"153
[v _RSTF1 `Vb ~T0 @X0 1 s@32405 ]
[; ;PS1101.h: 153: static volatile bit RSTF1 @((unsigned)&RCON*8)+5;
"154
[v _RSTF0 `Vb ~T0 @X0 1 s@32404 ]
[; ;PS1101.h: 154: static volatile bit RSTF0 @((unsigned)&RCON*8)+4;
"155
[v _TO `Vb ~T0 @X0 1 s@32403 ]
[; ;PS1101.h: 155: static volatile bit TO @((unsigned)&RCON*8)+3;
"156
[v _PD `Vb ~T0 @X0 1 s@32402 ]
[; ;PS1101.h: 156: static volatile bit PD @((unsigned)&RCON*8)+2;
"157
[v _POR `Vb ~T0 @X0 1 s@32401 ]
[; ;PS1101.h: 157: static volatile bit POR @((unsigned)&RCON*8)+1;
"158
[v _BOR `Vb ~T0 @X0 1 s@32400 ]
[; ;PS1101.h: 158: static volatile bit BOR @((unsigned)&RCON*8)+0;
"161
[v _TMR1H `Vuc ~T0 @X0 1 s@4049 ]
[; ;PS1101.h: 161: static volatile unsigned char TMR1H @0xfd1;
"162
[v _TMR1L `Vuc ~T0 @X0 1 s@4048 ]
[; ;PS1101.h: 162: static volatile unsigned char TMR1L @0xfd0;
"163
[v _TMR1 `Vui ~T0 @X0 1 s@4048 ]
[; ;PS1101.h: 163: static volatile unsigned int TMR1 @0xfd0;
"165
[v _PR1H `Vuc ~T0 @X0 1 s@4047 ]
[; ;PS1101.h: 165: static volatile unsigned char PR1H @0xfcf;
"166
[v _PR1L `Vuc ~T0 @X0 1 s@4046 ]
[; ;PS1101.h: 166: static volatile unsigned char PR1L @0xfce;
"167
[v _PR1 `Vui ~T0 @X0 1 s@4046 ]
[; ;PS1101.h: 167: static volatile unsigned int PR1 @0xfce;
"169
[v _T1CON0 `Vuc ~T0 @X0 1 s@4045 ]
[; ;PS1101.h: 169: static volatile unsigned char T1CON0 @0xfcd;
"171
[v _T1CK1 `Vb ~T0 @X0 1 s@32367 ]
[; ;PS1101.h: 171: static volatile bit T1CK1 @((unsigned)&T1CON0*8)+7;
"172
[v _T1CK0 `Vb ~T0 @X0 1 s@32366 ]
[; ;PS1101.h: 172: static volatile bit T1CK0 @((unsigned)&T1CON0*8)+6;
"173
[v _T1ADCEN `Vb ~T0 @X0 1 s@32365 ]
[; ;PS1101.h: 173: static volatile bit T1ADCEN @((unsigned)&T1CON0*8)+5;
"174
[v _T1CKPS2 `Vb ~T0 @X0 1 s@32364 ]
[; ;PS1101.h: 174: static volatile bit T1CKPS2 @((unsigned)&T1CON0*8)+4;
"175
[v _T1CKPS1 `Vb ~T0 @X0 1 s@32363 ]
[; ;PS1101.h: 175: static volatile bit T1CKPS1 @((unsigned)&T1CON0*8)+3;
"176
[v _T1CKPS0 `Vb ~T0 @X0 1 s@32362 ]
[; ;PS1101.h: 176: static volatile bit T1CKPS0 @((unsigned)&T1CON0*8)+2;
"177
[v _T1SYNC `Vb ~T0 @X0 1 s@32361 ]
[; ;PS1101.h: 177: static volatile bit T1SYNC @((unsigned)&T1CON0*8)+1;
"178
[v _TMR1ON `Vb ~T0 @X0 1 s@32360 ]
[; ;PS1101.h: 178: static volatile bit TMR1ON @((unsigned)&T1CON0*8)+0;
"181
[v _T1CON1 `Vuc ~T0 @X0 1 s@4044 ]
[; ;PS1101.h: 181: static volatile unsigned char T1CON1 @0xfcc;
"183
[v _T1CAP_EDGE `Vb ~T0 @X0 1 s@32358 ]
[; ;PS1101.h: 183: static volatile bit T1CAP_EDGE @((unsigned)&T1CON1*8)+6;
"184
[v _T1CH3 `Vb ~T0 @X0 1 s@32357 ]
[; ;PS1101.h: 184: static volatile bit T1CH3 @((unsigned)&T1CON1*8)+5;
"185
[v _T1CH2 `Vb ~T0 @X0 1 s@32356 ]
[; ;PS1101.h: 185: static volatile bit T1CH2 @((unsigned)&T1CON1*8)+4;
"186
[v _T1CH1 `Vb ~T0 @X0 1 s@32355 ]
[; ;PS1101.h: 186: static volatile bit T1CH1 @((unsigned)&T1CON1*8)+3;
"187
[v _T1CH0 `Vb ~T0 @X0 1 s@32354 ]
[; ;PS1101.h: 187: static volatile bit T1CH0 @((unsigned)&T1CON1*8)+2;
"188
[v _T1M1 `Vb ~T0 @X0 1 s@32353 ]
[; ;PS1101.h: 188: static volatile bit T1M1 @((unsigned)&T1CON1*8)+1;
"189
[v _T1M0 `Vb ~T0 @X0 1 s@32352 ]
[; ;PS1101.h: 189: static volatile bit T1M0 @((unsigned)&T1CON1*8)+0;
"192
[v _TMR2 `Vuc ~T0 @X0 1 s@4042 ]
[; ;PS1101.h: 192: static volatile unsigned char TMR2 @0xfca;
"193
[v _PR2 `Vuc ~T0 @X0 1 s@4040 ]
[; ;PS1101.h: 193: static volatile unsigned char PR2 @0xfc8;
"194
[v _DUTY20 `Vuc ~T0 @X0 1 s@4038 ]
[; ;PS1101.h: 194: static volatile unsigned char DUTY20 @0xfc6;
"195
[v _DUTY22 `Vuc ~T0 @X0 1 s@4036 ]
[; ;PS1101.h: 195: static volatile unsigned char DUTY22 @0xfc4;
"196
[v _DUTY24 `Vuc ~T0 @X0 1 s@4034 ]
[; ;PS1101.h: 196: static volatile unsigned char DUTY24 @0xfc2;
"198
[v _T2CON0 `Vuc ~T0 @X0 1 s@4033 ]
[; ;PS1101.h: 198: static volatile unsigned char T2CON0 @0xfc1;
"200
[v _T2OUTPS4 `Vb ~T0 @X0 1 s@32271 ]
[; ;PS1101.h: 200: static volatile bit T2OUTPS4 @((unsigned)&T2CON0*8)+7;
"201
[v _T2OUTPS3 `Vb ~T0 @X0 1 s@32270 ]
[; ;PS1101.h: 201: static volatile bit T2OUTPS3 @((unsigned)&T2CON0*8)+6;
"202
[v _T2OUTPS2 `Vb ~T0 @X0 1 s@32269 ]
[; ;PS1101.h: 202: static volatile bit T2OUTPS2 @((unsigned)&T2CON0*8)+5;
"203
[v _T2OUTPS1 `Vb ~T0 @X0 1 s@32268 ]
[; ;PS1101.h: 203: static volatile bit T2OUTPS1 @((unsigned)&T2CON0*8)+4;
"204
[v _T2OUTPS0 `Vb ~T0 @X0 1 s@32267 ]
[; ;PS1101.h: 204: static volatile bit T2OUTPS0 @((unsigned)&T2CON0*8)+3;
"205
[v _TMR2ON `Vb ~T0 @X0 1 s@32266 ]
[; ;PS1101.h: 205: static volatile bit TMR2ON @((unsigned)&T2CON0*8)+2;
"206
[v _T2CKPS1 `Vb ~T0 @X0 1 s@32265 ]
[; ;PS1101.h: 206: static volatile bit T2CKPS1 @((unsigned)&T2CON0*8)+1;
"207
[v _T2CKPS0 `Vb ~T0 @X0 1 s@32264 ]
[; ;PS1101.h: 207: static volatile bit T2CKPS0 @((unsigned)&T2CON0*8)+0;
"210
[v _T2CON1 `Vuc ~T0 @X0 1 s@4032 ]
[; ;PS1101.h: 210: static volatile unsigned char T2CON1 @0xfc0;
"212
[v _INT2EDGE `Vb ~T0 @X0 1 s@32263 ]
[; ;PS1101.h: 212: static volatile bit INT2EDGE @((unsigned)&T2CON1*8)+7;
"213
[v _INT1EDGE `Vb ~T0 @X0 1 s@32262 ]
[; ;PS1101.h: 213: static volatile bit INT1EDGE @((unsigned)&T2CON1*8)+6;
"214
[v _INT0EDGE `Vb ~T0 @X0 1 s@32261 ]
[; ;PS1101.h: 214: static volatile bit INT0EDGE @((unsigned)&T2CON1*8)+5;
"215
[v _CMP1POSE `Vb ~T0 @X0 1 s@32260 ]
[; ;PS1101.h: 215: static volatile bit CMP1POSE @((unsigned)&T2CON1*8)+4;
"216
[v _CMP0POSE `Vb ~T0 @X0 1 s@32259 ]
[; ;PS1101.h: 216: static volatile bit CMP0POSE @((unsigned)&T2CON1*8)+3;
"217
[v _CMPCLK_CS `Vb ~T0 @X0 1 s@32258 ]
[; ;PS1101.h: 217: static volatile bit CMPCLK_CS @((unsigned)&T2CON1*8)+2;
"218
[v _T2M1 `Vb ~T0 @X0 1 s@32257 ]
[; ;PS1101.h: 218: static volatile bit T2M1 @((unsigned)&T2CON1*8)+1;
"219
[v _T2M0 `Vb ~T0 @X0 1 s@32256 ]
[; ;PS1101.h: 219: static volatile bit T2M0 @((unsigned)&T2CON1*8)+0;
"222
[v _DTC `Vuc ~T0 @X0 1 s@4031 ]
[; ;PS1101.h: 222: static volatile unsigned char DTC @0xfbf;
"224
[v _DTCKS1 `Vb ~T0 @X0 1 s@32255 ]
[; ;PS1101.h: 224: static volatile bit DTCKS1 @((unsigned)&DTC*8)+7;
"225
[v _DTCKS0 `Vb ~T0 @X0 1 s@32254 ]
[; ;PS1101.h: 225: static volatile bit DTCKS0 @((unsigned)&DTC*8)+6;
"226
[v _DTD5 `Vb ~T0 @X0 1 s@32253 ]
[; ;PS1101.h: 226: static volatile bit DTD5 @((unsigned)&DTC*8)+5;
"227
[v _DTD4 `Vb ~T0 @X0 1 s@32252 ]
[; ;PS1101.h: 227: static volatile bit DTD4 @((unsigned)&DTC*8)+4;
"228
[v _DTD3 `Vb ~T0 @X0 1 s@32251 ]
[; ;PS1101.h: 228: static volatile bit DTD3 @((unsigned)&DTC*8)+3;
"229
[v _DTD2 `Vb ~T0 @X0 1 s@32250 ]
[; ;PS1101.h: 229: static volatile bit DTD2 @((unsigned)&DTC*8)+2;
"230
[v _DTD1 `Vb ~T0 @X0 1 s@32249 ]
[; ;PS1101.h: 230: static volatile bit DTD1 @((unsigned)&DTC*8)+1;
"231
[v _DTD0 `Vb ~T0 @X0 1 s@32248 ]
[; ;PS1101.h: 231: static volatile bit DTD0 @((unsigned)&DTC*8)+0;
"234
[v _POLS `Vuc ~T0 @X0 1 s@4030 ]
[; ;PS1101.h: 234: static volatile unsigned char POLS @0xfbe;
"236
[v _PWM_MUX1 `Vb ~T0 @X0 1 s@32247 ]
[; ;PS1101.h: 236: static volatile bit PWM_MUX1 @((unsigned)&POLS*8)+7;
"237
[v _PWM_MUX0 `Vb ~T0 @X0 1 s@32246 ]
[; ;PS1101.h: 237: static volatile bit PWM_MUX0 @((unsigned)&POLS*8)+6;
"238
[v _HBPOLS21 `Vb ~T0 @X0 1 s@32245 ]
[; ;PS1101.h: 238: static volatile bit HBPOLS21 @((unsigned)&POLS*8)+5;
"239
[v _HBPOLS20 `Vb ~T0 @X0 1 s@32244 ]
[; ;PS1101.h: 239: static volatile bit HBPOLS20 @((unsigned)&POLS*8)+4;
"240
[v _HBPOLS11 `Vb ~T0 @X0 1 s@32243 ]
[; ;PS1101.h: 240: static volatile bit HBPOLS11 @((unsigned)&POLS*8)+3;
"241
[v _HBPOLS10 `Vb ~T0 @X0 1 s@32242 ]
[; ;PS1101.h: 241: static volatile bit HBPOLS10 @((unsigned)&POLS*8)+2;
"242
[v _HBPOLS01 `Vb ~T0 @X0 1 s@32241 ]
[; ;PS1101.h: 242: static volatile bit HBPOLS01 @((unsigned)&POLS*8)+1;
"243
[v _HBPOLS00 `Vb ~T0 @X0 1 s@32240 ]
[; ;PS1101.h: 243: static volatile bit HBPOLS00 @((unsigned)&POLS*8)+0;
"246
[v _PME `Vuc ~T0 @X0 1 s@4029 ]
[; ;PS1101.h: 246: static volatile unsigned char PME @0xfbd;
"248
[v _UART_MUX `Vb ~T0 @X0 1 s@32239 ]
[; ;PS1101.h: 248: static volatile bit UART_MUX @((unsigned)&PME*8)+7;
"249
[v _DTEN `Vb ~T0 @X0 1 s@32238 ]
[; ;PS1101.h: 249: static volatile bit DTEN @((unsigned)&PME*8)+6;
"250
[v _HBPWMOE21 `Vb ~T0 @X0 1 s@32237 ]
[; ;PS1101.h: 250: static volatile bit HBPWMOE21 @((unsigned)&PME*8)+5;
"251
[v _HBPWMOE20 `Vb ~T0 @X0 1 s@32236 ]
[; ;PS1101.h: 251: static volatile bit HBPWMOE20 @((unsigned)&PME*8)+4;
"252
[v _HBPWMOE11 `Vb ~T0 @X0 1 s@32235 ]
[; ;PS1101.h: 252: static volatile bit HBPWMOE11 @((unsigned)&PME*8)+3;
"253
[v _HBPWMOE10 `Vb ~T0 @X0 1 s@32234 ]
[; ;PS1101.h: 253: static volatile bit HBPWMOE10 @((unsigned)&PME*8)+2;
"254
[v _HBPWMOE01 `Vb ~T0 @X0 1 s@32233 ]
[; ;PS1101.h: 254: static volatile bit HBPWMOE01 @((unsigned)&PME*8)+1;
"255
[v _HBPWMOE00 `Vb ~T0 @X0 1 s@32232 ]
[; ;PS1101.h: 255: static volatile bit HBPWMOE00 @((unsigned)&PME*8)+0;
"258
[v _HBCON `Vuc ~T0 @X0 1 s@4028 ]
[; ;PS1101.h: 258: static volatile unsigned char HBCON @0xfbc;
"260
[v _CMP1FLT `Vb ~T0 @X0 1 s@32231 ]
[; ;PS1101.h: 260: static volatile bit CMP1FLT @((unsigned)&HBCON*8)+7;
"261
[v _CMP0FLT `Vb ~T0 @X0 1 s@32230 ]
[; ;PS1101.h: 261: static volatile bit CMP0FLT @((unsigned)&HBCON*8)+6;
"262
[v _ASTART `Vb ~T0 @X0 1 s@32229 ]
[; ;PS1101.h: 262: static volatile bit ASTART @((unsigned)&HBCON*8)+5;
"263
[v _ACLOSE `Vb ~T0 @X0 1 s@32228 ]
[; ;PS1101.h: 263: static volatile bit ACLOSE @((unsigned)&HBCON*8)+4;
"264
[v _PWMADEN `Vb ~T0 @X0 1 s@32227 ]
[; ;PS1101.h: 264: static volatile bit PWMADEN @((unsigned)&HBCON*8)+3;
"265
[v _PWMADPOS1 `Vb ~T0 @X0 1 s@32226 ]
[; ;PS1101.h: 265: static volatile bit PWMADPOS1 @((unsigned)&HBCON*8)+2;
"266
[v _PWMADPOS0 `Vb ~T0 @X0 1 s@32225 ]
[; ;PS1101.h: 266: static volatile bit PWMADPOS0 @((unsigned)&HBCON*8)+1;
"270
[v _PWM2ADDLY `Vuc ~T0 @X0 1 s@4027 ]
[; ;PS1101.h: 270: static volatile unsigned char PWM2ADDLY @0xfbb;
"272
[v _PWM2ADDLY7 `Vb ~T0 @X0 1 s@32223 ]
[; ;PS1101.h: 272: static volatile bit PWM2ADDLY7 @((unsigned)&PWM2ADDLY*8)+7;
"273
[v _PWM2ADDLY6 `Vb ~T0 @X0 1 s@32222 ]
[; ;PS1101.h: 273: static volatile bit PWM2ADDLY6 @((unsigned)&PWM2ADDLY*8)+6;
"274
[v _PWM2ADDLY5 `Vb ~T0 @X0 1 s@32221 ]
[; ;PS1101.h: 274: static volatile bit PWM2ADDLY5 @((unsigned)&PWM2ADDLY*8)+5;
"275
[v _PWM2ADDLY4 `Vb ~T0 @X0 1 s@32220 ]
[; ;PS1101.h: 275: static volatile bit PWM2ADDLY4 @((unsigned)&PWM2ADDLY*8)+4;
"276
[v _PWM2ADDLY3 `Vb ~T0 @X0 1 s@32219 ]
[; ;PS1101.h: 276: static volatile bit PWM2ADDLY3 @((unsigned)&PWM2ADDLY*8)+3;
"277
[v _PWM2ADDLY2 `Vb ~T0 @X0 1 s@32218 ]
[; ;PS1101.h: 277: static volatile bit PWM2ADDLY2 @((unsigned)&PWM2ADDLY*8)+2;
"278
[v _PWM2ADDLY1 `Vb ~T0 @X0 1 s@32217 ]
[; ;PS1101.h: 278: static volatile bit PWM2ADDLY1 @((unsigned)&PWM2ADDLY*8)+1;
"279
[v _PWM2ADDLY0 `Vb ~T0 @X0 1 s@32216 ]
[; ;PS1101.h: 279: static volatile bit PWM2ADDLY0 @((unsigned)&PWM2ADDLY*8)+0;
"282
[v _TMR3 `Vuc ~T0 @X0 1 s@4026 ]
[; ;PS1101.h: 282: static volatile unsigned char TMR3 @0xfba;
"283
[v _PR3 `Vuc ~T0 @X0 1 s@4025 ]
[; ;PS1101.h: 283: static volatile unsigned char PR3 @0xfb9;
"284
[v _T3CON0 `Vuc ~T0 @X0 1 s@4024 ]
[; ;PS1101.h: 284: static volatile unsigned char T3CON0 @0xfb8;
"286
[v _T3OUTPS4 `Vb ~T0 @X0 1 s@32199 ]
[; ;PS1101.h: 286: static volatile bit T3OUTPS4 @((unsigned)&T3CON0*8)+7;
"287
[v _T3OUTPS3 `Vb ~T0 @X0 1 s@32198 ]
[; ;PS1101.h: 287: static volatile bit T3OUTPS3 @((unsigned)&T3CON0*8)+6;
"288
[v _T3OUTPS2 `Vb ~T0 @X0 1 s@32197 ]
[; ;PS1101.h: 288: static volatile bit T3OUTPS2 @((unsigned)&T3CON0*8)+5;
"289
[v _T3OUTPS1 `Vb ~T0 @X0 1 s@32196 ]
[; ;PS1101.h: 289: static volatile bit T3OUTPS1 @((unsigned)&T3CON0*8)+4;
"290
[v _T3OUTPS0 `Vb ~T0 @X0 1 s@32195 ]
[; ;PS1101.h: 290: static volatile bit T3OUTPS0 @((unsigned)&T3CON0*8)+3;
"291
[v _TMR3ON `Vb ~T0 @X0 1 s@32194 ]
[; ;PS1101.h: 291: static volatile bit TMR3ON @((unsigned)&T3CON0*8)+2;
"292
[v _T3CKPS1 `Vb ~T0 @X0 1 s@32193 ]
[; ;PS1101.h: 292: static volatile bit T3CKPS1 @((unsigned)&T3CON0*8)+1;
"293
[v _T3CKPS0 `Vb ~T0 @X0 1 s@32192 ]
[; ;PS1101.h: 293: static volatile bit T3CKPS0 @((unsigned)&T3CON0*8)+0;
"295
[v _T3CON1 `Vuc ~T0 @X0 1 s@4023 ]
[; ;PS1101.h: 295: static volatile unsigned char T3CON1 @0xfb7;
"297
[v _TMR3GE `Vb ~T0 @X0 1 s@32191 ]
[; ;PS1101.h: 297: static volatile bit TMR3GE @((unsigned)&T3CON1*8)+7;
"298
[v _T3GPOL `Vb ~T0 @X0 1 s@32190 ]
[; ;PS1101.h: 298: static volatile bit T3GPOL @((unsigned)&T3CON1*8)+6;
"299
[v _T3GTM `Vb ~T0 @X0 1 s@32189 ]
[; ;PS1101.h: 299: static volatile bit T3GTM @((unsigned)&T3CON1*8)+5;
"300
[v _T3GVAL `Vb ~T0 @X0 1 s@32186 ]
[; ;PS1101.h: 300: static volatile bit T3GVAL @((unsigned)&T3CON1*8)+2;
"301
[v _T3GCK1 `Vb ~T0 @X0 1 s@32185 ]
[; ;PS1101.h: 301: static volatile bit T3GCK1 @((unsigned)&T3CON1*8)+1;
"302
[v _T3GCK0 `Vb ~T0 @X0 1 s@32184 ]
[; ;PS1101.h: 302: static volatile bit T3GCK0 @((unsigned)&T3CON1*8)+0;
"305
[v _IOCUR `Vuc ~T0 @X0 1 s@4022 ]
[; ;PS1101.h: 305: static volatile unsigned char IOCUR @0xfB6;
"306
[v _UARTCON `Vuc ~T0 @X0 1 s@4021 ]
[; ;PS1101.h: 306: static volatile unsigned char UARTCON @0xfB5;
"308
[v _SPEN `Vb ~T0 @X0 1 s@32175 ]
[; ;PS1101.h: 308: static volatile bit SPEN @((unsigned)&UARTCON *8)+7;
"309
[v _MODE9 `Vb ~T0 @X0 1 s@32174 ]
[; ;PS1101.h: 309: static volatile bit MODE9 @((unsigned)&UARTCON *8)+6;
"310
[v _HALF_DUPLEX `Vb ~T0 @X0 1 s@32173 ]
[; ;PS1101.h: 310: static volatile bit HALF_DUPLEX @((unsigned)&UARTCON *8)+5;
"311
[v _TX_EN `Vb ~T0 @X0 1 s@32172 ]
[; ;PS1101.h: 311: static volatile bit TX_EN @((unsigned)&UARTCON *8)+4;
"312
[v _BRGM `Vb ~T0 @X0 1 s@32171 ]
[; ;PS1101.h: 312: static volatile bit BRGM @((unsigned)&UARTCON *8)+3;
"313
[v _BRGH `Vb ~T0 @X0 1 s@32170 ]
[; ;PS1101.h: 313: static volatile bit BRGH @((unsigned)&UARTCON *8)+2;
"314
[v _TX9_RX9 `Vb ~T0 @X0 1 s@32169 ]
[; ;PS1101.h: 314: static volatile bit TX9_RX9 @((unsigned)&UARTCON *8)+1;
"315
[v _BUSY `Vb ~T0 @X0 1 s@32168 ]
[; ;PS1101.h: 315: static volatile bit BUSY @((unsigned)&UARTCON *8)+0;
"318
[v _SPBRG `Vuc ~T0 @X0 1 s@4020 ]
[; ;PS1101.h: 318: static volatile unsigned char SPBRG @0xfb4;
"319
[v _RCREG `Vuc ~T0 @X0 1 s@4019 ]
[; ;PS1101.h: 319: static volatile unsigned char RCREG @0xfb3;
"320
[v _TXREG `Vuc ~T0 @X0 1 s@4018 ]
[; ;PS1101.h: 320: static volatile unsigned char TXREG @0xfb2;
"324
[v _IPR1 `Vuc ~T0 @X0 1 s@4017 ]
[; ;PS1101.h: 324: static volatile unsigned char IPR1 @0xfb1;
"326
[v _PWM24IP `Vb ~T0 @X0 1 s@32143 ]
[; ;PS1101.h: 326: static volatile bit PWM24IP @((unsigned)&IPR1*8)+7;
"327
[v _PWM22IP `Vb ~T0 @X0 1 s@32142 ]
[; ;PS1101.h: 327: static volatile bit PWM22IP @((unsigned)&IPR1*8)+6;
"328
[v _PWM20IP `Vb ~T0 @X0 1 s@32141 ]
[; ;PS1101.h: 328: static volatile bit PWM20IP @((unsigned)&IPR1*8)+5;
"329
[v _TMR2IP `Vb ~T0 @X0 1 s@32140 ]
[; ;PS1101.h: 329: static volatile bit TMR2IP @((unsigned)&IPR1*8)+4;
"330
[v _T1PRIP `Vb ~T0 @X0 1 s@32139 ]
[; ;PS1101.h: 330: static volatile bit T1PRIP @((unsigned)&IPR1*8)+3;
"331
[v _T1PDIP `Vb ~T0 @X0 1 s@32138 ]
[; ;PS1101.h: 331: static volatile bit T1PDIP @((unsigned)&IPR1*8)+2;
"332
[v _TMR1IP `Vb ~T0 @X0 1 s@32137 ]
[; ;PS1101.h: 332: static volatile bit TMR1IP @((unsigned)&IPR1*8)+1;
"333
[v _TMR0IP `Vb ~T0 @X0 1 s@32136 ]
[; ;PS1101.h: 333: static volatile bit TMR0IP @((unsigned)&IPR1*8)+0;
"336
[v _PIR1 `Vuc ~T0 @X0 1 s@4016 ]
[; ;PS1101.h: 336: static volatile unsigned char PIR1 @0xfb0;
"338
[v _PWM24IF `Vb ~T0 @X0 1 s@32135 ]
[; ;PS1101.h: 338: static volatile bit PWM24IF @((unsigned)&PIR1*8)+7;
"339
[v _PWM22IF `Vb ~T0 @X0 1 s@32134 ]
[; ;PS1101.h: 339: static volatile bit PWM22IF @((unsigned)&PIR1*8)+6;
"340
[v _PWM20IF `Vb ~T0 @X0 1 s@32133 ]
[; ;PS1101.h: 340: static volatile bit PWM20IF @((unsigned)&PIR1*8)+5;
"341
[v _TMR2IF `Vb ~T0 @X0 1 s@32132 ]
[; ;PS1101.h: 341: static volatile bit TMR2IF @((unsigned)&PIR1*8)+4;
"342
[v _T1PRIF `Vb ~T0 @X0 1 s@32131 ]
[; ;PS1101.h: 342: static volatile bit T1PRIF @((unsigned)&PIR1*8)+3;
"343
[v _T1PDIF `Vb ~T0 @X0 1 s@32130 ]
[; ;PS1101.h: 343: static volatile bit T1PDIF @((unsigned)&PIR1*8)+2;
"344
[v _TMR1IF `Vb ~T0 @X0 1 s@32129 ]
[; ;PS1101.h: 344: static volatile bit TMR1IF @((unsigned)&PIR1*8)+1;
"345
[v _TMR0IF `Vb ~T0 @X0 1 s@32128 ]
[; ;PS1101.h: 345: static volatile bit TMR0IF @((unsigned)&PIR1*8)+0;
"348
[v _PIE1 `Vuc ~T0 @X0 1 s@4015 ]
[; ;PS1101.h: 348: static volatile unsigned char PIE1 @0xfaf;
"350
[v _PWM24IE `Vb ~T0 @X0 1 s@32127 ]
[; ;PS1101.h: 350: static volatile bit PWM24IE @((unsigned)&PIE1*8)+7;
"351
[v _PWM22IE `Vb ~T0 @X0 1 s@32126 ]
[; ;PS1101.h: 351: static volatile bit PWM22IE @((unsigned)&PIE1*8)+6;
"352
[v _PWM20IE `Vb ~T0 @X0 1 s@32125 ]
[; ;PS1101.h: 352: static volatile bit PWM20IE @((unsigned)&PIE1*8)+5;
"353
[v _TMR2IE `Vb ~T0 @X0 1 s@32124 ]
[; ;PS1101.h: 353: static volatile bit TMR2IE @((unsigned)&PIE1*8)+4;
"354
[v _T1PRIE `Vb ~T0 @X0 1 s@32123 ]
[; ;PS1101.h: 354: static volatile bit T1PRIE @((unsigned)&PIE1*8)+3;
"355
[v _T1PDIE `Vb ~T0 @X0 1 s@32122 ]
[; ;PS1101.h: 355: static volatile bit T1PDIE @((unsigned)&PIE1*8)+2;
"356
[v _TMR1IE `Vb ~T0 @X0 1 s@32121 ]
[; ;PS1101.h: 356: static volatile bit TMR1IE @((unsigned)&PIE1*8)+1;
"357
[v _TMR0IE `Vb ~T0 @X0 1 s@32120 ]
[; ;PS1101.h: 357: static volatile bit TMR0IE @((unsigned)&PIE1*8)+0;
"360
[v _IPR2 `Vuc ~T0 @X0 1 s@4014 ]
[; ;PS1101.h: 360: static volatile unsigned char IPR2 @0xfae;
"362
[v _PCIP `Vb ~T0 @X0 1 s@32119 ]
[; ;PS1101.h: 362: static volatile bit PCIP @((unsigned)&IPR2*8)+7;
"363
[v _PBIP `Vb ~T0 @X0 1 s@32118 ]
[; ;PS1101.h: 363: static volatile bit PBIP @((unsigned)&IPR2*8)+6;
"364
[v _PAIP `Vb ~T0 @X0 1 s@32117 ]
[; ;PS1101.h: 364: static volatile bit PAIP @((unsigned)&IPR2*8)+5;
"365
[v _INT2IP `Vb ~T0 @X0 1 s@32116 ]
[; ;PS1101.h: 365: static volatile bit INT2IP @((unsigned)&IPR2*8)+4;
"366
[v _INT1IP `Vb ~T0 @X0 1 s@32115 ]
[; ;PS1101.h: 366: static volatile bit INT1IP @((unsigned)&IPR2*8)+3;
"367
[v _INT0IP `Vb ~T0 @X0 1 s@32114 ]
[; ;PS1101.h: 367: static volatile bit INT0IP @((unsigned)&IPR2*8)+2;
"368
[v _TXIP `Vb ~T0 @X0 1 s@32113 ]
[; ;PS1101.h: 368: static volatile bit TXIP @((unsigned)&IPR2*8)+1;
"369
[v _RCIP `Vb ~T0 @X0 1 s@32112 ]
[; ;PS1101.h: 369: static volatile bit RCIP @((unsigned)&IPR2*8)+0;
"372
[v _PIR2 `Vuc ~T0 @X0 1 s@4013 ]
[; ;PS1101.h: 372: static volatile unsigned char PIR2 @0xfad;
"374
[v _PCIF `Vb ~T0 @X0 1 s@32111 ]
[; ;PS1101.h: 374: static volatile bit PCIF @((unsigned)&PIR2*8)+7;
"375
[v _PBIF `Vb ~T0 @X0 1 s@32110 ]
[; ;PS1101.h: 375: static volatile bit PBIF @((unsigned)&PIR2*8)+6;
"376
[v _PAIF `Vb ~T0 @X0 1 s@32109 ]
[; ;PS1101.h: 376: static volatile bit PAIF @((unsigned)&PIR2*8)+5;
"377
[v _INT2IF `Vb ~T0 @X0 1 s@32108 ]
[; ;PS1101.h: 377: static volatile bit INT2IF @((unsigned)&PIR2*8)+4;
"378
[v _INT1IF `Vb ~T0 @X0 1 s@32107 ]
[; ;PS1101.h: 378: static volatile bit INT1IF @((unsigned)&PIR2*8)+3;
"379
[v _INT0IF `Vb ~T0 @X0 1 s@32106 ]
[; ;PS1101.h: 379: static volatile bit INT0IF @((unsigned)&PIR2*8)+2;
"380
[v _TXIF `Vb ~T0 @X0 1 s@32105 ]
[; ;PS1101.h: 380: static volatile bit TXIF @((unsigned)&PIR2*8)+1;
"381
[v _RCIF `Vb ~T0 @X0 1 s@32104 ]
[; ;PS1101.h: 381: static volatile bit RCIF @((unsigned)&PIR2*8)+0;
"384
[v _PIE2 `Vuc ~T0 @X0 1 s@4012 ]
[; ;PS1101.h: 384: static volatile unsigned char PIE2 @0xfac;
"386
[v _PCIE `Vb ~T0 @X0 1 s@32103 ]
[; ;PS1101.h: 386: static volatile bit PCIE @((unsigned)&PIE2*8)+7;
"387
[v _PBIE `Vb ~T0 @X0 1 s@32102 ]
[; ;PS1101.h: 387: static volatile bit PBIE @((unsigned)&PIE2*8)+6;
"388
[v _PAIE `Vb ~T0 @X0 1 s@32101 ]
[; ;PS1101.h: 388: static volatile bit PAIE @((unsigned)&PIE2*8)+5;
"389
[v _INT2IE `Vb ~T0 @X0 1 s@32100 ]
[; ;PS1101.h: 389: static volatile bit INT2IE @((unsigned)&PIE2*8)+4;
"390
[v _INT1IE `Vb ~T0 @X0 1 s@32099 ]
[; ;PS1101.h: 390: static volatile bit INT1IE @((unsigned)&PIE2*8)+3;
"391
[v _INT0IE `Vb ~T0 @X0 1 s@32098 ]
[; ;PS1101.h: 391: static volatile bit INT0IE @((unsigned)&PIE2*8)+2;
"392
[v _TXIE `Vb ~T0 @X0 1 s@32097 ]
[; ;PS1101.h: 392: static volatile bit TXIE @((unsigned)&PIE2*8)+1;
"393
[v _RCIE `Vb ~T0 @X0 1 s@32096 ]
[; ;PS1101.h: 393: static volatile bit RCIE @((unsigned)&PIE2*8)+0;
"396
[v _IPR3 `Vuc ~T0 @X0 1 s@4011 ]
[; ;PS1101.h: 396: static volatile unsigned char IPR3 @0xfab;
"398
[v _TMR3GIP `Vb ~T0 @X0 1 s@32094 ]
[; ;PS1101.h: 398: static volatile bit TMR3GIP @((unsigned)&IPR3*8)+6;
"399
[v _TMR3IP `Vb ~T0 @X0 1 s@32093 ]
[; ;PS1101.h: 399: static volatile bit TMR3IP @((unsigned)&IPR3*8)+5;
"400
[v _CMP1IP `Vb ~T0 @X0 1 s@32092 ]
[; ;PS1101.h: 400: static volatile bit CMP1IP @((unsigned)&IPR3*8)+4;
"401
[v _CMP0IP `Vb ~T0 @X0 1 s@32091 ]
[; ;PS1101.h: 401: static volatile bit CMP0IP @((unsigned)&IPR3*8)+3;
"402
[v _ADIP `Vb ~T0 @X0 1 s@32090 ]
[; ;PS1101.h: 402: static volatile bit ADIP @((unsigned)&IPR3*8)+2;
"403
[v _PDTXIP `Vb ~T0 @X0 1 s@32089 ]
[; ;PS1101.h: 403: static volatile bit PDTXIP @((unsigned)&IPR3*8)+1;
"404
[v _PDRCIP `Vb ~T0 @X0 1 s@32088 ]
[; ;PS1101.h: 404: static volatile bit PDRCIP @((unsigned)&IPR3*8)+0;
"407
[v _PIR3 `Vuc ~T0 @X0 1 s@4010 ]
[; ;PS1101.h: 407: static volatile unsigned char PIR3 @0xfaa;
"409
[v _TMR3GIF `Vb ~T0 @X0 1 s@32086 ]
[; ;PS1101.h: 409: static volatile bit TMR3GIF @((unsigned)&PIR3*8)+6;
"410
[v _TMR3IF `Vb ~T0 @X0 1 s@32085 ]
[; ;PS1101.h: 410: static volatile bit TMR3IF @((unsigned)&PIR3*8)+5;
"411
[v _CMP1IF `Vb ~T0 @X0 1 s@32084 ]
[; ;PS1101.h: 411: static volatile bit CMP1IF @((unsigned)&PIR3*8)+4;
"412
[v _CMP0IF `Vb ~T0 @X0 1 s@32083 ]
[; ;PS1101.h: 412: static volatile bit CMP0IF @((unsigned)&PIR3*8)+3;
"413
[v _ADIF `Vb ~T0 @X0 1 s@32082 ]
[; ;PS1101.h: 413: static volatile bit ADIF @((unsigned)&PIR3*8)+2;
"414
[v _PDTXIF `Vb ~T0 @X0 1 s@32081 ]
[; ;PS1101.h: 414: static volatile bit PDTXIF @((unsigned)&PIR3*8)+1;
"415
[v _PDRCIF `Vb ~T0 @X0 1 s@32080 ]
[; ;PS1101.h: 415: static volatile bit PDRCIF @((unsigned)&PIR3*8)+0;
"418
[v _PIE3 `Vuc ~T0 @X0 1 s@4009 ]
[; ;PS1101.h: 418: static volatile unsigned char PIE3 @0xfa9;
"420
[v _TMR3GIE `Vb ~T0 @X0 1 s@32078 ]
[; ;PS1101.h: 420: static volatile bit TMR3GIE @((unsigned)&PIE3*8)+6;
"421
[v _TMR3IE `Vb ~T0 @X0 1 s@32077 ]
[; ;PS1101.h: 421: static volatile bit TMR3IE @((unsigned)&PIE3*8)+5;
"422
[v _CMP1IE `Vb ~T0 @X0 1 s@32076 ]
[; ;PS1101.h: 422: static volatile bit CMP1IE @((unsigned)&PIE3*8)+4;
"423
[v _CMP0IE `Vb ~T0 @X0 1 s@32075 ]
[; ;PS1101.h: 423: static volatile bit CMP0IE @((unsigned)&PIE3*8)+3;
"424
[v _ADIE `Vb ~T0 @X0 1 s@32074 ]
[; ;PS1101.h: 424: static volatile bit ADIE @((unsigned)&PIE3*8)+2;
"425
[v _PDTXIE `Vb ~T0 @X0 1 s@32073 ]
[; ;PS1101.h: 425: static volatile bit PDTXIE @((unsigned)&PIE3*8)+1;
"426
[v _PDRCIE `Vb ~T0 @X0 1 s@32072 ]
[; ;PS1101.h: 426: static volatile bit PDRCIE @((unsigned)&PIE3*8)+0;
"428
[v _CMP0CON0 `Vuc ~T0 @X0 1 s@4008 ]
[; ;PS1101.h: 428: static volatile unsigned char CMP0CON0 @0xfa8;
"430
[v _CMP0EN `Vb ~T0 @X0 1 s@32071 ]
[; ;PS1101.h: 430: static volatile bit CMP0EN @((unsigned)&CMP0CON0*8)+7;
"431
[v _CMP0OUT `Vb ~T0 @X0 1 s@32070 ]
[; ;PS1101.h: 431: static volatile bit CMP0OUT @((unsigned)&CMP0CON0*8)+6;
"432
[v _CMP0PCH2 `Vb ~T0 @X0 1 s@32069 ]
[; ;PS1101.h: 432: static volatile bit CMP0PCH2 @((unsigned)&CMP0CON0*8)+5;
"433
[v _CMP0PCH1 `Vb ~T0 @X0 1 s@32068 ]
[; ;PS1101.h: 433: static volatile bit CMP0PCH1 @((unsigned)&CMP0CON0*8)+4;
"434
[v _CMP0PCH0 `Vb ~T0 @X0 1 s@32067 ]
[; ;PS1101.h: 434: static volatile bit CMP0PCH0 @((unsigned)&CMP0CON0*8)+3;
"435
[v _CMP0NCH2 `Vb ~T0 @X0 1 s@32066 ]
[; ;PS1101.h: 435: static volatile bit CMP0NCH2 @((unsigned)&CMP0CON0*8)+2;
"436
[v _CMP0NCH1 `Vb ~T0 @X0 1 s@32065 ]
[; ;PS1101.h: 436: static volatile bit CMP0NCH1 @((unsigned)&CMP0CON0*8)+1;
"437
[v _CMP0NCH0 `Vb ~T0 @X0 1 s@32064 ]
[; ;PS1101.h: 437: static volatile bit CMP0NCH0 @((unsigned)&CMP0CON0*8)+0;
"440
[v _CMP0CON1 `Vuc ~T0 @X0 1 s@4007 ]
[; ;PS1101.h: 440: static volatile unsigned char CMP0CON1 @0xfa7;
"442
[v _CMP0FILTER3 `Vb ~T0 @X0 1 s@32063 ]
[; ;PS1101.h: 442: static volatile bit CMP0FILTER3 @((unsigned)&CMP0CON1*8)+7;
"443
[v _CMP0FILTER2 `Vb ~T0 @X0 1 s@32062 ]
[; ;PS1101.h: 443: static volatile bit CMP0FILTER2 @((unsigned)&CMP0CON1*8)+6;
"444
[v _CMP0FILTER1 `Vb ~T0 @X0 1 s@32061 ]
[; ;PS1101.h: 444: static volatile bit CMP0FILTER1 @((unsigned)&CMP0CON1*8)+5;
"445
[v _CMP0FILTER0 `Vb ~T0 @X0 1 s@32060 ]
[; ;PS1101.h: 445: static volatile bit CMP0FILTER0 @((unsigned)&CMP0CON1*8)+4;
"446
[v _CMP0INT1 `Vb ~T0 @X0 1 s@32059 ]
[; ;PS1101.h: 446: static volatile bit CMP0INT1 @((unsigned)&CMP0CON1*8)+3;
"447
[v _CMP0INT0 `Vb ~T0 @X0 1 s@32058 ]
[; ;PS1101.h: 447: static volatile bit CMP0INT0 @((unsigned)&CMP0CON1*8)+2;
"448
[v _CMP0OUTEN `Vb ~T0 @X0 1 s@32057 ]
[; ;PS1101.h: 448: static volatile bit CMP0OUTEN @((unsigned)&CMP0CON1*8)+1;
"449
[v _CMP0HYSEN `Vb ~T0 @X0 1 s@32056 ]
[; ;PS1101.h: 449: static volatile bit CMP0HYSEN @((unsigned)&CMP0CON1*8)+0;
"452
[v _CMP1CON0 `Vuc ~T0 @X0 1 s@4006 ]
[; ;PS1101.h: 452: static volatile unsigned char CMP1CON0 @0xfa6;
"454
[v _CMP1EN `Vb ~T0 @X0 1 s@32055 ]
[; ;PS1101.h: 454: static volatile bit CMP1EN @((unsigned)&CMP1CON0*8)+7;
"455
[v _CMP1OUT `Vb ~T0 @X0 1 s@32054 ]
[; ;PS1101.h: 455: static volatile bit CMP1OUT @((unsigned)&CMP1CON0*8)+6;
"456
[v _CMP1PCH2 `Vb ~T0 @X0 1 s@32053 ]
[; ;PS1101.h: 456: static volatile bit CMP1PCH2 @((unsigned)&CMP1CON0*8)+5;
"457
[v _CMP1PCH1 `Vb ~T0 @X0 1 s@32052 ]
[; ;PS1101.h: 457: static volatile bit CMP1PCH1 @((unsigned)&CMP1CON0*8)+4;
"458
[v _CMP1PCH0 `Vb ~T0 @X0 1 s@32051 ]
[; ;PS1101.h: 458: static volatile bit CMP1PCH0 @((unsigned)&CMP1CON0*8)+3;
"459
[v _CMP1NCH2 `Vb ~T0 @X0 1 s@32050 ]
[; ;PS1101.h: 459: static volatile bit CMP1NCH2 @((unsigned)&CMP1CON0*8)+2;
"460
[v _CMP1NCH1 `Vb ~T0 @X0 1 s@32049 ]
[; ;PS1101.h: 460: static volatile bit CMP1NCH1 @((unsigned)&CMP1CON0*8)+1;
"461
[v _CMP1NCH0 `Vb ~T0 @X0 1 s@32048 ]
[; ;PS1101.h: 461: static volatile bit CMP1NCH0 @((unsigned)&CMP1CON0*8)+0;
"464
[v _CMP1CON1 `Vuc ~T0 @X0 1 s@4005 ]
[; ;PS1101.h: 464: static volatile unsigned char CMP1CON1 @0xfa5;
"466
[v _CMP1FILTER3 `Vb ~T0 @X0 1 s@32047 ]
[; ;PS1101.h: 466: static volatile bit CMP1FILTER3 @((unsigned)&CMP1CON1*8)+7;
"467
[v _CMP1FILTER2 `Vb ~T0 @X0 1 s@32046 ]
[; ;PS1101.h: 467: static volatile bit CMP1FILTER2 @((unsigned)&CMP1CON1*8)+6;
"468
[v _CMP1FILTER1 `Vb ~T0 @X0 1 s@32045 ]
[; ;PS1101.h: 468: static volatile bit CMP1FILTER1 @((unsigned)&CMP1CON1*8)+5;
"469
[v _CMP1FILTER0 `Vb ~T0 @X0 1 s@32044 ]
[; ;PS1101.h: 469: static volatile bit CMP1FILTER0 @((unsigned)&CMP1CON1*8)+4;
"470
[v _CMP1INT1 `Vb ~T0 @X0 1 s@32043 ]
[; ;PS1101.h: 470: static volatile bit CMP1INT1 @((unsigned)&CMP1CON1*8)+3;
"471
[v _CMP1INT0 `Vb ~T0 @X0 1 s@32042 ]
[; ;PS1101.h: 471: static volatile bit CMP1INT0 @((unsigned)&CMP1CON1*8)+2;
"472
[v _CMP1OUTEN `Vb ~T0 @X0 1 s@32041 ]
[; ;PS1101.h: 472: static volatile bit CMP1OUTEN @((unsigned)&CMP1CON1*8)+1;
"473
[v _CMP1HYSEN `Vb ~T0 @X0 1 s@32040 ]
[; ;PS1101.h: 473: static volatile bit CMP1HYSEN @((unsigned)&CMP1CON1*8)+0;
"476
[v _DACCON `Vuc ~T0 @X0 1 s@4004 ]
[; ;PS1101.h: 476: static volatile unsigned char DACCON @0xfa4;
"478
[v _DAC_SEL `Vb ~T0 @X0 1 s@32039 ]
[; ;PS1101.h: 478: static volatile bit DAC_SEL @((unsigned)&DACCON*8)+7;
"479
[v _DACEN `Vb ~T0 @X0 1 s@32038 ]
[; ;PS1101.h: 479: static volatile bit DACEN @((unsigned)&DACCON*8)+6;
"480
[v _DACS5 `Vb ~T0 @X0 1 s@32037 ]
[; ;PS1101.h: 480: static volatile bit DACS5 @((unsigned)&DACCON*8)+5;
"481
[v _DACS4 `Vb ~T0 @X0 1 s@32036 ]
[; ;PS1101.h: 481: static volatile bit DACS4 @((unsigned)&DACCON*8)+4;
"482
[v _DAC3 `Vb ~T0 @X0 1 s@32035 ]
[; ;PS1101.h: 482: static volatile bit DAC3 @((unsigned)&DACCON*8)+3;
"483
[v _DAC2 `Vb ~T0 @X0 1 s@32034 ]
[; ;PS1101.h: 483: static volatile bit DAC2 @((unsigned)&DACCON*8)+2;
"484
[v _DAC1 `Vb ~T0 @X0 1 s@32033 ]
[; ;PS1101.h: 484: static volatile bit DAC1 @((unsigned)&DACCON*8)+1;
"485
[v _DAC0 `Vb ~T0 @X0 1 s@32032 ]
[; ;PS1101.h: 485: static volatile bit DAC0 @((unsigned)&DACCON*8)+0;
"487
[v _ADRESH `Vuc ~T0 @X0 1 s@4003 ]
[; ;PS1101.h: 487: static volatile unsigned char ADRESH @0xfa3;
"488
[v _ADRESL `Vuc ~T0 @X0 1 s@4002 ]
[; ;PS1101.h: 488: static volatile unsigned char ADRESL @0xfa2;
"489
[v _ADCON0 `Vuc ~T0 @X0 1 s@4001 ]
[; ;PS1101.h: 489: static volatile unsigned char ADCON0 @0xfa1;
"491
[v _ADFM `Vb ~T0 @X0 1 s@32015 ]
[; ;PS1101.h: 491: static volatile bit ADFM @((unsigned)&ADCON0*8)+7;
"492
[v _CHS3 `Vb ~T0 @X0 1 s@32013 ]
[; ;PS1101.h: 492: static volatile bit CHS3 @((unsigned)&ADCON0*8)+5;
"493
[v _CHS2 `Vb ~T0 @X0 1 s@32012 ]
[; ;PS1101.h: 493: static volatile bit CHS2 @((unsigned)&ADCON0*8)+4;
"494
[v _CHS1 `Vb ~T0 @X0 1 s@32011 ]
[; ;PS1101.h: 494: static volatile bit CHS1 @((unsigned)&ADCON0*8)+3;
"495
[v _CHS0 `Vb ~T0 @X0 1 s@32010 ]
[; ;PS1101.h: 495: static volatile bit CHS0 @((unsigned)&ADCON0*8)+2;
"496
[v _GO `Vb ~T0 @X0 1 s@32009 ]
[; ;PS1101.h: 496: static volatile bit GO @((unsigned)&ADCON0*8)+1;
"497
[v _DONE `Vb ~T0 @X0 1 s@32009 ]
[; ;PS1101.h: 497: static volatile bit DONE @((unsigned)&ADCON0*8)+1;
"498
[v _ADON `Vb ~T0 @X0 1 s@32008 ]
[; ;PS1101.h: 498: static volatile bit ADON @((unsigned)&ADCON0*8)+0;
"501
[v _ADCON1 `Vuc ~T0 @X0 1 s@4000 ]
[; ;PS1101.h: 501: static volatile unsigned char ADCON1 @0xfa0;
"503
[v _ADVREF0 `Vb ~T0 @X0 1 s@32006 ]
[; ;PS1101.h: 503: static volatile bit ADVREF0 @((unsigned)&ADCON1*8)+6;
"504
[v _ACQT2 `Vb ~T0 @X0 1 s@32005 ]
[; ;PS1101.h: 504: static volatile bit ACQT2 @((unsigned)&ADCON1*8)+5;
"505
[v _ACQT1 `Vb ~T0 @X0 1 s@32004 ]
[; ;PS1101.h: 505: static volatile bit ACQT1 @((unsigned)&ADCON1*8)+4;
"506
[v _ACQT0 `Vb ~T0 @X0 1 s@32003 ]
[; ;PS1101.h: 506: static volatile bit ACQT0 @((unsigned)&ADCON1*8)+3;
"507
[v _ADCS1 `Vb ~T0 @X0 1 s@32001 ]
[; ;PS1101.h: 507: static volatile bit ADCS1 @((unsigned)&ADCON1*8)+1;
"508
[v _ADCS0 `Vb ~T0 @X0 1 s@32000 ]
[; ;PS1101.h: 508: static volatile bit ADCS0 @((unsigned)&ADCON1*8)+0;
"511
[v _BMCST `Vuc ~T0 @X0 1 s@3989 ]
[; ;PS1101.h: 511: static volatile unsigned char BMCST @0xf95;
"513
[v _PA1RSEL `Vb ~T0 @X0 1 s@31919 ]
[; ;PS1101.h: 513: static volatile bit PA1RSEL @((unsigned)&BMCST*8)+7;
"514
[v _PA0RSEL `Vb ~T0 @X0 1 s@31918 ]
[; ;PS1101.h: 514: static volatile bit PA0RSEL @((unsigned)&BMCST*8)+6;
"518
[v _PAPD `Vuc ~T0 @X0 1 s@3988 ]
[; ;PS1101.h: 518: static volatile unsigned char PAPD @0xf94;
"520
[v _PC6PD `Vb ~T0 @X0 1 s@31910 ]
[; ;PS1101.h: 520: static volatile bit PC6PD @((unsigned)&PAPD*8)+6;
"521
[v _PA5PD `Vb ~T0 @X0 1 s@31909 ]
[; ;PS1101.h: 521: static volatile bit PA5PD @((unsigned)&PAPD*8)+5;
"522
[v _PA4PD `Vb ~T0 @X0 1 s@31908 ]
[; ;PS1101.h: 522: static volatile bit PA4PD @((unsigned)&PAPD*8)+4;
"523
[v _PA3PD `Vb ~T0 @X0 1 s@31907 ]
[; ;PS1101.h: 523: static volatile bit PA3PD @((unsigned)&PAPD*8)+3;
"524
[v _PA2PD `Vb ~T0 @X0 1 s@31906 ]
[; ;PS1101.h: 524: static volatile bit PA2PD @((unsigned)&PAPD*8)+2;
"525
[v _PA1PD `Vb ~T0 @X0 1 s@31905 ]
[; ;PS1101.h: 525: static volatile bit PA1PD @((unsigned)&PAPD*8)+1;
"526
[v _PA0PD `Vb ~T0 @X0 1 s@31904 ]
[; ;PS1101.h: 526: static volatile bit PA0PD @((unsigned)&PAPD*8)+0;
"529
[v _PASV `Vuc ~T0 @X0 1 s@3987 ]
[; ;PS1101.h: 529: static volatile unsigned char PASV @0xf93;
"531
[v _PC1SMT `Vb ~T0 @X0 1 s@31902 ]
[; ;PS1101.h: 531: static volatile bit PC1SMT @((unsigned)&PASV*8)+6;
"532
[v _PA5SMT `Vb ~T0 @X0 1 s@31901 ]
[; ;PS1101.h: 532: static volatile bit PA5SMT @((unsigned)&PASV*8)+5;
"533
[v _PA4SMT `Vb ~T0 @X0 1 s@31900 ]
[; ;PS1101.h: 533: static volatile bit PA4SMT @((unsigned)&PASV*8)+4;
"534
[v _PA3SMT `Vb ~T0 @X0 1 s@31899 ]
[; ;PS1101.h: 534: static volatile bit PA3SMT @((unsigned)&PASV*8)+3;
"535
[v _PA2SMT `Vb ~T0 @X0 1 s@31898 ]
[; ;PS1101.h: 535: static volatile bit PA2SMT @((unsigned)&PASV*8)+2;
"536
[v _PA1SMT `Vb ~T0 @X0 1 s@31897 ]
[; ;PS1101.h: 536: static volatile bit PA1SMT @((unsigned)&PASV*8)+1;
"537
[v _PA0SMT `Vb ~T0 @X0 1 s@31896 ]
[; ;PS1101.h: 537: static volatile bit PA0SMT @((unsigned)&PASV*8)+0;
"540
[v _PAOD `Vuc ~T0 @X0 1 s@3986 ]
[; ;PS1101.h: 540: static volatile unsigned char PAOD @0xf92;
"542
[v _PA5OD `Vb ~T0 @X0 1 s@31893 ]
[; ;PS1101.h: 542: static volatile bit PA5OD @((unsigned)&PAOD*8)+5;
"543
[v _PA4OD `Vb ~T0 @X0 1 s@31892 ]
[; ;PS1101.h: 543: static volatile bit PA4OD @((unsigned)&PAOD*8)+4;
"544
[v _PA2OD `Vb ~T0 @X0 1 s@31890 ]
[; ;PS1101.h: 544: static volatile bit PA2OD @((unsigned)&PAOD*8)+2;
"545
[v _PA1OD `Vb ~T0 @X0 1 s@31889 ]
[; ;PS1101.h: 545: static volatile bit PA1OD @((unsigned)&PAOD*8)+1;
"546
[v _PA0OD `Vb ~T0 @X0 1 s@31888 ]
[; ;PS1101.h: 546: static volatile bit PA0OD @((unsigned)&PAOD*8)+0;
"550
[v _PCINTMASK `Vuc ~T0 @X0 1 s@3985 ]
[; ;PS1101.h: 550: static volatile unsigned char PCINTMASK @0xf91;
"552
[v _PC6MSK `Vb ~T0 @X0 1 s@31886 ]
[; ;PS1101.h: 552: static volatile bit PC6MSK @((unsigned)&PCINTMASK*8)+6;
"553
[v _PC5MSK `Vb ~T0 @X0 1 s@31885 ]
[; ;PS1101.h: 553: static volatile bit PC5MSK @((unsigned)&PCINTMASK*8)+5;
"554
[v _PC4MSK `Vb ~T0 @X0 1 s@31884 ]
[; ;PS1101.h: 554: static volatile bit PC4MSK @((unsigned)&PCINTMASK*8)+4;
"555
[v _PC3MSK `Vb ~T0 @X0 1 s@31883 ]
[; ;PS1101.h: 555: static volatile bit PC3MSK @((unsigned)&PCINTMASK*8)+3;
"556
[v _PC2MSK `Vb ~T0 @X0 1 s@31882 ]
[; ;PS1101.h: 556: static volatile bit PC2MSK @((unsigned)&PCINTMASK*8)+2;
"557
[v _PC1MSK `Vb ~T0 @X0 1 s@31881 ]
[; ;PS1101.h: 557: static volatile bit PC1MSK @((unsigned)&PCINTMASK*8)+1;
"558
[v _PC0MSK `Vb ~T0 @X0 1 s@31880 ]
[; ;PS1101.h: 558: static volatile bit PC0MSK @((unsigned)&PCINTMASK*8)+0;
"561
[v _PBINTMASK `Vuc ~T0 @X0 1 s@3984 ]
[; ;PS1101.h: 561: static volatile unsigned char PBINTMASK @0xf90;
"563
[v _PB5MSK `Vb ~T0 @X0 1 s@31877 ]
[; ;PS1101.h: 563: static volatile bit PB5MSK @((unsigned)&PBINTMASK*8)+5;
"564
[v _PB4MSK `Vb ~T0 @X0 1 s@31876 ]
[; ;PS1101.h: 564: static volatile bit PB4MSK @((unsigned)&PBINTMASK*8)+4;
"565
[v _PB3MSK `Vb ~T0 @X0 1 s@31875 ]
[; ;PS1101.h: 565: static volatile bit PB3MSK @((unsigned)&PBINTMASK*8)+3;
"566
[v _PB2MSK `Vb ~T0 @X0 1 s@31874 ]
[; ;PS1101.h: 566: static volatile bit PB2MSK @((unsigned)&PBINTMASK*8)+2;
"567
[v _PB1MSK `Vb ~T0 @X0 1 s@31873 ]
[; ;PS1101.h: 567: static volatile bit PB1MSK @((unsigned)&PBINTMASK*8)+1;
"568
[v _PB0MSK `Vb ~T0 @X0 1 s@31872 ]
[; ;PS1101.h: 568: static volatile bit PB0MSK @((unsigned)&PBINTMASK*8)+0;
"571
[v _PAINTMASK `Vuc ~T0 @X0 1 s@3983 ]
[; ;PS1101.h: 571: static volatile unsigned char PAINTMASK @0xf8f;
"573
[v _PA5MSK `Vb ~T0 @X0 1 s@31869 ]
[; ;PS1101.h: 573: static volatile bit PA5MSK @((unsigned)&PAINTMASK*8)+5;
"574
[v _PA4MSK `Vb ~T0 @X0 1 s@31868 ]
[; ;PS1101.h: 574: static volatile bit PA4MSK @((unsigned)&PAINTMASK*8)+4;
"575
[v _PA3MSK `Vb ~T0 @X0 1 s@31867 ]
[; ;PS1101.h: 575: static volatile bit PA3MSK @((unsigned)&PAINTMASK*8)+3;
"576
[v _PA2MSK `Vb ~T0 @X0 1 s@31866 ]
[; ;PS1101.h: 576: static volatile bit PA2MSK @((unsigned)&PAINTMASK*8)+2;
"577
[v _PA1MSK `Vb ~T0 @X0 1 s@31865 ]
[; ;PS1101.h: 577: static volatile bit PA1MSK @((unsigned)&PAINTMASK*8)+1;
"578
[v _PA0MSK `Vb ~T0 @X0 1 s@31864 ]
[; ;PS1101.h: 578: static volatile bit PA0MSK @((unsigned)&PAINTMASK*8)+0;
"580
[v _TRISC `Vuc ~T0 @X0 1 s@3979 ]
[; ;PS1101.h: 580: static volatile unsigned char TRISC @0xf8b;
"582
[v _TRISC6 `Vb ~T0 @X0 1 s@31838 ]
[; ;PS1101.h: 582: static volatile bit TRISC6 @((unsigned)&TRISC*8)+6;
"583
[v _TRISC5 `Vb ~T0 @X0 1 s@31837 ]
[; ;PS1101.h: 583: static volatile bit TRISC5 @((unsigned)&TRISC*8)+5;
"584
[v _TRISC4 `Vb ~T0 @X0 1 s@31836 ]
[; ;PS1101.h: 584: static volatile bit TRISC4 @((unsigned)&TRISC*8)+4;
"585
[v _TRISC3 `Vb ~T0 @X0 1 s@31835 ]
[; ;PS1101.h: 585: static volatile bit TRISC3 @((unsigned)&TRISC*8)+3;
"586
[v _TRISC2 `Vb ~T0 @X0 1 s@31834 ]
[; ;PS1101.h: 586: static volatile bit TRISC2 @((unsigned)&TRISC*8)+2;
"587
[v _TRISC1 `Vb ~T0 @X0 1 s@31833 ]
[; ;PS1101.h: 587: static volatile bit TRISC1 @((unsigned)&TRISC*8)+1;
"588
[v _TRISC0 `Vb ~T0 @X0 1 s@31832 ]
[; ;PS1101.h: 588: static volatile bit TRISC0 @((unsigned)&TRISC*8)+0;
"591
[v _TRISB `Vuc ~T0 @X0 1 s@3978 ]
[; ;PS1101.h: 591: static volatile unsigned char TRISB @0xf8a;
"593
[v _TRISB5 `Vb ~T0 @X0 1 s@31829 ]
[; ;PS1101.h: 593: static volatile bit TRISB5 @((unsigned)&TRISB*8)+5;
"594
[v _TRISB4 `Vb ~T0 @X0 1 s@31828 ]
[; ;PS1101.h: 594: static volatile bit TRISB4 @((unsigned)&TRISB*8)+4;
"595
[v _TRISB3 `Vb ~T0 @X0 1 s@31827 ]
[; ;PS1101.h: 595: static volatile bit TRISB3 @((unsigned)&TRISB*8)+3;
"596
[v _TRISB2 `Vb ~T0 @X0 1 s@31826 ]
[; ;PS1101.h: 596: static volatile bit TRISB2 @((unsigned)&TRISB*8)+2;
"597
[v _TRISB1 `Vb ~T0 @X0 1 s@31825 ]
[; ;PS1101.h: 597: static volatile bit TRISB1 @((unsigned)&TRISB*8)+1;
"598
[v _TRISB0 `Vb ~T0 @X0 1 s@31824 ]
[; ;PS1101.h: 598: static volatile bit TRISB0 @((unsigned)&TRISB*8)+0;
"601
[v _TRISA `Vuc ~T0 @X0 1 s@3977 ]
[; ;PS1101.h: 601: static volatile unsigned char TRISA @0xf89;
"603
[v _TRISA5 `Vb ~T0 @X0 1 s@31821 ]
[; ;PS1101.h: 603: static volatile bit TRISA5 @((unsigned)&TRISA*8)+5;
"604
[v _TRISA4 `Vb ~T0 @X0 1 s@31820 ]
[; ;PS1101.h: 604: static volatile bit TRISA4 @((unsigned)&TRISA*8)+4;
"605
[v _TRISA3 `Vb ~T0 @X0 1 s@31819 ]
[; ;PS1101.h: 605: static volatile bit TRISA3 @((unsigned)&TRISA*8)+3;
"606
[v _TRISA2 `Vb ~T0 @X0 1 s@31818 ]
[; ;PS1101.h: 606: static volatile bit TRISA2 @((unsigned)&TRISA*8)+2;
"607
[v _TRISA1 `Vb ~T0 @X0 1 s@31817 ]
[; ;PS1101.h: 607: static volatile bit TRISA1 @((unsigned)&TRISA*8)+1;
"608
[v _TRISA0 `Vb ~T0 @X0 1 s@31816 ]
[; ;PS1101.h: 608: static volatile bit TRISA0 @((unsigned)&TRISA*8)+0;
"610
[v _PINC `Vuc ~T0 @X0 1 s@3976 ]
[; ;PS1101.h: 610: static volatile unsigned char PINC @0xf88;
"612
[v _PINC6 `Vb ~T0 @X0 1 s@31814 ]
[; ;PS1101.h: 612: static volatile bit PINC6 @ ((unsigned)&PINC*8)+6;
"613
[v _PINC5 `Vb ~T0 @X0 1 s@31813 ]
[; ;PS1101.h: 613: static volatile bit PINC5 @ ((unsigned)&PINC*8)+5;
"614
[v _PINC4 `Vb ~T0 @X0 1 s@31812 ]
[; ;PS1101.h: 614: static volatile bit PINC4 @ ((unsigned)&PINC*8)+4;
"615
[v _PINC3 `Vb ~T0 @X0 1 s@31811 ]
[; ;PS1101.h: 615: static volatile bit PINC3 @ ((unsigned)&PINC*8)+3;
"616
[v _PINC2 `Vb ~T0 @X0 1 s@31810 ]
[; ;PS1101.h: 616: static volatile bit PINC2 @ ((unsigned)&PINC*8)+2;
"617
[v _PINC1 `Vb ~T0 @X0 1 s@31809 ]
[; ;PS1101.h: 617: static volatile bit PINC1 @ ((unsigned)&PINC*8)+1;
"618
[v _PINC0 `Vb ~T0 @X0 1 s@31808 ]
[; ;PS1101.h: 618: static volatile bit PINC0 @ ((unsigned)&PINC*8)+0;
"620
[v _PINB `Vuc ~T0 @X0 1 s@3975 ]
[; ;PS1101.h: 620: static volatile unsigned char PINB @0xf87;
"622
[v _PINB5 `Vb ~T0 @X0 1 s@31805 ]
[; ;PS1101.h: 622: static volatile bit PINB5 @ ((unsigned)&PINB*8)+5;
"623
[v _PINB4 `Vb ~T0 @X0 1 s@31804 ]
[; ;PS1101.h: 623: static volatile bit PINB4 @ ((unsigned)&PINB*8)+4;
"624
[v _PINB3 `Vb ~T0 @X0 1 s@31803 ]
[; ;PS1101.h: 624: static volatile bit PINB3 @ ((unsigned)&PINB*8)+3;
"625
[v _PINB2 `Vb ~T0 @X0 1 s@31802 ]
[; ;PS1101.h: 625: static volatile bit PINB2 @ ((unsigned)&PINB*8)+2;
"626
[v _PINB1 `Vb ~T0 @X0 1 s@31801 ]
[; ;PS1101.h: 626: static volatile bit PINB1 @ ((unsigned)&PINB*8)+1;
"627
[v _PINB0 `Vb ~T0 @X0 1 s@31800 ]
[; ;PS1101.h: 627: static volatile bit PINB0 @ ((unsigned)&PINB*8)+0;
"629
[v _PINA `Vuc ~T0 @X0 1 s@3974 ]
[; ;PS1101.h: 629: static volatile unsigned char PINA @0xf86;
"631
[v _PINA5 `Vb ~T0 @X0 1 s@31797 ]
[; ;PS1101.h: 631: static volatile bit PINA5 @ ((unsigned)&PINA*8)+5;
"632
[v _PINA4 `Vb ~T0 @X0 1 s@31796 ]
[; ;PS1101.h: 632: static volatile bit PINA4 @ ((unsigned)&PINA*8)+4;
"633
[v _PINA3 `Vb ~T0 @X0 1 s@31795 ]
[; ;PS1101.h: 633: static volatile bit PINA3 @ ((unsigned)&PINA*8)+3;
"634
[v _PINA2 `Vb ~T0 @X0 1 s@31794 ]
[; ;PS1101.h: 634: static volatile bit PINA2 @ ((unsigned)&PINA*8)+2;
"635
[v _PINA1 `Vb ~T0 @X0 1 s@31793 ]
[; ;PS1101.h: 635: static volatile bit PINA1 @ ((unsigned)&PINA*8)+1;
"636
[v _PINA0 `Vb ~T0 @X0 1 s@31792 ]
[; ;PS1101.h: 636: static volatile bit PINA0 @ ((unsigned)&PINA*8)+0;
"638
[v _PCPU `Vuc ~T0 @X0 1 s@3973 ]
[; ;PS1101.h: 638: static volatile unsigned char PCPU @0xf85;
"640
[v _PC6PU `Vb ~T0 @X0 1 s@31790 ]
[; ;PS1101.h: 640: static volatile bit PC6PU @((unsigned)&PCPU*8)+6;
"641
[v _PC5PU `Vb ~T0 @X0 1 s@31789 ]
[; ;PS1101.h: 641: static volatile bit PC5PU @((unsigned)&PCPU*8)+5;
"642
[v _PC4PU `Vb ~T0 @X0 1 s@31788 ]
[; ;PS1101.h: 642: static volatile bit PC4PU @((unsigned)&PCPU*8)+4;
"643
[v _PC3PU `Vb ~T0 @X0 1 s@31787 ]
[; ;PS1101.h: 643: static volatile bit PC3PU @((unsigned)&PCPU*8)+3;
"644
[v _PC2PU `Vb ~T0 @X0 1 s@31786 ]
[; ;PS1101.h: 644: static volatile bit PC2PU @((unsigned)&PCPU*8)+2;
"645
[v _PC1PU `Vb ~T0 @X0 1 s@31785 ]
[; ;PS1101.h: 645: static volatile bit PC1PU @((unsigned)&PCPU*8)+1;
"646
[v _PC0PU `Vb ~T0 @X0 1 s@31784 ]
[; ;PS1101.h: 646: static volatile bit PC0PU @((unsigned)&PCPU*8)+0;
"649
[v _PBPU `Vuc ~T0 @X0 1 s@3972 ]
[; ;PS1101.h: 649: static volatile unsigned char PBPU @0xf84;
"651
[v _PB5PU `Vb ~T0 @X0 1 s@31781 ]
[; ;PS1101.h: 651: static volatile bit PB5PU @((unsigned)&PBPU*8)+5;
"652
[v _PB4PU `Vb ~T0 @X0 1 s@31780 ]
[; ;PS1101.h: 652: static volatile bit PB4PU @((unsigned)&PBPU*8)+4;
"653
[v _PB3PU `Vb ~T0 @X0 1 s@31779 ]
[; ;PS1101.h: 653: static volatile bit PB3PU @((unsigned)&PBPU*8)+3;
"654
[v _PB2PU `Vb ~T0 @X0 1 s@31778 ]
[; ;PS1101.h: 654: static volatile bit PB2PU @((unsigned)&PBPU*8)+2;
"655
[v _PB1PU `Vb ~T0 @X0 1 s@31777 ]
[; ;PS1101.h: 655: static volatile bit PB1PU @((unsigned)&PBPU*8)+1;
"656
[v _PB0PU `Vb ~T0 @X0 1 s@31776 ]
[; ;PS1101.h: 656: static volatile bit PB0PU @((unsigned)&PBPU*8)+0;
"659
[v _PAPU `Vuc ~T0 @X0 1 s@3971 ]
[; ;PS1101.h: 659: static volatile unsigned char PAPU @0xf83;
"661
[v _PA5PU `Vb ~T0 @X0 1 s@31773 ]
[; ;PS1101.h: 661: static volatile bit PA5PU @((unsigned)&PAPU*8)+5;
"662
[v _PA4PU `Vb ~T0 @X0 1 s@31772 ]
[; ;PS1101.h: 662: static volatile bit PA4PU @((unsigned)&PAPU*8)+4;
"663
[v _PA2PU `Vb ~T0 @X0 1 s@31770 ]
[; ;PS1101.h: 663: static volatile bit PA2PU @((unsigned)&PAPU*8)+2;
"664
[v _PA1PU `Vb ~T0 @X0 1 s@31769 ]
[; ;PS1101.h: 664: static volatile bit PA1PU @((unsigned)&PAPU*8)+1;
"665
[v _PA0PU `Vb ~T0 @X0 1 s@31768 ]
[; ;PS1101.h: 665: static volatile bit PA0PU @((unsigned)&PAPU*8)+0;
"667
[v _PORTC `Vuc ~T0 @X0 1 s@3970 ]
[; ;PS1101.h: 667: static volatile unsigned char PORTC @0xf82;
"669
[v _PC6 `Vb ~T0 @X0 1 s@31766 ]
[; ;PS1101.h: 669: static volatile bit PC6 @((unsigned)&PORTC*8)+6;
"670
[v _PC5 `Vb ~T0 @X0 1 s@31765 ]
[; ;PS1101.h: 670: static volatile bit PC5 @((unsigned)&PORTC*8)+5;
"671
[v _PC4 `Vb ~T0 @X0 1 s@31764 ]
[; ;PS1101.h: 671: static volatile bit PC4 @((unsigned)&PORTC*8)+4;
"672
[v _PC3 `Vb ~T0 @X0 1 s@31763 ]
[; ;PS1101.h: 672: static volatile bit PC3 @((unsigned)&PORTC*8)+3;
"673
[v _PC2 `Vb ~T0 @X0 1 s@31762 ]
[; ;PS1101.h: 673: static volatile bit PC2 @((unsigned)&PORTC*8)+2;
"674
[v _PC1 `Vb ~T0 @X0 1 s@31761 ]
[; ;PS1101.h: 674: static volatile bit PC1 @((unsigned)&PORTC*8)+1;
"675
[v _PC0 `Vb ~T0 @X0 1 s@31760 ]
[; ;PS1101.h: 675: static volatile bit PC0 @((unsigned)&PORTC*8)+0;
"678
[v _PORTB `Vuc ~T0 @X0 1 s@3969 ]
[; ;PS1101.h: 678: static volatile unsigned char PORTB @0xf81;
"680
[v _PB5 `Vb ~T0 @X0 1 s@31757 ]
[; ;PS1101.h: 680: static volatile bit PB5 @((unsigned)&PORTB*8)+5;
"681
[v _PB4 `Vb ~T0 @X0 1 s@31756 ]
[; ;PS1101.h: 681: static volatile bit PB4 @((unsigned)&PORTB*8)+4;
"682
[v _PB3 `Vb ~T0 @X0 1 s@31755 ]
[; ;PS1101.h: 682: static volatile bit PB3 @((unsigned)&PORTB*8)+3;
"683
[v _PB2 `Vb ~T0 @X0 1 s@31754 ]
[; ;PS1101.h: 683: static volatile bit PB2 @((unsigned)&PORTB*8)+2;
"684
[v _PB1 `Vb ~T0 @X0 1 s@31753 ]
[; ;PS1101.h: 684: static volatile bit PB1 @((unsigned)&PORTB*8)+1;
"685
[v _PB0 `Vb ~T0 @X0 1 s@31752 ]
[; ;PS1101.h: 685: static volatile bit PB0 @((unsigned)&PORTB*8)+0;
"687
[v _PORTA `Vuc ~T0 @X0 1 s@3968 ]
[; ;PS1101.h: 687: static volatile unsigned char PORTA @0xf80;
"689
[v _PA5 `Vb ~T0 @X0 1 s@31749 ]
[; ;PS1101.h: 689: static volatile bit PA5 @((unsigned)&PORTA*8)+5;
"690
[v _PA4 `Vb ~T0 @X0 1 s@31748 ]
[; ;PS1101.h: 690: static volatile bit PA4 @((unsigned)&PORTA*8)+4;
"691
[v _PA3 `Vb ~T0 @X0 1 s@31747 ]
[; ;PS1101.h: 691: static volatile bit PA3 @((unsigned)&PORTA*8)+3;
"692
[v _PA2 `Vb ~T0 @X0 1 s@31746 ]
[; ;PS1101.h: 692: static volatile bit PA2 @((unsigned)&PORTA*8)+2;
"693
[v _PA1 `Vb ~T0 @X0 1 s@31745 ]
[; ;PS1101.h: 693: static volatile bit PA1 @((unsigned)&PORTA*8)+1;
"694
[v _PA0 `Vb ~T0 @X0 1 s@31744 ]
[; ;PS1101.h: 694: static volatile bit PA0 @((unsigned)&PORTA*8)+0;
[; ;task.h: 10: typedef struct task{
[; ;task.h: 11: unsigned char id;
[; ;task.h: 12: unsigned int interval;
[; ;task.h: 13: unsigned int counter;
[; ;task.h: 14: unsigned char active;
[; ;task.h: 15: unsigned char ready;
[; ;task.h: 16: unsigned char maxSuc;
[; ;task.h: 17: unsigned char sucCnt;
[; ;task.h: 18: } task;
[; ;task.h: 20: void task_init(void) ;
[; ;task.h: 22: signed char add_task(unsigned char id, unsigned long interval_ms,unsigned char suc_max);
[; ;task.h: 26: void find_task(task* task_);
[; ;task.h: 28: signed char add_task_id(unsigned char id, unsigned long interval_ms,unsigned char suc_max,signed char task_id);
[; ;task.h: 38: extern task task_list[8];
[; ;cb.h: 5: extern unsigned char zz;
[; ;cb.h: 7: unsigned char get_load(void);
[; ;cb.h: 8: void cb_task(task* task_);
[; ;cb.h: 14: extern unsigned char cb_o;
[; ;cb.h: 16: extern unsigned char yd;
[; ;chrg.h: 10: void chrg_task(task* task_);
[; ;chrg.h: 13: extern unsigned char chrg_num;
[; ;ui.h: 23: typedef union ui_buff_{
[; ;ui.h: 25: struct {
[; ;ui.h: 26: unsigned char buf;
[; ;ui.h: 27: };
[; ;ui.h: 29: struct {
[; ;ui.h: 30: unsigned a : 1;
[; ;ui.h: 31: unsigned b : 1;
[; ;ui.h: 32: unsigned c : 1;
[; ;ui.h: 33: unsigned d : 1;
[; ;ui.h: 34: unsigned e : 1;
[; ;ui.h: 35: unsigned f : 1;
[; ;ui.h: 36: unsigned g : 1;
[; ;ui.h: 37: unsigned h : 1;
[; ;ui.h: 38: };
[; ;ui.h: 40: struct {
[; ;ui.h: 41: unsigned j0 : 1;
[; ;ui.h: 42: unsigned j1 : 1;
[; ;ui.h: 43: unsigned j2 : 1;
[; ;ui.h: 44: unsigned j3 : 1;
[; ;ui.h: 45: unsigned j4 : 1;
[; ;ui.h: 46: unsigned j5 : 1;
[; ;ui.h: 47: unsigned j6 : 1;
[; ;ui.h: 48: unsigned j7 : 1;
[; ;ui.h: 49: };
[; ;ui.h: 51: struct {
[; ;ui.h: 52: unsigned j8 : 1;
[; ;ui.h: 53: unsigned j9 : 1;
[; ;ui.h: 54: };
[; ;ui.h: 56: }ui_buff_;
[; ;ui.h: 57: typedef struct ui_
[; ;ui.h: 58: {
[; ;ui.h: 59: unsigned char w ;
[; ;ui.h: 60: unsigned char u ;
[; ;ui.h: 61: unsigned char q ;
[; ;ui.h: 62: unsigned char num1 ;
[; ;ui.h: 63: unsigned char num2 ;
[; ;ui.h: 64: unsigned char ou_d ;
[; ;ui.h: 65: unsigned char wa ;
[; ;ui.h: 66: unsigned char ts ;
[; ;ui.h: 67: unsigned char yd ;
[; ;ui.h: 68: unsigned char dian ;
[; ;ui.h: 69: unsigned char cnt ;
[; ;ui.h: 70: } ui_;
[; ;ui.h: 73: typedef struct ui__
[; ;ui.h: 74: {
[; ;ui.h: 75: unsigned char w1 ;
[; ;ui.h: 76: unsigned char w2 ;
[; ;ui.h: 77: unsigned char cnt ;
[; ;ui.h: 78: unsigned char n ;
[; ;ui.h: 79: unsigned char ts ;
[; ;ui.h: 80: } ui__;
[; ;ui.h: 82: typedef struct tim_ui_
[; ;ui.h: 83: {
[; ;ui.h: 84: unsigned char cnt ;
[; ;ui.h: 85: unsigned char ok ;
[; ;ui.h: 86: } tim_ui_;
[; ;ui.h: 152: void ui_cb(task* task_);
[; ;ui.h: 154: void ui_chrg(task* task_);
[; ;ui.h: 156: void ui_chrgfree(task* task_);
[; ;ui.h: 158: void ui_chrgfull(task* task_);
[; ;ui.h: 160: void ui_smoing(task* task_);
[; ;ui.h: 164: void ui_kl(task* task_);
[; ;ui.h: 166: void ui_ts_on(task* task_);
[; ;ui.h: 168: void ui_ts_off(task* task_);
[; ;ui.h: 170: void ui_timout(task* task_);
[; ;ui.h: 172: void ui_begin(task* task_);
[; ;ui.h: 174: void new_nixie(void) ;
[; ;ui.h: 176: void ldz(unsigned char a);
[; ;ui.h: 179: void ui_dl_getup(task* task_);
[; ;ui.h: 181: void ui_smoend(task* task_);
[; ;ui.h: 192: extern ui__ ui_ld;
[; ;ui.h: 193: extern volatile tim_ui_ tim_ui;
[; ;ui.h: 194: extern volatile unsigned char nixie_z[9][2];
[; ;ui.h: 195: extern volatile ui_ ui;
[; ;ui.h: 196: extern signed char ui_id;
[; ;ui.h: 197: extern volatile union ui_buff_ ui_buff[12];
[; ;pwm.h: 6: typedef struct pwm_
[; ;pwm.h: 7: {
[; ;pwm.h: 8: unsigned char duty;
[; ;pwm.h: 9: unsigned char duty_t;
[; ;pwm.h: 10: unsigned char adc_ok;
[; ;pwm.h: 11: unsigned char load_flag;
[; ;pwm.h: 12: unsigned char dl_t;
[; ;pwm.h: 13: unsigned int bat_t;
[; ;pwm.h: 14: unsigned int load_t;
[; ;pwm.h: 23: } pwm_;
[; ;pwm.h: 24: extern pwm_ pwm;
[; ;si_mic.h: 4: typedef struct si_mic_state_
[; ;si_mic.h: 5: {
[; ;si_mic.h: 6: unsigned char o;
[; ;si_mic.h: 9: } si_mic_state_;
[; ;si_mic.h: 11: typedef struct si_mic_flag_
[; ;si_mic.h: 12: {
[; ;si_mic.h: 13: unsigned char dl;
[; ;si_mic.h: 14: unsigned char kl;
[; ;si_mic.h: 15: unsigned char dl_zt;
[; ;si_mic.h: 16: unsigned char kl_zt;
[; ;si_mic.h: 17: unsigned char smo_init;
[; ;si_mic.h: 18: } si_mic_flag_;
[; ;si_mic.h: 20: typedef struct si_mic_cnt_
[; ;si_mic.h: 21: {
[; ;si_mic.h: 25: } si_mic_cnt_;
[; ;si_mic.h: 26: extern unsigned char pw;
[; ;si_mic.h: 27: extern si_mic_flag_ si_mic_flag;
[; ;si_mic.h: 28: extern signed char si_mic_task_id;
[; ;si_mic.h: 29: extern unsigned long pw_t;
[; ;si_mic.h: 30: extern unsigned char lowbat_init;
[; ;si_mic.h: 32: void si_mic_task(task* task_);
[; ;si_mic.h: 33: extern unsigned char cb_ui_flag;
[; ;sleep.h: 8: void sleep_task(task* task_);
[; ;sleep.h: 10: void sleep_mode(void);
[; ;tim.h: 4: typedef struct tim_state_
[; ;tim.h: 5: {
[; ;tim.h: 10: } tim_state_;
[; ;tim.h: 12: typedef struct tim_flag_
[; ;tim.h: 13: {
[; ;tim.h: 14: unsigned char timflag;
[; ;tim.h: 16: } tim_flag_;
[; ;tim.h: 18: typedef struct tim_cnt_
[; ;tim.h: 19: {
[; ;tim.h: 20: unsigned int cnt;
[; ;tim.h: 21: unsigned int timercnt;
[; ;tim.h: 24: } tim_cnt_;
[; ;tim.h: 26: extern tim_cnt_ tim_cnt;
[; ;tim.h: 27: extern tim_flag_ tim_flag;
[; ;tim.h: 29: signed char tim_cnt_fuc(unsigned int ms,unsigned char lab);
[; ;bat.h: 7: typedef struct _bat
[; ;bat.h: 8: {
[; ;bat.h: 9: unsigned char dian;
[; ;bat.h: 10: unsigned int bat;
[; ;bat.h: 11: } _bat;
[; ;bat.h: 12: extern _bat bat;
[; ;bat.h: 20: void bat_task(task* task_);
[; ;bat.h: 22: unsigned int get_bat(void);
[; ;key.h: 11: void key_task(task* task_);
[; ;key.h: 13: extern unsigned char ts;
"34 .\src\main.c
[; ;main.c: 34: asm("\tpsect config,class=CONFIG"); asm("global config_word" "1"); asm("\torg (""1""-1)*2"); asm("config_word" "1"":"); asm("\tdw ""0xFFFF & 0xFFFF & 0xFFFF & 0xFFFF & 0xFFFC");
[; <" 	psect config,class=CONFIG ;# ">
[; <" global config_word1 ;# ">
[; <" 	org (1-1)*2 ;# ">
[; <" config_word1: ;# ">
[; <" 	dw 0xFFFF & 0xFFFF & 0xFFFF & 0xFFFF & 0xFFFC ;# ">
"36
[; ;main.c: 36: asm("\tpsect config,class=CONFIG"); asm("global config_word" "2"); asm("\torg (""2""-1)*2"); asm("config_word" "2"":"); asm("\tdw ""0XFF7F & 0XFFBF & 0xFFEF & 0xFFF7 & 0xFFFF");
[; <" 	psect config,class=CONFIG ;# ">
[; <" global config_word2 ;# ">
[; <" 	org (2-1)*2 ;# ">
[; <" config_word2: ;# ">
[; <" 	dw 0XFF7F & 0XFFBF & 0xFFEF & 0xFFF7 & 0xFFFF ;# ">
"40
[v _pwm_flag `uc ~T0 @X0 1 e ]
[i _pwm_flag
-> -> 0 `i `uc
]
[; ;main.c: 40: unsigned char pwm_flag=0;
"41
[v _adc_flag `uc ~T0 @X0 1 e ]
[i _adc_flag
-> -> 0 `i `uc
]
[; ;main.c: 41: unsigned char adc_flag=0;
"42
[v _adc_cnt `uc ~T0 @X0 1 e ]
[i _adc_cnt
-> -> 0 `i `uc
]
[; ;main.c: 42: unsigned char adc_cnt=0;
"43
[v _adc_begin `uc ~T0 @X0 1 e ]
[i _adc_begin
-> -> 0 `i `uc
]
[; ;main.c: 43: unsigned char adc_begin=0;
"44
[v _cfg_flag `uc ~T0 @X0 1 e ]
[i _cfg_flag
-> -> 1 `i `uc
]
[; ;main.c: 44: unsigned char cfg_flag=1;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef unsigned long uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef unsigned int uintptr_t;
"69
[v _pwm_cnt `uc ~T0 @X0 1 e ]
[i _pwm_cnt
-> -> 0 `i `uc
]
[; ;main.c: 69: unsigned char pwm_cnt=0;
"70
[v _pwm_bat `ui ~T0 @X0 1 e ]
[i _pwm_bat
-> -> 300 `i `ui
]
[; ;main.c: 70: unsigned int pwm_bat=300;
"71
[v _main `(v ~T0 @X0 1 ef ]
"72
{
[; ;main.c: 71: void main(void)
[; ;main.c: 72: {
[e :U _main ]
[f ]
[; ;main.c: 73: gpio_init();
"73
[e ( _gpio_init ..  ]
[; ;main.c: 74: timer0_init();
"74
[e ( _timer0_init ..  ]
[; ;main.c: 76: timer1_init();
"76
[e ( _timer1_init ..  ]
[; ;main.c: 77: cmp0_init();
"77
[e ( _cmp0_init ..  ]
[; ;main.c: 78: timer2_init();
"78
[e ( _timer2_init ..  ]
[; ;main.c: 79: task_init();
"79
[e ( _task_init ..  ]
[; ;main.c: 85: cb_o=PINB1;
"85
[e = _cb_o -> -> _PINB1 `i `uc ]
[; ;main.c: 159: ui_id=6;
"159
[e = _ui_id -> -> 6 `i `c ]
[; ;main.c: 160: add_task_id(9,40,0,0);
"160
[e ( _add_task_id (4 , , , -> -> 9 `i `uc -> -> -> 40 `i `l `ul -> -> 0 `i `uc -> -> 0 `i `c ]
[; ;main.c: 162: add_task_id(14,1000,0,1);
"162
[e ( _add_task_id (4 , , , -> -> 14 `i `uc -> -> -> 1000 `i `l `ul -> -> 0 `i `uc -> -> 1 `i `c ]
"163
[v _b_ `ui ~T0 @X0 1 a ]
[; ;main.c: 163: unsigned int b_=get_bat();
[e = _b_ ( _get_bat ..  ]
[; ;main.c: 165: if((bat.bat>b_)||((bat.bat+50)<=b_))
"165
[e $ ! || > . _bat 1 _b_ <= + . _bat 1 -> -> 50 `i `ui _b_ 19  ]
[; ;main.c: 166: {
"166
{
[; ;main.c: 167: bat.bat=b_;
"167
[e = . _bat 1 _b_ ]
"168
}
[e :U 19 ]
[; ;main.c: 168: }
[; ;main.c: 169: if( bat.bat<=317)
"169
[e $ ! <= . _bat 1 -> -> 317 `i `ui 20  ]
[; ;main.c: 170: {
"170
{
[; ;main.c: 171: bat.dian=0;
"171
[e = . _bat 0 -> -> 0 `i `uc ]
[; ;main.c: 173: chrg_num=0;
"173
[e = _chrg_num -> -> 0 `i `uc ]
"176
}
[; ;main.c: 176: }
[e $U 21  ]
"177
[e :U 20 ]
[; ;main.c: 177: else if ( bat.bat<=345)
[e $ ! <= . _bat 1 -> -> 345 `i `ui 22  ]
[; ;main.c: 178: {
"178
{
[; ;main.c: 179: bat.dian=1;
"179
[e = . _bat 0 -> -> 1 `i `uc ]
[; ;main.c: 181: chrg_num=15;
"181
[e = _chrg_num -> -> 15 `i `uc ]
"183
}
[; ;main.c: 183: }
[e $U 23  ]
"184
[e :U 22 ]
[; ;main.c: 184: else if ( bat.bat<=370)
[e $ ! <= . _bat 1 -> -> 370 `i `ui 24  ]
[; ;main.c: 185: {
"185
{
[; ;main.c: 186: bat.dian=2;
"186
[e = . _bat 0 -> -> 2 `i `uc ]
[; ;main.c: 188: chrg_num=40;
"188
[e = _chrg_num -> -> 40 `i `uc ]
"190
}
[; ;main.c: 190: }
[e $U 25  ]
"191
[e :U 24 ]
[; ;main.c: 191: else if ( bat.bat<=390)
[e $ ! <= . _bat 1 -> -> 390 `i `ui 26  ]
[; ;main.c: 192: {
"192
{
[; ;main.c: 193: bat.dian=3;
"193
[e = . _bat 0 -> -> 3 `i `uc ]
[; ;main.c: 195: chrg_num=65;
"195
[e = _chrg_num -> -> 65 `i `uc ]
"197
}
[; ;main.c: 197: }
[e $U 27  ]
"198
[e :U 26 ]
[; ;main.c: 198: else
[; ;main.c: 199: {
"199
{
[; ;main.c: 200: bat.dian=4;
"200
[e = . _bat 0 -> -> 4 `i `uc ]
[; ;main.c: 202: chrg_num=85;
"202
[e = _chrg_num -> -> 85 `i `uc ]
"204
}
[e :U 27 ]
[e :U 25 ]
[e :U 23 ]
[e :U 21 ]
[; ;main.c: 204: }
[; ;main.c: 213: if((get_bat()<=330)&&PINA4)
"213
[e $ ! && <= ( _get_bat ..  -> -> 330 `i `ui _PINA4 28  ]
[; ;main.c: 214: {
"214
{
[; ;main.c: 215: bat.bat=315;
"215
[e = . _bat 1 -> -> 315 `i `ui ]
[; ;main.c: 216: bat.dian=0;
"216
[e = . _bat 0 -> -> 0 `i `uc ]
[; ;main.c: 217: pwm.duty=0;
"217
[e = . _pwm 0 -> -> 0 `i `uc ]
[; ;main.c: 218: lowbat_init=0;
"218
[e = _lowbat_init -> -> 0 `i `uc ]
"219
}
[e :U 28 ]
[; ;main.c: 219: }
[; ;main.c: 223: add_task_id(13,40,0,2);
"223
[e ( _add_task_id (4 , , , -> -> 13 `i `uc -> -> -> 40 `i `l `ul -> -> 0 `i `uc -> -> 2 `i `c ]
[; ;main.c: 224: add_task_id(12,100,0,3);
"224
[e ( _add_task_id (4 , , , -> -> 12 `i `uc -> -> -> 100 `i `l `ul -> -> 0 `i `uc -> -> 3 `i `c ]
[; ;main.c: 225: add_task_id(11,70,0,4);
"225
[e ( _add_task_id (4 , , , -> -> 11 `i `uc -> -> -> 70 `i `l `ul -> -> 0 `i `uc -> -> 4 `i `c ]
[; ;main.c: 226: add_task_id(15,200,0,5);
"226
[e ( _add_task_id (4 , , , -> -> 15 `i `uc -> -> -> 200 `i `l `ul -> -> 0 `i `uc -> -> 5 `i `c ]
[; ;main.c: 229: add_task_id(16,300,3,ui_id);
"229
[e ( _add_task_id (4 , , , -> -> 16 `i `uc -> -> -> 300 `i `l `ul -> -> 3 `i `uc _ui_id ]
[; ;main.c: 232: pwm.load_t=300;
"232
[e = . _pwm 6 -> -> 300 `i `ui ]
[; ;main.c: 233: yd=PINB1;
"233
[e = _yd -> -> _PINB1 `i `uc ]
[; ;main.c: 266: while(1)
"266
[e :U 30 ]
[; ;main.c: 267: {
"267
{
[; ;main.c: 268: if(task_list[0].active && task_list[0].ready) { GIE=0;PEIE=0; task_list[0].ready = 0; GIE=1;PEIE=1; si_mic_task(&task_list[0]); if(task_list[0].maxSuc) { task_list[0].sucCnt++; if(task_list[0].sucCnt==task_list[0].maxSuc) { task_list[0].active=0; } }
"268
[e $ ! && != -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 32  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _si_mic_task (1 &U *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 33  ]
{
[e ++ . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 34  ]
{
[e = . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 34 ]
}
[e :U 33 ]
}
[e $U 35  ]
[e :U 32 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 36  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _bat_task (1 &U *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 37  ]
{
[e ++ . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 38  ]
{
[e = . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 38 ]
}
[e :U 37 ]
}
[e $U 39  ]
[e :U 36 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 40  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _key_task (1 &U *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 41  ]
{
[e ++ . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 42  ]
{
[e = . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 42 ]
}
[e :U 41 ]
}
[e $U 43  ]
[e :U 40 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 44  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _chrg_task (1 &U *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 45  ]
{
[e ++ . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 46  ]
{
[e = . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 46 ]
}
[e :U 45 ]
}
[e :U 44 ]
[e :U 43 ]
[e :U 39 ]
[e :U 35 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 47  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _cb_task (1 &U *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 48  ]
{
[e ++ . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 49  ]
{
[e = . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 49 ]
}
[e :U 48 ]
}
[e $U 50  ]
[e :U 47 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 51  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _sleep_task (1 &U *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 52  ]
{
[e ++ . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 53  ]
{
[e = . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 53 ]
}
[e :U 52 ]
}
[e $U 54  ]
[e :U 51 ]
[e $ ! && != -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i != -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 `i -> -> -> 0 `i `uc `i 55  ]
{
[e = _GIE -> -> 0 `i `b ]
[e = _PEIE -> -> 0 `i `b ]
[e = . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 0 `i `uc ]
[e = _GIE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e ( _find_task (1 &U *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i -> -> -> 0 `i `uc `i 56  ]
{
[e ++ . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 -> -> 1 `i `uc ]
[e $ ! == -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 6 `i -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 5 `i 57  ]
{
[e = . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 -> -> 0 `i `uc ]
}
[e :U 57 ]
}
[e :U 56 ]
}
[e :U 55 ]
[e :U 54 ]
[e :U 50 ]
[; ;main.c: 269: if(pwm_flag)
"269
[e $ ! != -> _pwm_flag `i -> -> -> 0 `i `uc `i 58  ]
[; ;main.c: 270: {
"270
{
[; ;main.c: 271: pwm_flag=0;
"271
[e = _pwm_flag -> -> 0 `i `uc ]
[; ;main.c: 272: if(pwm.duty) { if(pwm.duty<100) { PR3=pwm.duty_t; TMR3=0; T3CON0=0x9b;TMR3IF=0;TMR3IE=1;PEIE=1;GIE=1;TMR3ON=1; PA0=0; CMP0IF=0;CMP0IE=1; } else { PA0=0; CMP0IF=0;CMP0IE=1; } adc_flag=1; } else { PA0=1; CMP0IE=0;CMP0IF=0; };
"272
[e $ ! != -> . _pwm 0 `i -> -> -> 0 `i `uc `i 59  ]
{
[e $ ! < -> . _pwm 0 `i -> 100 `i 60  ]
{
[e = _PR3 . _pwm 1 ]
[e = _TMR3 -> -> 0 `i `uc ]
[e = _T3CON0 -> -> 155 `i `uc ]
[e = _TMR3IF -> -> 0 `i `b ]
[e = _TMR3IE -> -> 1 `i `b ]
[e = _PEIE -> -> 1 `i `b ]
[e = _GIE -> -> 1 `i `b ]
[e = _TMR3ON -> -> 1 `i `b ]
[e = _PA0 -> -> 0 `i `b ]
[e = _CMP0IF -> -> 0 `i `b ]
[e = _CMP0IE -> -> 1 `i `b ]
}
[e $U 61  ]
[e :U 60 ]
{
[e = _PA0 -> -> 0 `i `b ]
[e = _CMP0IF -> -> 0 `i `b ]
[e = _CMP0IE -> -> 1 `i `b ]
}
[e :U 61 ]
[e = _adc_flag -> -> 1 `i `uc ]
}
[e $U 62  ]
[e :U 59 ]
{
[e = _PA0 -> -> 1 `i `b ]
[e = _CMP0IE -> -> 0 `i `b ]
[e = _CMP0IF -> -> 0 `i `b ]
}
[e :U 62 ]
"273
}
[e :U 58 ]
[; ;main.c: 273: }
[; ;main.c: 274: if(tim_ui.ok)
"274
[e $ ! != -> . _tim_ui 1 `i -> -> -> 0 `i `Vuc `i 63  ]
[; ;main.c: 275: {
"275
{
[; ;main.c: 276: TRISC0=1; TRISC1=1; TRISC2=1; TRISC3=1; TRISC4=1; TRISC5=1; TRISB5=1; TRISB4=1; TRISB3=1; TRISB2=1; PME=0; T2CON0=4; T2CON1=2;
"276
[e = _TRISC0 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 1 `i `b ]
[e = _PME -> -> 0 `i `uc ]
[e = _T2CON0 -> -> 4 `i `uc ]
[e = _T2CON1 -> -> 2 `i `uc ]
[; ;main.c: 277: if(adc_begin)
"277
[e $ ! != -> _adc_begin `i -> -> -> 0 `i `uc `i 64  ]
[; ;main.c: 278: {
"278
{
[; ;main.c: 281: adc_begin=0;
"281
[e = _adc_begin -> -> 0 `i `uc ]
[; ;main.c: 286: ADCON1=0x60;
"286
[e = _ADCON1 -> -> 96 `i `uc ]
[; ;main.c: 288: ADCON0=0x39; ADIF=0; ADIE=0; GO=1; while(GO==1);
"288
[e = _ADCON0 -> -> 57 `i `uc ]
[e = _ADIF -> -> 0 `i `b ]
[e = _ADIE -> -> 0 `i `b ]
[e = _GO -> -> 1 `i `b ]
[e $U 65  ]
[e :U 66 ]
[e :U 65 ]
[e $ == -> _GO `i -> 1 `i 66  ]
[e :U 67 ]
[; ;main.c: 293: ADIF=0;
"293
[e = _ADIF -> -> 0 `i `b ]
[; ;main.c: 294: pwm.bat_t=((ADRESH&0x0f)<<8)|ADRESL;
"294
[e = . _pwm 5 -> | << & -> _ADRESH `i -> 15 `i -> 8 `i -> _ADRESL `i `ui ]
[; ;main.c: 299: ADCON1=0x60;
"299
[e = _ADCON1 -> -> 96 `i `uc ]
[; ;main.c: 301: ADCON0=0x15;
"301
[e = _ADCON0 -> -> 21 `i `uc ]
[; ;main.c: 302: ADIF=0;
"302
[e = _ADIF -> -> 0 `i `b ]
[; ;main.c: 303: ADIE=0;
"303
[e = _ADIE -> -> 0 `i `b ]
[; ;main.c: 304: GO=1;
"304
[e = _GO -> -> 1 `i `b ]
[; ;main.c: 305: while(GO==1);
"305
[e $U 68  ]
[e :U 69 ]
[e :U 68 ]
[e $ == -> _GO `i -> 1 `i 69  ]
[e :U 70 ]
[; ;main.c: 306: ADIF=0;
"306
[e = _ADIF -> -> 0 `i `b ]
[; ;main.c: 307: pwm.load_t=((ADRESH&0x0f)<<8)|ADRESL;
"307
[e = . _pwm 6 -> | << & -> _ADRESH `i -> 15 `i -> 8 `i -> _ADRESL `i `ui ]
[; ;main.c: 308: pwm.adc_ok=1;
"308
[e = . _pwm 2 -> -> 1 `i `uc ]
[; ;main.c: 309: if( pwm.load_t>=4094)
"309
[e $ ! >= . _pwm 6 -> -> 4094 `i `ui 71  ]
[; ;main.c: 310: {
"310
{
[; ;main.c: 311: si_mic_flag.kl=1;
"311
[e = . _si_mic_flag 1 -> -> 1 `i `uc ]
[; ;main.c: 312: pwm.duty=0;
"312
[e = . _pwm 0 -> -> 0 `i `uc ]
[; ;main.c: 313: CMP0IE=0;CMP0IF=0;
"313
[e = _CMP0IE -> -> 0 `i `b ]
[e = _CMP0IF -> -> 0 `i `b ]
"315
}
[e :U 71 ]
"317
}
[e :U 64 ]
[; ;main.c: 315: }
[; ;main.c: 317: }
[; ;main.c: 322: switch (tim_ui.cnt) { case 0: if(ui_ld.n>0){ if(ui_ld.n<10){HBPWMOE00=1;POLS=0xff;DUTY20=ui_ld.n<<3;}; PC0=0;TRISC0=0; if(ui_buff[0].a ){PC1=1;TRISC1=0;}; if(ui_buff[0].b ){PC2=1;TRISC2=0;}; if(ui_buff[0].c ){PC3=1;TRISC3=0;}; if(ui_buff[0].d ){PC4=1
"322
[e $U 73  ]
{
[e :U 74 ]
[e $ ! > -> . _ui_ld 3 `i -> 0 `i 75  ]
{
[e $ ! < -> . _ui_ld 3 `i -> 10 `i 76  ]
{
[e = _HBPWMOE00 -> -> 1 `i `b ]
[e = _POLS -> -> 255 `i `uc ]
[e = _DUTY20 -> << -> . _ui_ld 3 `i -> 3 `i `uc ]
}
[e :U 76 ]
[e = _PC0 -> -> 0 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 77  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 77 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 78  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 78 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 79  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 79 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 80  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 80 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 81  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 81 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 82  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 82 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 83  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 83 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 0 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 84  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 84 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 0 `i -> -> -> 0 `i `Vuc `i 85  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 85 ]
}
[e :U 75 ]
[e $U 72  ]
[e :U 86 ]
[e $ ! > -> . _ui_ld 3 `i -> 0 `i 87  ]
{
[e $ ! < -> . _ui_ld 3 `i -> 10 `i 88  ]
{
[e = _HBPWMOE01 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY20 -> << -> . _ui_ld 3 `i -> 3 `i `uc ]
}
[e :U 88 ]
[e = _PC1 -> -> 0 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 89  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 89 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 90  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 90 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 91  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 91 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 92  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 92 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 93  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 93 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 94  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 94 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 95  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 95 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 1 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 96  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 96 ]
}
[e :U 87 ]
[e $U 72  ]
[e :U 97 ]
[e $ ! > -> . _ui_ld 4 `i -> 0 `i 98  ]
{
[e $ ! < -> . _ui_ld 4 `i -> 10 `i 99  ]
{
[e = _HBPWMOE01 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY20 -> << -> . _ui_ld 4 `i -> 3 `i `uc ]
}
[e :U 99 ]
[e = _PC1 -> -> 0 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 1 `i -> -> -> 0 `i `Vuc `i 100  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 100 ]
}
[e :U 98 ]
[e $U 72  ]
[e :U 101 ]
[e $ ! > -> . _ui_ld 0 `i -> 0 `i 102  ]
{
[e $ ! < -> . _ui_ld 0 `i -> 10 `i 103  ]
{
[e = _HBPWMOE10 -> -> 1 `i `b ]
[e = _POLS -> -> 255 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 0 `i -> 3 `i `uc ]
}
[e :U 103 ]
[e = _PC2 -> -> 0 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 104  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 104 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 105  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 105 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 106  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 106 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 107  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 107 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 108  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 108 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 109  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 109 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 110  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 110 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 2 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 111  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 111 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 2 `i -> -> -> 0 `i `Vuc `i 112  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 112 ]
}
[e :U 102 ]
[e $U 72  ]
[e :U 113 ]
[e $ ! > -> . _ui_ld 0 `i -> 0 `i 114  ]
{
[e $ ! < -> . _ui_ld 0 `i -> 10 `i 115  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 0 `i -> 3 `i `uc ]
}
[e :U 115 ]
[e = _PC3 -> -> 0 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 116  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 116 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 117  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 117 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 118  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 118 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 119  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 119 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 120  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 120 ]
}
[e :U 114 ]
[e $U 72  ]
[e :U 121 ]
[e $ ! > -> . _ui_ld 1 `i -> 0 `i 122  ]
{
[e $ ! < -> . _ui_ld 1 `i -> 10 `i 123  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 1 `i -> 3 `i `uc ]
}
[e :U 123 ]
[e = _PC3 -> -> 0 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 124  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 124 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 125  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 125 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 3 `i -> -> -> 0 `i `Vuc `i 126  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 126 ]
}
[e :U 122 ]
[e $U 72  ]
[e :U 127 ]
[e $ ! > -> . _ui_ld 3 `i -> 0 `i 128  ]
{
[e $ ! < -> . _ui_ld 3 `i -> 10 `i 129  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 3 `i -> 3 `i `uc ]
}
[e :U 129 ]
[e = _PC3 -> -> 0 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 3 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 130  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 130 ]
}
[e :U 128 ]
[e $U 72  ]
[e :U 131 ]
[e $ ! > -> . _ui_ld 1 `i -> 0 `i 132  ]
{
[e $ ! < -> . _ui_ld 1 `i -> 10 `i 133  ]
{
[e = _HBPWMOE20 -> -> 1 `i `b ]
[e = _POLS -> -> 255 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 1 `i -> 3 `i `uc ]
}
[e :U 133 ]
[e = _PC4 -> -> 0 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 134  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 134 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 135  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 135 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 136  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 136 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 137  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 137 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 138  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 138 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 139  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 139 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 140  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 140 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 4 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 141  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 141 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 4 `i -> -> -> 0 `i `Vuc `i 142  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 142 ]
}
[e :U 132 ]
[e $U 72  ]
[e :U 143 ]
[e $ ! > -> . _ui_ld 1 `i -> 0 `i 144  ]
{
[e $ ! < -> . _ui_ld 1 `i -> 10 `i 145  ]
{
[e = _HBPWMOE21 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 1 `i -> 3 `i `uc ]
}
[e :U 145 ]
[e = _PC5 -> -> 0 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 146  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 146 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 147  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 147 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 148  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 148 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 149  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 149 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 150  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 150 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 151  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 151 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 152  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 152 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 5 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 153  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 153 ]
}
[e :U 144 ]
[e $U 72  ]
[e :U 154 ]
[e $ ! > -> . _ui_ld 2 `i -> 0 `i 155  ]
{
[e $ ! < -> . _ui_ld 2 `i -> 10 `i 156  ]
{
[e = _HBPWMOE21 -> -> 1 `i `b ]
[e = _POLS -> -> 192 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 2 `i -> 3 `i `uc ]
}
[e :U 156 ]
[e = _PC5 -> -> 0 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 5 `i -> -> -> 0 `i `Vuc `i 157  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 157 ]
}
[e :U 155 ]
[e $U 72  ]
[e :U 158 ]
[e $ ! > -> . _ui_ld 2 `i -> 0 `i 159  ]
{
[e $ ! < -> . _ui_ld 2 `i -> 10 `i 160  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 0 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 2 `i -> 3 `i `uc ]
}
[e :U 160 ]
[e = _PB5 -> -> 0 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 161  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 161 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 162  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 162 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 163  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 163 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 164  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 164 ]
}
[e :U 159 ]
[e $U 72  ]
[e :U 165 ]
[e $ ! > -> . _ui_ld 3 `i -> 0 `i 166  ]
{
[e $ ! < -> . _ui_ld 3 `i -> 10 `i 167  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 0 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 3 `i -> 3 `i `uc ]
}
[e :U 167 ]
[e = _PB5 -> -> 0 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 168  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 168 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 169  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 169 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 170  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 170 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 6 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 171  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 171 ]
}
[e :U 166 ]
[e $U 72  ]
[e :U 172 ]
[e $ ! > -> . _ui_ld 0 `i -> 0 `i 173  ]
{
[e $ ! < -> . _ui_ld 0 `i -> 10 `i 174  ]
{
[e = _HBPWMOE11 -> -> 1 `i `b ]
[e = _POLS -> -> 0 `i `uc ]
[e = _DUTY22 -> << -> . _ui_ld 0 `i -> 3 `i `uc ]
}
[e :U 174 ]
[e = _PB5 -> -> 0 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 6 `i -> -> -> 0 `i `Vuc `i 175  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 175 ]
}
[e :U 173 ]
[e $U 72  ]
[e :U 176 ]
[e $ ! > -> . _ui_ld 1 `i -> 0 `i 177  ]
{
[e $ ! < -> . _ui_ld 1 `i -> 10 `i 178  ]
{
[e = _HBPWMOE20 -> -> 1 `i `b ]
[e = _POLS -> -> 63 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 1 `i -> 3 `i `uc ]
}
[e :U 178 ]
[e = _PB4 -> -> 0 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 179  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 179 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 180  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 180 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 181  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 181 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 182  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 182 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 183  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 183 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 184  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 184 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 185  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 185 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 7 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 186  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 186 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 10 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 2 7 `i -> -> -> 0 `i `Vuc `i 187  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 187 ]
}
[e :U 177 ]
[e $U 72  ]
[e :U 188 ]
[e $ ! > -> . _ui_ld 1 `i -> 0 `i 189  ]
{
[e $ ! < -> . _ui_ld 1 `i -> 10 `i 190  ]
{
[e = _HBPWMOE21 -> -> 1 `i `b ]
[e = _POLS -> -> 0 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 1 `i -> 3 `i `uc ]
}
[e :U 190 ]
[e = _PB3 -> -> 0 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 191  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 191 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 192  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 192 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 193  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 193 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 194  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 194 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 195  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 195 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 196  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 196 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 197  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 197 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 8 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 198  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 198 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 11 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 3 0 `i -> -> -> 0 `i `Vuc `i 199  ]
{
[e = _PB2 -> -> 1 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
}
[e :U 199 ]
}
[e :U 189 ]
[e $U 72  ]
[e :U 200 ]
[e $ ! > -> . _ui_ld 0 `i -> 0 `i 201  ]
{
[e $ ! < -> . _ui_ld 0 `i -> 10 `i 202  ]
{
[e = _HBPWMOE20 -> -> 1 `i `b ]
[e = _POLS -> -> 127 `i `uc ]
[e = _DUTY24 -> << -> . _ui_ld 0 `i -> 3 `i `uc ]
}
[e :U 202 ]
[e = _PB2 -> -> 0 `i `b ]
[e = _TRISB2 -> -> 0 `i `b ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 0 `i -> -> -> 0 `i `Vuc `i 203  ]
{
[e = _PC0 -> -> 1 `i `b ]
[e = _TRISC0 -> -> 0 `i `b ]
}
[e :U 203 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 1 `i -> -> -> 0 `i `Vuc `i 204  ]
{
[e = _PC1 -> -> 1 `i `b ]
[e = _TRISC1 -> -> 0 `i `b ]
}
[e :U 204 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 2 `i -> -> -> 0 `i `Vuc `i 205  ]
{
[e = _PC2 -> -> 1 `i `b ]
[e = _TRISC2 -> -> 0 `i `b ]
}
[e :U 205 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 3 `i -> -> -> 0 `i `Vuc `i 206  ]
{
[e = _PC3 -> -> 1 `i `b ]
[e = _TRISC3 -> -> 0 `i `b ]
}
[e :U 206 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 4 `i -> -> -> 0 `i `Vuc `i 207  ]
{
[e = _PC4 -> -> 1 `i `b ]
[e = _TRISC4 -> -> 0 `i `b ]
}
[e :U 207 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 5 `i -> -> -> 0 `i `Vuc `i 208  ]
{
[e = _PC5 -> -> 1 `i `b ]
[e = _TRISC5 -> -> 0 `i `b ]
}
[e :U 208 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 6 `i -> -> -> 0 `i `Vuc `i 209  ]
{
[e = _PB5 -> -> 1 `i `b ]
[e = _TRISB5 -> -> 0 `i `b ]
}
[e :U 209 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 9 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 1 7 `i -> -> -> 0 `i `Vuc `i 210  ]
{
[e = _PB4 -> -> 1 `i `b ]
[e = _TRISB4 -> -> 0 `i `b ]
}
[e :U 210 ]
[e $ ! != -> . . *U + &U _ui_buff * -> -> -> 11 `i `ui `ux -> -> # *U &U _ui_buff `ui `ux 3 1 `i -> -> -> 0 `i `Vuc `i 211  ]
{
[e = _PB3 -> -> 1 `i `b ]
[e = _TRISB3 -> -> 0 `i `b ]
}
[e :U 211 ]
}
[e :U 201 ]
[e $U 72  ]
[e :U 212 ]
[e $U 72  ]
}
[e $U 72  ]
[e :U 73 ]
[e [\ . _tim_ui 0 , $ -> -> 0 `i `uc 74
 , $ -> -> 1 `i `uc 86
 , $ -> -> 2 `i `uc 97
 , $ -> -> 3 `i `uc 101
 , $ -> -> 4 `i `uc 113
 , $ -> -> 5 `i `uc 121
 , $ -> -> 6 `i `uc 127
 , $ -> -> 7 `i `uc 131
 , $ -> -> 8 `i `uc 143
 , $ -> -> 9 `i `uc 154
 , $ -> -> 10 `i `uc 158
 , $ -> -> 11 `i `uc 165
 , $ -> -> 12 `i `uc 172
 , $ -> -> 13 `i `uc 176
 , $ -> -> 14 `i `uc 188
 , $ -> -> 15 `i `uc 200
 212 ]
[e :U 72 ]
[e ++ . _tim_ui 0 -> -> 1 `i `uc ]
[e $ ! >= -> . _tim_ui 0 `i -> 16 `i 213  ]
{
[e = . _tim_ui 0 -> -> 0 `i `uc ]
}
[e :U 213 ]
[; ;main.c: 324: tim_ui.ok=0;
"324
[e = . _tim_ui 1 -> -> 0 `i `uc ]
"325
}
[e :U 63 ]
[; ;main.c: 325: }
[; ;main.c: 326: if(pwm.adc_ok)
"326
[e $ ! != -> . _pwm 2 `i -> -> -> 0 `i `uc `i 214  ]
[; ;main.c: 327: {
"327
{
[; ;main.c: 328: pwm_cnt++;
"328
[e ++ _pwm_cnt -> -> 1 `i `uc ]
[; ;main.c: 329: if(pwm_cnt==2)
"329
[e $ ! == -> _pwm_cnt `i -> 2 `i 215  ]
[; ;main.c: 330: {
"330
{
[; ;main.c: 331: if(pwm.load_t>2500)
"331
[e $ ! > . _pwm 6 -> -> 2500 `i `ui 216  ]
[; ;main.c: 332: {
"332
{
[; ;main.c: 333: pwm_bat=120*(unsigned long)pwm.load_t/pwm.bat_t;
"333
[e = _pwm_bat -> / * -> -> -> 120 `i `l `ul -> . _pwm 6 `ul -> . _pwm 5 `ul `ui ]
[; ;main.c: 335: pwm_bat-=13;
"335
[e =- _pwm_bat -> -> 13 `i `ui ]
"336
}
[; ;main.c: 336: }
[e $U 217  ]
"337
[e :U 216 ]
[; ;main.c: 337: else{
{
[; ;main.c: 338: pwm_bat=310;
"338
[e = _pwm_bat -> -> 310 `i `ui ]
"339
}
[e :U 217 ]
[; ;main.c: 339: }
[; ;main.c: 340: if(pwm_bat<=200&&pwm_bat>=180)
"340
[e $ ! && <= _pwm_bat -> -> 200 `i `ui >= _pwm_bat -> -> 180 `i `ui 218  ]
[; ;main.c: 341: {
"341
{
[; ;main.c: 342: bat.bat=310;
"342
[e = . _bat 1 -> -> 310 `i `ui ]
[; ;main.c: 343: bat.dian=0;
"343
[e = . _bat 0 -> -> 0 `i `uc ]
[; ;main.c: 344: pwm.duty=0;
"344
[e = . _pwm 0 -> -> 0 `i `uc ]
[; ;main.c: 345: lowbat_init=0;
"345
[e = _lowbat_init -> -> 0 `i `uc ]
"351
}
[e :U 218 ]
"352
}
[e :U 215 ]
[; ;main.c: 351: }
[; ;main.c: 352: }
[; ;main.c: 353: if(pwm_cnt>=5)
"353
[e $ ! >= -> _pwm_cnt `i -> 5 `i 219  ]
[; ;main.c: 354: {
"354
{
[; ;main.c: 356: pw_t=300000ul*pw/((unsigned long)pwm_bat*pwm_bat);
"356
[e = _pw_t / * -> 300000 `ul -> _pw `ul * -> _pwm_bat `ul -> _pwm_bat `ul ]
[; ;main.c: 357: cfg_flag=1;
"357
[e = _cfg_flag -> -> 1 `i `uc ]
[; ;main.c: 358: pwm_cnt=0;
"358
[e = _pwm_cnt -> -> 0 `i `uc ]
[; ;main.c: 359: pwm.adc_ok=0;
"359
[e = . _pwm 2 -> -> 0 `i `uc ]
"361
}
[e :U 219 ]
[; ;main.c: 361: }
[; ;main.c: 365: pwm.adc_ok=0;
"365
[e = . _pwm 2 -> -> 0 `i `uc ]
"372
}
[e :U 214 ]
"378
}
[e :U 29 ]
"266
[e $U 30  ]
[e :U 31 ]
[; ;main.c: 372: }
[; ;main.c: 378: }
[; ;main.c: 380: }
"380
[e :UE 18 ]
}
[v F1119 `(v ~T0 @X0 1 tf ]
"383
[v _ISR_h `IF1119 ~T0 @X0 1 e ]
"384
{
[; ;main.c: 383: void interrupt ISR_h (void)
[; ;main.c: 384: {
[e :U _ISR_h ]
[f ]
[; ;main.c: 386: if(CMP0IF)
"386
[e $ ! _CMP0IF 221  ]
[; ;main.c: 387: {
"387
{
[; ;main.c: 390: if(CMP0OUT&&CMP0IE)
"390
[e $ ! && _CMP0OUT _CMP0IE 222  ]
[; ;main.c: 391: {
"391
{
[; ;main.c: 393: PA0OD=0;
"393
[e = _PA0OD -> -> 0 `i `b ]
[; ;main.c: 395: PA0=1;
"395
[e = _PA0 -> -> 1 `i `b ]
[; ;main.c: 396: si_mic_flag.dl=1;
"396
[e = . _si_mic_flag 0 -> -> 1 `i `uc ]
[; ;main.c: 397: pwm.duty=0;
"397
[e = . _pwm 0 -> -> 0 `i `uc ]
[; ;main.c: 400: PA0OD=1;
"400
[e = _PA0OD -> -> 1 `i `b ]
"413
}
[e :U 222 ]
[; ;main.c: 413: }
[; ;main.c: 451: CMP0IF=0;
"451
[e = _CMP0IF -> -> 0 `i `b ]
"452
}
[e :U 221 ]
[; ;main.c: 452: }
[; ;main.c: 454: if(TMR1IE && TMR1IF)
"454
[e $ ! && _TMR1IE _TMR1IF 223  ]
[; ;main.c: 455: {
"455
{
[; ;main.c: 456: TMR1IF=0;
"456
[e = _TMR1IF -> -> 0 `i `b ]
[; ;main.c: 457: if(task_list[0].active) { task_list[0].counter--; if(task_list[0].counter == 0) { task_list[0].ready = 1; task_list[0].counter = task_list[0].interval; } } if(task_list[1].active) { task_list[1].counter--; if(task_list[1].counter == 0) { task_list[1]
"457
[e $ ! != -> . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 224  ]
{
[e -- . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 225  ]
{
[e = . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 0 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 225 ]
}
[e :U 224 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 226  ]
{
[e -- . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 227  ]
{
[e = . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 1 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 227 ]
}
[e :U 226 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 228  ]
{
[e -- . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 229  ]
{
[e = . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 2 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 229 ]
}
[e :U 228 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 230  ]
{
[e -- . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 231  ]
{
[e = . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 3 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 231 ]
}
[e :U 230 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 232  ]
{
[e -- . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 233  ]
{
[e = . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 4 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 233 ]
}
[e :U 232 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 234  ]
{
[e -- . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 235  ]
{
[e = . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 5 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 235 ]
}
[e :U 234 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 236  ]
{
[e -- . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 237  ]
{
[e = . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 6 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 237 ]
}
[e :U 236 ]
[e $ ! != -> . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 3 `i -> -> -> 0 `i `uc `i 238  ]
{
[e -- . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 1 `i `ui ]
[e $ ! == . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 -> -> 0 `i `ui 239  ]
{
[e = . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 4 -> -> 1 `i `uc ]
[e = . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 2 . *U + &U _task_list * -> -> -> 7 `i `ui `ux -> -> # *U &U _task_list `ui `ux 1 ]
}
[e :U 239 ]
}
[e :U 238 ]
[; ;main.c: 458: pwm_flag=1;
"458
[e = _pwm_flag -> -> 1 `i `uc ]
"460
}
[e :U 223 ]
[; ;main.c: 460: }
[; ;main.c: 461: if(TMR0IE && TMR0IF)
"461
[e $ ! && _TMR0IE _TMR0IF 240  ]
[; ;main.c: 462: {
"462
{
[; ;main.c: 463: TMR0IF=0;
"463
[e = _TMR0IF -> -> 0 `i `b ]
[; ;main.c: 464: tim_ui.ok=1;
"464
[e = . _tim_ui 1 -> -> 1 `i `uc ]
[; ;main.c: 465: if(adc_flag==1)
"465
[e $ ! == -> _adc_flag `i -> 1 `i 241  ]
[; ;main.c: 466: {
"466
{
[; ;main.c: 467: adc_cnt++;
"467
[e ++ _adc_cnt -> -> 1 `i `uc ]
[; ;main.c: 468: if(adc_cnt>=5)
"468
[e $ ! >= -> _adc_cnt `i -> 5 `i 242  ]
[; ;main.c: 469: {
"469
{
[; ;main.c: 470: adc_begin=1;
"470
[e = _adc_begin -> -> 1 `i `uc ]
[; ;main.c: 471: adc_cnt=0;
"471
[e = _adc_cnt -> -> 0 `i `uc ]
[; ;main.c: 472: adc_flag=0;
"472
[e = _adc_flag -> -> 0 `i `uc ]
"473
}
[e :U 242 ]
"474
}
[e :U 241 ]
"477
}
[e :U 240 ]
[; ;main.c: 473: }
[; ;main.c: 474: }
[; ;main.c: 477: }
[; ;main.c: 478: if(TMR3IF && TMR3IE)
"478
[e $ ! && _TMR3IF _TMR3IE 243  ]
[; ;main.c: 479: {
"479
{
[; ;main.c: 482: TMR3IF=0;
"482
[e = _TMR3IF -> -> 0 `i `b ]
[; ;main.c: 483: CMP0IE=0;CMP0IF=0;
"483
[e = _CMP0IE -> -> 0 `i `b ]
[e = _CMP0IF -> -> 0 `i `b ]
[; ;main.c: 484: PA0=1;
"484
[e = _PA0 -> -> 1 `i `b ]
[; ;main.c: 485: TMR3ON=0;
"485
[e = _TMR3ON -> -> 0 `i `b ]
"486
}
[e :U 243 ]
[; ;main.c: 486: }
[; ;main.c: 488: if(TMR3IE && TMR2IF)
"488
[e $ ! && _TMR3IE _TMR2IF 244  ]
[; ;main.c: 489: {
"489
{
[; ;main.c: 490: ;
[; ;main.c: 491: TMR2IF=0;
"491
[e = _TMR2IF -> -> 0 `i `b ]
[; ;main.c: 492: tim_cnt.cnt++;
"492
[e ++ . _tim_cnt 0 -> -> 1 `i `ui ]
[; ;main.c: 493: if(tim_cnt.timercnt==tim_cnt.cnt)
"493
[e $ ! == . _tim_cnt 1 . _tim_cnt 0 245  ]
[; ;main.c: 494: {
"494
{
[; ;main.c: 495: tim_flag.timflag=1;
"495
[e = . _tim_flag 0 -> -> 1 `i `uc ]
[; ;main.c: 496: TMR2ON=0;
"496
[e = _TMR2ON -> -> 0 `i `b ]
"497
}
[e :U 245 ]
"498
}
[e :U 244 ]
[; ;main.c: 497: }
[; ;main.c: 498: }
[; ;main.c: 515: if(PAIF ||PCIF || PBIF)
"515
[e $ ! || || _PAIF _PCIF _PBIF 246  ]
[; ;main.c: 516: {
"516
{
[; ;main.c: 517: PAIF=0;
"517
[e = _PAIF -> -> 0 `i `b ]
[; ;main.c: 518: PCIF=0;
"518
[e = _PCIF -> -> 0 `i `b ]
[; ;main.c: 519: PBIF=0;
"519
[e = _PBIF -> -> 0 `i `b ]
[; ;main.c: 521: PA4MSK=0;
"521
[e = _PA4MSK -> -> 0 `i `b ]
[; ;main.c: 522: PA5MSK=0;
"522
[e = _PA5MSK -> -> 0 `i `b ]
[; ;main.c: 523: PB1MSK=0;
"523
[e = _PB1MSK -> -> 0 `i `b ]
[; ;main.c: 524: PC6MSK=0;
"524
[e = _PC6MSK -> -> 0 `i `b ]
[; ;main.c: 525: PAIE=0;
"525
[e = _PAIE -> -> 0 `i `b ]
[; ;main.c: 526: PBIE=0;
"526
[e = _PBIE -> -> 0 `i `b ]
[; ;main.c: 527: PCIE=0;
"527
[e = _PCIE -> -> 0 `i `b ]
"528
}
[e :U 246 ]
[; ;main.c: 528: }
[; ;main.c: 529: }
"529
[e :UE 220 ]
}
[v F1122 `(v ~T0 @X0 1 tf ]
"533
[v _ISR_l `ILF1122 ~T0 @X0 1 e ]
"534
{
[; ;main.c: 533: void interrupt low_priority ISR_l (void)
[; ;main.c: 534: {
[e :U _ISR_l ]
[f ]
[; ;main.c: 536: if(TMR2IF||ADIF)
"536
[e $ ! || _TMR2IF _ADIF 248  ]
[; ;main.c: 537: {
"537
{
[; ;main.c: 538: TMR2IF=0;
"538
[e = _TMR2IF -> -> 0 `i `b ]
[; ;main.c: 539: ADIF=0;
"539
[e = _ADIF -> -> 0 `i `b ]
"540
}
[e :U 248 ]
[; ;main.c: 540: }
[; ;main.c: 541: }
"541
[e :UE 247 ]
}
