# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../../../RISC-V/e200_opensource-master/rtl/e203/core" -i "../../../../e203.srcs/sources_1/imports/e203/core" -i "../../../../e203.srcs/sources_1/new" --include "../../../../e203.srcs/sources_1/ip/mmcm" --include "../../../../e203.srcs/sources_1/ip/video_pll_1" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" \
"../../../../e203.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" \
"../../../../e203.srcs/sources_1/ip/reset_sys/reset_sys_sim_netlist.v" \
"../../../../e203.srcs/sources_1/ip/mmcm/mmcm_clk_wiz.v" \
"../../../../e203.srcs/sources_1/ip/mmcm/mmcm.v" \
"../../../../e203.srcs/sources_1/ip/video_pll_1/video_pll_clk_wiz.v" \
"../../../../e203.srcs/sources_1/ip/video_pll_1/video_pll.v" \
"../../../../e203.srcs/sources_1/ip/hdmi_ram_1/sim/hdmi_ram.v" \
"../../../../e203.srcs/sources_1/ip/hdmi_ram_2_1/sim/hdmi_ram_2.v" \
"../../../../e203.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../e203.srcs/sources_1/new/clock_divider.v" \
"../../../../e203.srcs/sources_1/new/custom_icb_mig.v" \
"../../../../e203.srcs/sources_1/new/custom_icb_mig_wrapper_.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_defines.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/config.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_biu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_clk_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_clkgate.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_core.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_cpu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_cpu_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_dtcm_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_dtcm_ram.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_extend_csr.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_bjp.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_csrctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_dpath.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_lsuagu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_muldiv.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_alu_rglr.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_branchslv.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_commit.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_csr.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_decode.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_disp.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_excp.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_longpwbck.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_oitf.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_regfile.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_exu_wbck.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_ifu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_ifu_ifetch.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_ifu_ift2icb.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_ifu_litebpu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_ifu_minidec.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_irq_sync.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_itcm_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_itcm_ram.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_lsu.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_lsu_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_reset_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/soc/e203_soc_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/core/e203_srams.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_clint.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_gfcm.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_hclkgen_rstsync.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_main.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_mems.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_perips.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_plic.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pll.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_pllclkdiv.v" \
"../../../../e203.srcs/sources_1/imports/e203/subsys/e203_subsys_top.v" \
"../../../../e203.srcs/sources_1/new/video_define.v" \
"../../../../e203.srcs/sources_1/new/hdmi_data_gen.v" \
"../../../../e203.srcs/sources_1/new/hdmi_display_wrapper.v" \
"../../../../e203.srcs/sources_1/new/signal_sync.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_1cyc_sram_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetReg.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_129.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_36.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_AsyncResetRegVec_67.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_DeglitchShiftRegister.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_LevelGateway.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_ResetCatchAndSync.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_ResetCatchAndSync_2.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_aon.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_aon_lclkgen_regs.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_aon_porrst.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_aon_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_aon_wrapper.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_clint.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_clint_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/debug/sirv_debug_csr.v" \
"../../../../e203.srcs/sources_1/imports/e203/debug/sirv_debug_module.v" \
"../../../../e203.srcs/sources_1/imports/e203/debug/sirv_debug_ram.v" \
"../../../../e203.srcs/sources_1/imports/e203/debug/sirv_debug_rom.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_expl_axi_slv.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_flash_qspi_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_gnrl_bufs.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_gnrl_dffs.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_gnrl_icbs.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_gnrl_ram.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_gpio.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_gpio_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_hclkgen_regs.v" \
"../../../../e203.srcs/sources_1/imports/e203/fab/sirv_icb1to16_bus.v" \
"../../../../e203.srcs/sources_1/imports/e203/fab/sirv_icb1to2_bus.v" \
"../../../../e203.srcs/sources_1/imports/e203/fab/sirv_icb1to8_bus.v" \
"../../../../e203.srcs/sources_1/imports/e203/debug/sirv_jtag_dtm.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_jtaggpioport.v" \
"../../../../e203.srcs/sources_1/imports/e203/mems/sirv_mrom.v" \
"../../../../e203.srcs/sources_1/imports/e203/mems/sirv_mrom_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_otp_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_plic_man.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_plic_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pmu.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pmu_core.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm16.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm16_core.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm16_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm8.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm8_core.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwm8_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_pwmgpioport.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_1cs.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_1cs_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_4cs.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_4cs_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_arbiter.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_fifo.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_media.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_media_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_media_2.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_physical.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_physical_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_qspi_physical_2.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_queue.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_queue_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_repeater_6.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_rtc.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_sim_ram.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_spi_flashmap.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_spigpioport.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_spigpioport_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_spigpioport_2.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_sram_icb_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_tl_repeater_5.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_tlfragmenter_qspi_1.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_tlwidthwidget_qspi.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_uart.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_uart_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_uartgpioport.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_uartrx.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_uarttx.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_wdog.v" \
"../../../../e203.srcs/sources_1/new/e203_soc_wrapper.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/i2c_master_defines.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/i2c_master_bit_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/i2c_master_byte_ctrl.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/i2c_master_top.v" \
"../../../../e203.srcs/sources_1/imports/e203/perips/sirv_expl_apb_slv.v" \
"../../../../e203.srcs/sources_1/imports/e203/general/sirv_gnrl_xchecker.v" \
"../../../../e203.srcs/sources_1/new/icb_dmac_core.v" \
"../../../../e203.srcs/sources_1/new/icb_dmac_defines.v" \
"../../../../e203.srcs/sources_1/new/icb_dmac_invoker.v" \
"../../../../e203.srcs/sources_1/new/icb_dmac_receiver.v" \
"../../../../e203.srcs/sources_1/new/icb_dmac.v" \
"../../../../e203.srcs/sim_dmac/new/tb_icb_dmac.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
