Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 10 15:59:09 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file u96_v2_pop_ropuf_wrapper_utilization_placed.rpt -pb u96_v2_pop_ropuf_wrapper_utilization_placed.pb
| Design       : u96_v2_pop_ropuf_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 16929 |  5124 |     70560 | 23.99 |
|   LUT as Logic             | 16140 |  5124 |     70560 | 22.87 |
|   LUT as Memory            |   789 |     0 |     28800 |  2.74 |
|     LUT as Distributed RAM |   448 |     0 |           |       |
|     LUT as Shift Register  |   341 |     0 |           |       |
| CLB Registers              | 12997 |    24 |    141120 |  9.21 |
|   Register as Flip Flop    | 12997 |    24 |    141120 |  9.21 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |    17 |     0 |      8820 |  0.19 |
| F7 Muxes                   |    88 |     0 |     35280 |  0.25 |
| F8 Muxes                   |    16 |     0 |     17640 |  0.09 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 264   |          Yes |           - |          Set |
| 722   |          Yes |           - |        Reset |
| 305   |          Yes |         Set |            - |
| 11706 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3124 |     0 |      8820 | 35.42 |
|   CLBL                                     |  1992 |     0 |           |       |
|   CLBM                                     |  1132 |     0 |           |       |
| LUT as Logic                               | 16140 |  5124 |     70560 | 22.87 |
|   using O5 output only                     |   385 |       |           |       |
|   using O6 output only                     | 12640 |       |           |       |
|   using O5 and O6                          |  3115 |       |           |       |
| LUT as Memory                              |   789 |     0 |     28800 |  2.74 |
|   LUT as Distributed RAM                   |   448 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   448 |       |           |       |
|   LUT as Shift Register                    |   341 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   341 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              | 12997 |     0 |    141120 |  9.21 |
|   Register driven from within the CLB      |  6531 |       |           |       |
|   Register driven from outside the CLB     |  6466 |       |           |       |
|     LUT in front of the register is unused |  3530 |       |           |       |
|     LUT in front of the register is used   |  2936 |       |           |       |
| Unique Control Sets                        |   793 |       |     17640 |  4.50 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       216 |  1.85 |
|   RAMB36/FIFO*    |    4 |     0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |    45 |        82 | 54.88 |
| HPIOB_M          |   13 |    13 |        26 | 50.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   13 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   14 |    14 |        26 | 53.85 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    6 |     6 |        12 | 50.00 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   10 |    10 |        12 | 83.33 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    2 |     2 |         6 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11706 |            Register |
| LUT1     |  5543 |                 CLB |
| LUT6     |  4057 |                 CLB |
| LUT5     |  3231 |                 CLB |
| LUT3     |  2991 |                 CLB |
| LUT4     |  1933 |                 CLB |
| LUT2     |  1500 |                 CLB |
| RAMD32   |   784 |                 CLB |
| FDCE     |   722 |            Register |
| FDSE     |   305 |            Register |
| FDPE     |   264 |            Register |
| SRLC32E  |   220 |                 CLB |
| SRL16E   |   121 |                 CLB |
| RAMS32   |   112 |                 CLB |
| MUXF7    |    88 |                 CLB |
| OBUF     |    40 |                 I/O |
| CARRY8   |    17 |                 CLB |
| MUXF8    |    16 |                 CLB |
| INBUF    |     5 |                 I/O |
| IBUFCTRL |     5 |              Others |
| RAMB36E2 |     4 |            BLOCKRAM |
| BUFG_PS  |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0    |    1 |
| u96_v2_pop_ropuf_xbar_0                 |    1 |
| u96_v2_pop_ropuf_rst_ps8_0_100M_0       |    1 |
| u96_v2_pop_ropuf_axi_uart16550_1_0      |    1 |
| u96_v2_pop_ropuf_axi_uart16550_0_0      |    1 |
| u96_v2_pop_ropuf_axi_gpio_2_0           |    1 |
| u96_v2_pop_ropuf_axi_gpio_1_0           |    1 |
| u96_v2_pop_ropuf_axi_gpio_0_0           |    1 |
| u96_v2_pop_ropuf_axi_bram_ctrl_0_bram_0 |    1 |
| u96_v2_pop_ropuf_axi_bram_ctrl_0_0      |    1 |
| u96_v2_pop_ropuf_auto_pc_7              |    1 |
| u96_v2_pop_ropuf_auto_pc_6              |    1 |
| u96_v2_pop_ropuf_auto_pc_5              |    1 |
| u96_v2_pop_ropuf_auto_pc_4              |    1 |
| u96_v2_pop_ropuf_auto_pc_3              |    1 |
| u96_v2_pop_ropuf_auto_pc_2              |    1 |
| u96_v2_pop_ropuf_auto_pc_1              |    1 |
| u96_v2_pop_ropuf_auto_pc_0              |    1 |
| u96_v2_pop_ropuf_auto_ds_7              |    1 |
| u96_v2_pop_ropuf_auto_ds_6              |    1 |
| u96_v2_pop_ropuf_auto_ds_5              |    1 |
| u96_v2_pop_ropuf_auto_ds_4              |    1 |
| u96_v2_pop_ropuf_auto_ds_3              |    1 |
| u96_v2_pop_ropuf_auto_ds_2              |    1 |
| u96_v2_pop_ropuf_auto_ds_1              |    1 |
| u96_v2_pop_ropuf_auto_ds_0              |    1 |
| u96_v2_pop_ropuf_PWM_w_Int_1_0          |    1 |
| u96_v2_pop_ropuf_PWM_w_Int_0_0          |    1 |
| u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0   |    1 |
+-----------------------------------------+------+


