

================================================================
== Vivado HLS Report for 'simd_MAC_1'
================================================================
* Date:           Tue May 10 21:16:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.429 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      8|       -|      -|    -|
|Expression       |        -|      -|       0|   1088|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|    1063|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      8|    1063|   1124|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ultra_net_mul_mulbml_U463  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U464  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U465  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U466  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U467  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U468  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U469  |ultra_net_mul_mulbml  |  i0 * i1  |
    |ultra_net_mul_mulbml_U470  |ultra_net_mul_mulbml  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln215_2_fu_473_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln215_fu_297_p2     |     +    |      0|  0|  18|          11|          11|
    |add_ln700_20_fu_332_p2  |     +    |      0|  0|  50|          43|          43|
    |add_ln700_21_fu_456_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_23_fu_508_p2  |     +    |      0|  0|  50|          43|          43|
    |add_ln700_24_fu_622_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_25_fu_668_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_26_fu_681_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_27_fu_695_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln700_38_fu_293_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln700_39_fu_308_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_40_fu_318_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_43_fu_338_p2  |     +    |      0|  0|  40|          33|          33|
    |add_ln700_44_fu_344_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_45_fu_349_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_46_fu_354_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_47_fu_359_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_48_fu_469_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln700_49_fu_484_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_50_fu_494_p2  |     +    |      0|  0|  49|          42|          42|
    |add_ln700_53_fu_514_p2  |     +    |      0|  0|  40|          33|          33|
    |add_ln700_54_fu_520_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_55_fu_525_p2  |     +    |      0|  0|  18|          22|          22|
    |add_ln700_56_fu_530_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_57_fu_535_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln700_72_fu_276_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_73_fu_304_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_74_fu_452_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_75_fu_480_p2  |     +    |      0|  0|  48|          41|          41|
    |add_ln700_fu_280_p2     |     +    |      0|  0|  49|          42|          42|
    |add_ln78_10_fu_656_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln78_6_fu_418_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_7_fu_634_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_8_fu_566_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_9_fu_594_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln78_fu_390_p2      |     +    |      0|  0|  18|          11|          11|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1088|         880|         880|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   64|        128|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln700_24_reg_961    |  12|   0|   12|          0|
    |add_ln78_6_reg_926      |  11|   0|   11|          0|
    |add_ln78_8_reg_941      |  11|   0|   11|          0|
    |add_ln78_9_reg_946      |  11|   0|   11|          0|
    |add_ln78_reg_921        |  11|   0|   11|          0|
    |ap_ce_reg               |   1|   0|    1|          0|
    |ap_return_0_int_reg     |  16|   0|   16|          0|
    |ap_return_1_int_reg     |  16|   0|   16|          0|
    |ap_return_2_int_reg     |  16|   0|   16|          0|
    |ap_return_3_int_reg     |  16|   0|   16|          0|
    |ipack_0_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_1_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_2_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_3_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_4_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_5_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_6_V_read_int_reg  |  15|   0|   15|          0|
    |ipack_7_V_read_int_reg  |  15|   0|   15|          0|
    |mul_ln1352_19_reg_799   |  41|   0|   41|          0|
    |mul_ln1352_20_reg_825   |  41|   0|   41|          0|
    |mul_ln1352_21_reg_841   |  41|   0|   41|          0|
    |mul_ln1352_22_reg_857   |  41|   0|   41|          0|
    |mul_ln1352_23_reg_863   |  41|   0|   41|          0|
    |mul_ln1352_24_reg_889   |  41|   0|   41|          0|
    |mul_ln1352_25_reg_905   |  41|   0|   41|          0|
    |mul_ln1352_reg_793      |  41|   0|   41|          0|
    |tmp_25_reg_936          |   1|   0|    1|          0|
    |tmp_28_reg_956          |   1|   0|    1|          0|
    |tmp_reg_931             |  10|   0|   10|          0|
    |tmp_s_reg_951           |  10|   0|   10|          0|
    |trunc_ln700_43_reg_810  |  11|   0|   11|          0|
    |trunc_ln700_44_reg_815  |  22|   0|   22|          0|
    |trunc_ln700_45_reg_820  |  22|   0|   22|          0|
    |trunc_ln700_46_reg_831  |  22|   0|   22|          0|
    |trunc_ln700_47_reg_836  |  11|   0|   11|          0|
    |trunc_ln700_48_reg_847  |  11|   0|   11|          0|
    |trunc_ln700_49_reg_852  |  22|   0|   22|          0|
    |trunc_ln700_52_reg_869  |  11|   0|   11|          0|
    |trunc_ln700_53_reg_874  |  11|   0|   11|          0|
    |trunc_ln700_54_reg_879  |  22|   0|   22|          0|
    |trunc_ln700_55_reg_884  |  22|   0|   22|          0|
    |trunc_ln700_56_reg_895  |  22|   0|   22|          0|
    |trunc_ln700_57_reg_900  |  11|   0|   11|          0|
    |trunc_ln700_58_reg_911  |  11|   0|   11|          0|
    |trunc_ln700_59_reg_916  |  22|   0|   22|          0|
    |trunc_ln700_reg_805     |  11|   0|   11|          0|
    |wpack_0_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_1_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_2_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_3_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_4_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_5_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_6_V_read_int_reg  |  26|   0|   26|          0|
    |wpack_7_V_read_int_reg  |  26|   0|   26|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1063|   0| 1063|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_0     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_1     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_2     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_return_3     | out |   16| ap_ctrl_hs |   simd_MAC.1   | return value |
|ap_ce           |  in |    1| ap_ctrl_hs |   simd_MAC.1   | return value |
|wpack_0_V_read  |  in |   26|   ap_none  | wpack_0_V_read |    scalar    |
|wpack_1_V_read  |  in |   26|   ap_none  | wpack_1_V_read |    scalar    |
|wpack_2_V_read  |  in |   26|   ap_none  | wpack_2_V_read |    scalar    |
|wpack_3_V_read  |  in |   26|   ap_none  | wpack_3_V_read |    scalar    |
|wpack_4_V_read  |  in |   26|   ap_none  | wpack_4_V_read |    scalar    |
|wpack_5_V_read  |  in |   26|   ap_none  | wpack_5_V_read |    scalar    |
|wpack_6_V_read  |  in |   26|   ap_none  | wpack_6_V_read |    scalar    |
|wpack_7_V_read  |  in |   26|   ap_none  | wpack_7_V_read |    scalar    |
|ipack_0_V_read  |  in |   15|   ap_none  | ipack_0_V_read |    scalar    |
|ipack_1_V_read  |  in |   15|   ap_none  | ipack_1_V_read |    scalar    |
|ipack_2_V_read  |  in |   15|   ap_none  | ipack_2_V_read |    scalar    |
|ipack_3_V_read  |  in |   15|   ap_none  | ipack_3_V_read |    scalar    |
|ipack_4_V_read  |  in |   15|   ap_none  | ipack_4_V_read |    scalar    |
|ipack_5_V_read  |  in |   15|   ap_none  | ipack_5_V_read |    scalar    |
|ipack_6_V_read  |  in |   15|   ap_none  | ipack_6_V_read |    scalar    |
|ipack_7_V_read  |  in |   15|   ap_none  | ipack_7_V_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ipack_7_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_7_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 4 'read' 'ipack_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ipack_6_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_6_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 5 'read' 'ipack_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ipack_5_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_5_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 6 'read' 'ipack_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ipack_4_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_4_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 7 'read' 'ipack_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ipack_3_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_3_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 8 'read' 'ipack_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ipack_2_V_read11 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_2_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 9 'read' 'ipack_2_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ipack_1_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_1_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 10 'read' 'ipack_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ipack_0_V_read_2 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_0_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 11 'read' 'ipack_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wpack_7_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_7_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 12 'read' 'wpack_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wpack_6_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_6_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 13 'read' 'wpack_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wpack_5_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_5_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 14 'read' 'wpack_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wpack_4_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_4_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 15 'read' 'wpack_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wpack_3_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_3_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 16 'read' 'wpack_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wpack_2_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_2_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 17 'read' 'wpack_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wpack_1_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_1_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 18 'read' 'wpack_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wpack_0_V_read_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_0_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 19 'read' 'wpack_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i26 %wpack_0_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 20 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i15 %ipack_0_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 21 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352 = mul nsw i41 %sext_ln215, %zext_ln215" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 22 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln215_24 = sext i26 %wpack_1_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 23 'sext' 'sext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i15 %ipack_1_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 24 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_19 = mul nsw i41 %sext_ln215_24, %zext_ln215_19" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 25 'mul' 'mul_ln1352_19' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i41 %mul_ln1352_19 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 26 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln700_43 = trunc i41 %mul_ln1352 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 27 'trunc' 'trunc_ln700_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln700_44 = trunc i41 %mul_ln1352_19 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 28 'trunc' 'trunc_ln700_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln700_45 = trunc i41 %mul_ln1352 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 29 'trunc' 'trunc_ln700_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln215_25 = sext i26 %wpack_2_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 30 'sext' 'sext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i15 %ipack_2_V_read11 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 31 'zext' 'zext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_20 = mul nsw i41 %sext_ln215_25, %zext_ln215_20" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 32 'mul' 'mul_ln1352_20' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln700_46 = trunc i41 %mul_ln1352_20 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 33 'trunc' 'trunc_ln700_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln700_47 = trunc i41 %mul_ln1352_20 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 34 'trunc' 'trunc_ln700_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i26 %wpack_3_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 35 'sext' 'sext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i15 %ipack_3_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 36 'zext' 'zext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_21 = mul nsw i41 %sext_ln215_26, %zext_ln215_21" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 37 'mul' 'mul_ln1352_21' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln700_48 = trunc i41 %mul_ln1352_21 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 38 'trunc' 'trunc_ln700_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln700_49 = trunc i41 %mul_ln1352_21 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 39 'trunc' 'trunc_ln700_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i26 %wpack_4_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 40 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i15 %ipack_4_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 41 'zext' 'zext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_22 = mul nsw i41 %sext_ln215_27, %zext_ln215_22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 42 'mul' 'mul_ln1352_22' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i26 %wpack_5_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 43 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i15 %ipack_5_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 44 'zext' 'zext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_23 = mul nsw i41 %sext_ln215_28, %zext_ln215_23" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 45 'mul' 'mul_ln1352_23' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln700_52 = trunc i41 %mul_ln1352_23 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 46 'trunc' 'trunc_ln700_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln700_53 = trunc i41 %mul_ln1352_22 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 47 'trunc' 'trunc_ln700_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln700_54 = trunc i41 %mul_ln1352_23 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 48 'trunc' 'trunc_ln700_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln700_55 = trunc i41 %mul_ln1352_22 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 49 'trunc' 'trunc_ln700_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i26 %wpack_6_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 50 'sext' 'sext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_24 = zext i15 %ipack_6_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 51 'zext' 'zext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_24 = mul nsw i41 %sext_ln215_29, %zext_ln215_24" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 52 'mul' 'mul_ln1352_24' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln700_56 = trunc i41 %mul_ln1352_24 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 53 'trunc' 'trunc_ln700_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln700_57 = trunc i41 %mul_ln1352_24 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 54 'trunc' 'trunc_ln700_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i26 %wpack_7_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 55 'sext' 'sext_ln215_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_25 = zext i15 %ipack_7_V_read_2 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 56 'zext' 'zext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_25 = mul nsw i41 %sext_ln215_30, %zext_ln215_25" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 57 'mul' 'mul_ln1352_25' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln700_58 = trunc i41 %mul_ln1352_25 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 58 'trunc' 'trunc_ln700_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln700_59 = trunc i41 %mul_ln1352_25 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 59 'trunc' 'trunc_ln700_59' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i41 %mul_ln1352 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 60 'sext' 'sext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i41 %mul_ln1352_19 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 61 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%add_ln700_72 = add i41 %mul_ln1352_19, %mul_ln1352" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 62 'add' 'add_ln700_72' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "%add_ln700 = add i42 %sext_ln215_23, %sext_ln700" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 63 'add' 'add_ln700' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln700_30 = sext i42 %add_ln700 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 64 'sext' 'sext_ln700_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln700_31 = sext i41 %mul_ln1352_20 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 65 'sext' 'sext_ln700_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%add_ln700_38 = add i22 %trunc_ln700_44, %trunc_ln700_45" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 66 'add' 'add_ln700_38' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.94ns)   --->   "%add_ln215 = add i11 %trunc_ln700, %trunc_ln700_43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 67 'add' 'add_ln215' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln700_32 = sext i41 %mul_ln1352_21 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 68 'sext' 'sext_ln700_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%add_ln700_73 = add i41 %mul_ln1352_21, %mul_ln1352_20" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 69 'add' 'add_ln700_73' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%add_ln700_39 = add i42 %sext_ln700_31, %sext_ln700_32" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 70 'add' 'add_ln700_39' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln700_33 = sext i42 %add_ln700_39 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 71 'sext' 'sext_ln700_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.24ns)   --->   "%add_ln700_40 = add i42 %add_ln700, %add_ln700_39" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 72 'add' 'add_ln700_40' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln700_50 = trunc i41 %add_ln700_72 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 73 'trunc' 'trunc_ln700_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln700_51 = trunc i41 %add_ln700_73 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 74 'trunc' 'trunc_ln700_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.24ns)   --->   "%add_ln700_20 = add i43 %sext_ln700_33, %sext_ln700_30" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 75 'add' 'add_ln700_20' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.20ns)   --->   "%add_ln700_43 = add i33 %trunc_ln700_50, %trunc_ln700_51" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 76 'add' 'add_ln700_43' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_44 = add i22 %add_ln700_38, %trunc_ln700_49" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 77 'add' 'add_ln700_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln700_45 = add i22 %add_ln700_44, %trunc_ln700_46" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 78 'add' 'add_ln700_45' <Predicate = true> <Delay = 0.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_46 = add i11 %add_ln215, %trunc_ln700_48" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 79 'add' 'add_ln700_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln700_47 = add i11 %add_ln700_46, %trunc_ln700_47" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 80 'add' 'add_ln700_47' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i42 %add_ln700_40 to i11" [./src/conv2d_DSPopt.hpp:266]   --->   Operation 81 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_40, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 82 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_47, i32 10)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 83 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp_23 to i11" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 84 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.94ns)   --->   "%add_ln78 = add i11 %p_Result_s, %zext_ln78" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 85 'add' 'add_ln78' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_6 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_40, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 86 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_45, i32 21)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 87 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i1 %tmp_24 to i11" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 88 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.94ns)   --->   "%add_ln78_6 = add i11 %p_Result_6, %zext_ln78_6" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 89 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_20, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 90 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_43, i32 32)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 91 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln700_34 = sext i11 %trunc_ln647 to i12" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 92 'sext' 'sext_ln700_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln215_32 = sext i41 %mul_ln1352_22 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 93 'sext' 'sext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln700_37 = sext i41 %mul_ln1352_23 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 94 'sext' 'sext_ln700_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.23ns)   --->   "%add_ln700_74 = add i41 %mul_ln1352_23, %mul_ln1352_22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 95 'add' 'add_ln700_74' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%add_ln700_21 = add i42 %sext_ln215_32, %sext_ln700_37" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 96 'add' 'add_ln700_21' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln700_38 = sext i42 %add_ln700_21 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 97 'sext' 'sext_ln700_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700_39 = sext i41 %mul_ln1352_24 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 98 'sext' 'sext_ln700_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln700_48 = add i22 %trunc_ln700_54, %trunc_ln700_55" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 99 'add' 'add_ln700_48' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.94ns)   --->   "%add_ln215_2 = add i11 %trunc_ln700_52, %trunc_ln700_53" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 100 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln700_40 = sext i41 %mul_ln1352_25 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 101 'sext' 'sext_ln700_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%add_ln700_75 = add i41 %mul_ln1352_25, %mul_ln1352_24" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 102 'add' 'add_ln700_75' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.23ns)   --->   "%add_ln700_49 = add i42 %sext_ln700_39, %sext_ln700_40" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 103 'add' 'add_ln700_49' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln700_41 = sext i42 %add_ln700_49 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 104 'sext' 'sext_ln700_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.24ns)   --->   "%add_ln700_50 = add i42 %add_ln700_21, %add_ln700_49" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 105 'add' 'add_ln700_50' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln700_60 = trunc i41 %add_ln700_74 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 106 'trunc' 'trunc_ln700_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln700_61 = trunc i41 %add_ln700_75 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 107 'trunc' 'trunc_ln700_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.24ns)   --->   "%add_ln700_23 = add i43 %sext_ln700_41, %sext_ln700_38" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 108 'add' 'add_ln700_23' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.20ns)   --->   "%add_ln700_53 = add i33 %trunc_ln700_60, %trunc_ln700_61" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 109 'add' 'add_ln700_53' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_54 = add i22 %add_ln700_48, %trunc_ln700_59" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 110 'add' 'add_ln700_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln700_55 = add i22 %add_ln700_54, %trunc_ln700_56" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 111 'add' 'add_ln700_55' <Predicate = true> <Delay = 0.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_56 = add i11 %add_ln215_2, %trunc_ln700_58" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 112 'add' 'add_ln700_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln700_57 = add i11 %add_ln700_56, %trunc_ln700_57" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 113 'add' 'add_ln700_57' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln647_7 = trunc i42 %add_ln700_50 to i11" [./src/conv2d_DSPopt.hpp:266]   --->   Operation 114 'trunc' 'trunc_ln647_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_62_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_50, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 115 'partselect' 'p_Result_62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_57, i32 10)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 116 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i1 %tmp_26 to i11" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 117 'zext' 'zext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.94ns)   --->   "%add_ln78_8 = add i11 %p_Result_62_1, %zext_ln78_8" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 118 'add' 'add_ln78_8' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_63_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_50, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 119 'partselect' 'p_Result_63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_55, i32 21)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 120 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i1 %tmp_27 to i11" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 121 'zext' 'zext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.94ns)   --->   "%add_ln78_9 = add i11 %p_Result_63_1, %zext_ln78_9" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 122 'add' 'add_ln78_9' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_23, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 123 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_53, i32 32)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 124 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln700_42 = sext i11 %trunc_ln647_7 to i12" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 125 'sext' 'sext_ln700_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.94ns)   --->   "%add_ln700_24 = add i12 %sext_ln700_42, %sext_ln700_34" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 126 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln647 = sext i10 %tmp to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 127 'sext' 'sext_ln647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i1 %tmp_25 to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 128 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.93ns)   --->   "%add_ln78_7 = add i11 %sext_ln647, %zext_ln78_7" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 129 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln700_35 = sext i11 %add_ln78 to i12" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 130 'sext' 'sext_ln700_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln700_36 = sext i11 %add_ln78_6 to i12" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 131 'sext' 'sext_ln700_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln215_31 = sext i11 %add_ln78_7 to i12" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 132 'sext' 'sext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln647_2 = sext i10 %tmp_s to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 133 'sext' 'sext_ln647_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i1 %tmp_28 to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 134 'zext' 'zext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.93ns)   --->   "%add_ln78_10 = add i11 %sext_ln647_2, %zext_ln78_10" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 135 'add' 'add_ln78_10' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln700_43 = sext i12 %add_ln700_24 to i16" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 136 'sext' 'sext_ln700_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln700_44 = sext i11 %add_ln78_8 to i12" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 137 'sext' 'sext_ln700_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.94ns)   --->   "%add_ln700_25 = add i12 %sext_ln700_44, %sext_ln700_35" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 138 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln700_45 = sext i12 %add_ln700_25 to i16" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 139 'sext' 'sext_ln700_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln700_46 = sext i11 %add_ln78_9 to i12" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 140 'sext' 'sext_ln700_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.94ns)   --->   "%add_ln700_26 = add i12 %sext_ln700_46, %sext_ln700_36" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 141 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln700_47 = sext i12 %add_ln700_26 to i16" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 142 'sext' 'sext_ln700_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln700_48 = sext i11 %add_ln78_10 to i12" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 143 'sext' 'sext_ln700_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.94ns)   --->   "%add_ln700_27 = add i12 %sext_ln700_48, %sext_ln215_31" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 144 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln700_49 = sext i12 %add_ln700_27 to i16" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 145 'sext' 'sext_ln700_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %sext_ln700_43, 0" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 146 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %sext_ln700_45, 1" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 147 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %sext_ln700_47, 2" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 148 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %sext_ln700_49, 3" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 149 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wpack_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wpack_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ipack_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ipack_7_V_read_2 (read       ) [ 0000]
ipack_6_V_read_2 (read       ) [ 0000]
ipack_5_V_read_2 (read       ) [ 0000]
ipack_4_V_read_2 (read       ) [ 0000]
ipack_3_V_read_2 (read       ) [ 0000]
ipack_2_V_read11 (read       ) [ 0000]
ipack_1_V_read_2 (read       ) [ 0000]
ipack_0_V_read_2 (read       ) [ 0000]
wpack_7_V_read_2 (read       ) [ 0000]
wpack_6_V_read_2 (read       ) [ 0000]
wpack_5_V_read_2 (read       ) [ 0000]
wpack_4_V_read_2 (read       ) [ 0000]
wpack_3_V_read_2 (read       ) [ 0000]
wpack_2_V_read_2 (read       ) [ 0000]
wpack_1_V_read_2 (read       ) [ 0000]
wpack_0_V_read_2 (read       ) [ 0000]
sext_ln215       (sext       ) [ 0000]
zext_ln215       (zext       ) [ 0000]
mul_ln1352       (mul        ) [ 0110]
sext_ln215_24    (sext       ) [ 0000]
zext_ln215_19    (zext       ) [ 0000]
mul_ln1352_19    (mul        ) [ 0110]
trunc_ln700      (trunc      ) [ 0110]
trunc_ln700_43   (trunc      ) [ 0110]
trunc_ln700_44   (trunc      ) [ 0110]
trunc_ln700_45   (trunc      ) [ 0110]
sext_ln215_25    (sext       ) [ 0000]
zext_ln215_20    (zext       ) [ 0000]
mul_ln1352_20    (mul        ) [ 0110]
trunc_ln700_46   (trunc      ) [ 0110]
trunc_ln700_47   (trunc      ) [ 0110]
sext_ln215_26    (sext       ) [ 0000]
zext_ln215_21    (zext       ) [ 0000]
mul_ln1352_21    (mul        ) [ 0110]
trunc_ln700_48   (trunc      ) [ 0110]
trunc_ln700_49   (trunc      ) [ 0110]
sext_ln215_27    (sext       ) [ 0000]
zext_ln215_22    (zext       ) [ 0000]
mul_ln1352_22    (mul        ) [ 0110]
sext_ln215_28    (sext       ) [ 0000]
zext_ln215_23    (zext       ) [ 0000]
mul_ln1352_23    (mul        ) [ 0110]
trunc_ln700_52   (trunc      ) [ 0110]
trunc_ln700_53   (trunc      ) [ 0110]
trunc_ln700_54   (trunc      ) [ 0110]
trunc_ln700_55   (trunc      ) [ 0110]
sext_ln215_29    (sext       ) [ 0000]
zext_ln215_24    (zext       ) [ 0000]
mul_ln1352_24    (mul        ) [ 0110]
trunc_ln700_56   (trunc      ) [ 0110]
trunc_ln700_57   (trunc      ) [ 0110]
sext_ln215_30    (sext       ) [ 0000]
zext_ln215_25    (zext       ) [ 0000]
mul_ln1352_25    (mul        ) [ 0110]
trunc_ln700_58   (trunc      ) [ 0110]
trunc_ln700_59   (trunc      ) [ 0110]
sext_ln215_23    (sext       ) [ 0000]
sext_ln700       (sext       ) [ 0000]
add_ln700_72     (add        ) [ 0000]
add_ln700        (add        ) [ 0000]
sext_ln700_30    (sext       ) [ 0000]
sext_ln700_31    (sext       ) [ 0000]
add_ln700_38     (add        ) [ 0000]
add_ln215        (add        ) [ 0000]
sext_ln700_32    (sext       ) [ 0000]
add_ln700_73     (add        ) [ 0000]
add_ln700_39     (add        ) [ 0000]
sext_ln700_33    (sext       ) [ 0000]
add_ln700_40     (add        ) [ 0000]
trunc_ln700_50   (trunc      ) [ 0000]
trunc_ln700_51   (trunc      ) [ 0000]
add_ln700_20     (add        ) [ 0000]
add_ln700_43     (add        ) [ 0000]
add_ln700_44     (add        ) [ 0000]
add_ln700_45     (add        ) [ 0000]
add_ln700_46     (add        ) [ 0000]
add_ln700_47     (add        ) [ 0000]
trunc_ln647      (trunc      ) [ 0000]
p_Result_s       (partselect ) [ 0000]
tmp_23           (bitselect  ) [ 0000]
zext_ln78        (zext       ) [ 0000]
add_ln78         (add        ) [ 0101]
p_Result_6       (partselect ) [ 0000]
tmp_24           (bitselect  ) [ 0000]
zext_ln78_6      (zext       ) [ 0000]
add_ln78_6       (add        ) [ 0101]
tmp              (partselect ) [ 0101]
tmp_25           (bitselect  ) [ 0101]
sext_ln700_34    (sext       ) [ 0000]
sext_ln215_32    (sext       ) [ 0000]
sext_ln700_37    (sext       ) [ 0000]
add_ln700_74     (add        ) [ 0000]
add_ln700_21     (add        ) [ 0000]
sext_ln700_38    (sext       ) [ 0000]
sext_ln700_39    (sext       ) [ 0000]
add_ln700_48     (add        ) [ 0000]
add_ln215_2      (add        ) [ 0000]
sext_ln700_40    (sext       ) [ 0000]
add_ln700_75     (add        ) [ 0000]
add_ln700_49     (add        ) [ 0000]
sext_ln700_41    (sext       ) [ 0000]
add_ln700_50     (add        ) [ 0000]
trunc_ln700_60   (trunc      ) [ 0000]
trunc_ln700_61   (trunc      ) [ 0000]
add_ln700_23     (add        ) [ 0000]
add_ln700_53     (add        ) [ 0000]
add_ln700_54     (add        ) [ 0000]
add_ln700_55     (add        ) [ 0000]
add_ln700_56     (add        ) [ 0000]
add_ln700_57     (add        ) [ 0000]
trunc_ln647_7    (trunc      ) [ 0000]
p_Result_62_1    (partselect ) [ 0000]
tmp_26           (bitselect  ) [ 0000]
zext_ln78_8      (zext       ) [ 0000]
add_ln78_8       (add        ) [ 0101]
p_Result_63_1    (partselect ) [ 0000]
tmp_27           (bitselect  ) [ 0000]
zext_ln78_9      (zext       ) [ 0000]
add_ln78_9       (add        ) [ 0101]
tmp_s            (partselect ) [ 0101]
tmp_28           (bitselect  ) [ 0101]
sext_ln700_42    (sext       ) [ 0000]
add_ln700_24     (add        ) [ 0101]
sext_ln647       (sext       ) [ 0000]
zext_ln78_7      (zext       ) [ 0000]
add_ln78_7       (add        ) [ 0000]
sext_ln700_35    (sext       ) [ 0000]
sext_ln700_36    (sext       ) [ 0000]
sext_ln215_31    (sext       ) [ 0000]
sext_ln647_2     (sext       ) [ 0000]
zext_ln78_10     (zext       ) [ 0000]
add_ln78_10      (add        ) [ 0000]
sext_ln700_43    (sext       ) [ 0000]
sext_ln700_44    (sext       ) [ 0000]
add_ln700_25     (add        ) [ 0000]
sext_ln700_45    (sext       ) [ 0000]
sext_ln700_46    (sext       ) [ 0000]
add_ln700_26     (add        ) [ 0000]
sext_ln700_47    (sext       ) [ 0000]
sext_ln700_48    (sext       ) [ 0000]
add_ln700_27     (add        ) [ 0000]
sext_ln700_49    (sext       ) [ 0000]
mrv              (insertvalue) [ 0000]
mrv_1            (insertvalue) [ 0000]
mrv_2            (insertvalue) [ 0000]
mrv_3            (insertvalue) [ 0000]
ret_ln282        (ret        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wpack_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wpack_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wpack_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wpack_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wpack_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wpack_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wpack_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wpack_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wpack_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ipack_0_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ipack_1_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ipack_2_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ipack_3_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ipack_4_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ipack_5_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ipack_6_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ipack_7_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipack_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="ipack_7_V_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="15" slack="0"/>
<pin id="64" dir="0" index="1" bw="15" slack="0"/>
<pin id="65" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_7_V_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ipack_6_V_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_6_V_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ipack_5_V_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_5_V_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ipack_4_V_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="15" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ipack_3_V_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="15" slack="0"/>
<pin id="89" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ipack_2_V_read11_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="15" slack="0"/>
<pin id="95" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_2_V_read11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ipack_1_V_read_2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ipack_0_V_read_2_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipack_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="wpack_7_V_read_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="26" slack="0"/>
<pin id="112" dir="0" index="1" bw="26" slack="0"/>
<pin id="113" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_7_V_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="wpack_6_V_read_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="26" slack="0"/>
<pin id="118" dir="0" index="1" bw="26" slack="0"/>
<pin id="119" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_6_V_read_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="wpack_5_V_read_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="26" slack="0"/>
<pin id="124" dir="0" index="1" bw="26" slack="0"/>
<pin id="125" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_5_V_read_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="wpack_4_V_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="26" slack="0"/>
<pin id="130" dir="0" index="1" bw="26" slack="0"/>
<pin id="131" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="wpack_3_V_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="26" slack="0"/>
<pin id="136" dir="0" index="1" bw="26" slack="0"/>
<pin id="137" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="wpack_2_V_read_2_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="26" slack="0"/>
<pin id="142" dir="0" index="1" bw="26" slack="0"/>
<pin id="143" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="wpack_1_V_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="26" slack="0"/>
<pin id="148" dir="0" index="1" bw="26" slack="0"/>
<pin id="149" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="wpack_0_V_read_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="26" slack="0"/>
<pin id="154" dir="0" index="1" bw="26" slack="0"/>
<pin id="155" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wpack_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln215_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="26" slack="0"/>
<pin id="160" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln215_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln215_24_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="26" slack="0"/>
<pin id="168" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_24/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln215_19_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_19/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln700_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="41" slack="0"/>
<pin id="176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln700_43_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="41" slack="0"/>
<pin id="179" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_43/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln700_44_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="41" slack="0"/>
<pin id="182" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_44/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln700_45_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="41" slack="0"/>
<pin id="185" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_45/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln215_25_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="26" slack="0"/>
<pin id="188" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_25/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln215_20_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_20/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln700_46_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="41" slack="0"/>
<pin id="196" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_46/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln700_47_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="41" slack="0"/>
<pin id="199" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_47/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln215_26_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="26" slack="0"/>
<pin id="202" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_26/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln215_21_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_21/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln700_48_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="41" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_48/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln700_49_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="41" slack="0"/>
<pin id="213" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_49/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln215_27_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="26" slack="0"/>
<pin id="216" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_27/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln215_22_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_22/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln215_28_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="26" slack="0"/>
<pin id="224" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_28/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln215_23_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_23/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln700_52_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="41" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_52/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln700_53_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="41" slack="0"/>
<pin id="235" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_53/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln700_54_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="41" slack="0"/>
<pin id="238" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_54/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln700_55_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="41" slack="0"/>
<pin id="241" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_55/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln215_29_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="26" slack="0"/>
<pin id="244" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_29/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln215_24_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_24/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln700_56_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="41" slack="0"/>
<pin id="252" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_56/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln700_57_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="41" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_57/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln215_30_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="26" slack="0"/>
<pin id="258" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_30/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln215_25_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_25/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln700_58_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="41" slack="0"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_58/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln700_59_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="41" slack="0"/>
<pin id="269" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_59/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln215_23_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="41" slack="1"/>
<pin id="272" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_23/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln700_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="41" slack="1"/>
<pin id="275" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln700_72_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="41" slack="1"/>
<pin id="278" dir="0" index="1" bw="41" slack="1"/>
<pin id="279" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_72/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln700_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="41" slack="0"/>
<pin id="282" dir="0" index="1" bw="41" slack="0"/>
<pin id="283" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln700_30_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="42" slack="0"/>
<pin id="288" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_30/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln700_31_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="41" slack="1"/>
<pin id="292" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_31/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln700_38_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="22" slack="1"/>
<pin id="295" dir="0" index="1" bw="22" slack="1"/>
<pin id="296" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_38/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln215_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="1"/>
<pin id="299" dir="0" index="1" bw="11" slack="1"/>
<pin id="300" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln700_32_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="41" slack="1"/>
<pin id="303" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_32/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln700_73_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="41" slack="1"/>
<pin id="306" dir="0" index="1" bw="41" slack="1"/>
<pin id="307" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_73/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln700_39_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="41" slack="0"/>
<pin id="310" dir="0" index="1" bw="41" slack="0"/>
<pin id="311" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_39/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln700_33_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="42" slack="0"/>
<pin id="316" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_33/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln700_40_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="42" slack="0"/>
<pin id="320" dir="0" index="1" bw="42" slack="0"/>
<pin id="321" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_40/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln700_50_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="41" slack="0"/>
<pin id="326" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_50/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln700_51_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="41" slack="0"/>
<pin id="330" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_51/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln700_20_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="42" slack="0"/>
<pin id="334" dir="0" index="1" bw="42" slack="0"/>
<pin id="335" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_20/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln700_43_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="33" slack="0"/>
<pin id="340" dir="0" index="1" bw="33" slack="0"/>
<pin id="341" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_43/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln700_44_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="22" slack="0"/>
<pin id="346" dir="0" index="1" bw="22" slack="1"/>
<pin id="347" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_44/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln700_45_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="22" slack="0"/>
<pin id="351" dir="0" index="1" bw="22" slack="1"/>
<pin id="352" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_45/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln700_46_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="1"/>
<pin id="357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_46/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln700_47_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="1"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_47/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln647_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="42" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="42" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_23_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln78_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln78_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Result_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="42" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_24_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="22" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln78_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_6/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln78_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_6/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="43" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_25_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="33" slack="0"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln700_34_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_34/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln215_32_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="41" slack="1"/>
<pin id="448" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_32/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln700_37_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="41" slack="1"/>
<pin id="451" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_37/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln700_74_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="41" slack="1"/>
<pin id="454" dir="0" index="1" bw="41" slack="1"/>
<pin id="455" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_74/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln700_21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="41" slack="0"/>
<pin id="458" dir="0" index="1" bw="41" slack="0"/>
<pin id="459" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_21/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln700_38_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="42" slack="0"/>
<pin id="464" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_38/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln700_39_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="41" slack="1"/>
<pin id="468" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_39/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln700_48_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="22" slack="1"/>
<pin id="471" dir="0" index="1" bw="22" slack="1"/>
<pin id="472" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_48/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln215_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="1"/>
<pin id="475" dir="0" index="1" bw="11" slack="1"/>
<pin id="476" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln700_40_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="41" slack="1"/>
<pin id="479" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_40/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln700_75_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="41" slack="1"/>
<pin id="482" dir="0" index="1" bw="41" slack="1"/>
<pin id="483" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_75/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln700_49_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="41" slack="0"/>
<pin id="486" dir="0" index="1" bw="41" slack="0"/>
<pin id="487" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_49/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln700_41_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="42" slack="0"/>
<pin id="492" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_41/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln700_50_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="42" slack="0"/>
<pin id="496" dir="0" index="1" bw="42" slack="0"/>
<pin id="497" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_50/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln700_60_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="41" slack="0"/>
<pin id="502" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_60/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln700_61_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="41" slack="0"/>
<pin id="506" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700_61/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln700_23_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="42" slack="0"/>
<pin id="510" dir="0" index="1" bw="42" slack="0"/>
<pin id="511" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_23/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln700_53_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="33" slack="0"/>
<pin id="516" dir="0" index="1" bw="33" slack="0"/>
<pin id="517" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_53/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln700_54_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="22" slack="0"/>
<pin id="522" dir="0" index="1" bw="22" slack="1"/>
<pin id="523" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_54/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln700_55_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="22" slack="0"/>
<pin id="527" dir="0" index="1" bw="22" slack="1"/>
<pin id="528" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_55/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln700_56_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="0"/>
<pin id="532" dir="0" index="1" bw="11" slack="1"/>
<pin id="533" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_56/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln700_57_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="1"/>
<pin id="538" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_57/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln647_7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="42" slack="0"/>
<pin id="542" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_7/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_62_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="42" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_62_1/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_26_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="11" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln78_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_8/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln78_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_8/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_63_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="0" index="1" bw="42" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="0" index="3" bw="7" slack="0"/>
<pin id="577" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_63_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_27_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="22" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln78_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_9/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln78_9_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_9/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_s_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="43" slack="0"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="0" index="3" bw="7" slack="0"/>
<pin id="605" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_28_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="33" slack="0"/>
<pin id="613" dir="0" index="2" bw="7" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln700_42_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_42/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln700_24_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_24/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln647_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="1"/>
<pin id="630" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln647/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln78_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_7/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln78_7_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_7/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln700_35_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_35/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln700_36_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_36/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln215_31_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_31/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln647_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="1"/>
<pin id="652" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln647_2/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln78_10_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_10/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln78_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_10/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln700_43_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="1"/>
<pin id="664" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_43/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln700_44_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_44/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln700_25_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="11" slack="0"/>
<pin id="671" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_25/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln700_45_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_45/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln700_46_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="1"/>
<pin id="680" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_46/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln700_26_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_26/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln700_47_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_47/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln700_48_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="0"/>
<pin id="693" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_48/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln700_27_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="11" slack="0"/>
<pin id="698" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_27/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln700_49_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_49/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="mrv_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="0"/>
<pin id="707" dir="0" index="1" bw="12" slack="0"/>
<pin id="708" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="mrv_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="0"/>
<pin id="719" dir="0" index="1" bw="12" slack="0"/>
<pin id="720" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="mrv_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="12" slack="0"/>
<pin id="726" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="729" class="1007" name="mul_ln1352_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="26" slack="0"/>
<pin id="731" dir="0" index="1" bw="15" slack="0"/>
<pin id="732" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352/1 "/>
</bind>
</comp>

<comp id="737" class="1007" name="mul_ln1352_19_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="26" slack="0"/>
<pin id="739" dir="0" index="1" bw="15" slack="0"/>
<pin id="740" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_19/1 "/>
</bind>
</comp>

<comp id="745" class="1007" name="mul_ln1352_20_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="26" slack="0"/>
<pin id="747" dir="0" index="1" bw="15" slack="0"/>
<pin id="748" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_20/1 "/>
</bind>
</comp>

<comp id="753" class="1007" name="mul_ln1352_21_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="26" slack="0"/>
<pin id="755" dir="0" index="1" bw="15" slack="0"/>
<pin id="756" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_21/1 "/>
</bind>
</comp>

<comp id="761" class="1007" name="mul_ln1352_22_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="26" slack="0"/>
<pin id="763" dir="0" index="1" bw="15" slack="0"/>
<pin id="764" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_22/1 "/>
</bind>
</comp>

<comp id="769" class="1007" name="mul_ln1352_23_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="26" slack="0"/>
<pin id="771" dir="0" index="1" bw="15" slack="0"/>
<pin id="772" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_23/1 "/>
</bind>
</comp>

<comp id="777" class="1007" name="mul_ln1352_24_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="26" slack="0"/>
<pin id="779" dir="0" index="1" bw="15" slack="0"/>
<pin id="780" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_24/1 "/>
</bind>
</comp>

<comp id="785" class="1007" name="mul_ln1352_25_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="26" slack="0"/>
<pin id="787" dir="0" index="1" bw="15" slack="0"/>
<pin id="788" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1352_25/1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="mul_ln1352_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="41" slack="1"/>
<pin id="795" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352 "/>
</bind>
</comp>

<comp id="799" class="1005" name="mul_ln1352_19_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="41" slack="1"/>
<pin id="801" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_19 "/>
</bind>
</comp>

<comp id="805" class="1005" name="trunc_ln700_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="1"/>
<pin id="807" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln700_43_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="1"/>
<pin id="812" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_43 "/>
</bind>
</comp>

<comp id="815" class="1005" name="trunc_ln700_44_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="22" slack="1"/>
<pin id="817" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_44 "/>
</bind>
</comp>

<comp id="820" class="1005" name="trunc_ln700_45_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="22" slack="1"/>
<pin id="822" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_45 "/>
</bind>
</comp>

<comp id="825" class="1005" name="mul_ln1352_20_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="41" slack="1"/>
<pin id="827" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_20 "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln700_46_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="22" slack="1"/>
<pin id="833" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_46 "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln700_47_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="11" slack="1"/>
<pin id="838" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_47 "/>
</bind>
</comp>

<comp id="841" class="1005" name="mul_ln1352_21_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="41" slack="1"/>
<pin id="843" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_21 "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln700_48_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="1"/>
<pin id="849" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_48 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln700_49_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="22" slack="1"/>
<pin id="854" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_49 "/>
</bind>
</comp>

<comp id="857" class="1005" name="mul_ln1352_22_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="41" slack="1"/>
<pin id="859" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_22 "/>
</bind>
</comp>

<comp id="863" class="1005" name="mul_ln1352_23_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="41" slack="1"/>
<pin id="865" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_23 "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln700_52_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_52 "/>
</bind>
</comp>

<comp id="874" class="1005" name="trunc_ln700_53_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_53 "/>
</bind>
</comp>

<comp id="879" class="1005" name="trunc_ln700_54_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="22" slack="1"/>
<pin id="881" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_54 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln700_55_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="22" slack="1"/>
<pin id="886" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_55 "/>
</bind>
</comp>

<comp id="889" class="1005" name="mul_ln1352_24_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="41" slack="1"/>
<pin id="891" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_24 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln700_56_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="22" slack="1"/>
<pin id="897" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_56 "/>
</bind>
</comp>

<comp id="900" class="1005" name="trunc_ln700_57_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="11" slack="1"/>
<pin id="902" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_57 "/>
</bind>
</comp>

<comp id="905" class="1005" name="mul_ln1352_25_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="41" slack="1"/>
<pin id="907" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1352_25 "/>
</bind>
</comp>

<comp id="911" class="1005" name="trunc_ln700_58_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="1"/>
<pin id="913" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_58 "/>
</bind>
</comp>

<comp id="916" class="1005" name="trunc_ln700_59_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="22" slack="1"/>
<pin id="918" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700_59 "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln78_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="1"/>
<pin id="923" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln78_6_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="1"/>
<pin id="928" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_6 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_25_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln78_8_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="11" slack="1"/>
<pin id="943" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_8 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln78_9_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="1"/>
<pin id="948" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_9 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_s_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_28_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="961" class="1005" name="add_ln700_24_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="1"/>
<pin id="963" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="104" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="146" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="189"><net_src comp="140" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="203"><net_src comp="134" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="86" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="128" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="122" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="74" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="245"><net_src comp="116" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="68" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="259"><net_src comp="110" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="62" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="284"><net_src comp="270" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="273" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="301" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="280" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="308" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="276" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="304" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="314" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="286" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="324" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="328" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="293" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="297" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="318" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="318" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="359" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="368" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="318" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="349" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="396" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="332" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="338" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="364" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="460"><net_src comp="446" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="449" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="488"><net_src comp="466" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="477" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="456" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="484" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="452" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="480" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="490" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="462" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="500" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="504" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="469" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="473" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="494" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="36" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="494" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="38" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="535" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="544" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="36" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="494" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="46" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="48" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="525" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="40" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="572" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="508" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="615"><net_src comp="58" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="514" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="48" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="540" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="442" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="649"><net_src comp="634" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="640" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="643" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="656" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="646" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="662" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="674" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="687" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="701" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="158" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="162" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="736"><net_src comp="729" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="741"><net_src comp="166" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="170" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="737" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="744"><net_src comp="737" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="749"><net_src comp="186" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="190" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="745" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="752"><net_src comp="745" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="757"><net_src comp="200" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="204" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="753" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="760"><net_src comp="753" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="765"><net_src comp="214" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="218" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="761" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="768"><net_src comp="761" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="773"><net_src comp="222" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="226" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="769" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="776"><net_src comp="769" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="781"><net_src comp="242" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="246" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="777" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="784"><net_src comp="777" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="789"><net_src comp="256" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="260" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="785" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="792"><net_src comp="785" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="796"><net_src comp="729" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="802"><net_src comp="737" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="808"><net_src comp="174" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="813"><net_src comp="177" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="818"><net_src comp="180" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="823"><net_src comp="183" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="828"><net_src comp="745" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="834"><net_src comp="194" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="839"><net_src comp="197" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="844"><net_src comp="753" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="850"><net_src comp="208" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="855"><net_src comp="211" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="860"><net_src comp="761" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="866"><net_src comp="769" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="872"><net_src comp="230" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="877"><net_src comp="233" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="882"><net_src comp="236" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="887"><net_src comp="239" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="892"><net_src comp="777" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="898"><net_src comp="250" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="903"><net_src comp="253" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="908"><net_src comp="785" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="914"><net_src comp="264" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="919"><net_src comp="267" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="924"><net_src comp="390" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="929"><net_src comp="418" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="934"><net_src comp="424" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="939"><net_src comp="434" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="944"><net_src comp="566" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="949"><net_src comp="594" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="954"><net_src comp="600" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="959"><net_src comp="610" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="964"><net_src comp="622" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="662" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wpack_0_V_read | {}
	Port: wpack_1_V_read | {}
	Port: wpack_2_V_read | {}
	Port: wpack_3_V_read | {}
	Port: wpack_4_V_read | {}
	Port: wpack_5_V_read | {}
	Port: wpack_6_V_read | {}
	Port: wpack_7_V_read | {}
	Port: ipack_0_V_read | {}
	Port: ipack_1_V_read | {}
	Port: ipack_2_V_read | {}
	Port: ipack_3_V_read | {}
	Port: ipack_4_V_read | {}
	Port: ipack_5_V_read | {}
	Port: ipack_6_V_read | {}
	Port: ipack_7_V_read | {}
 - Input state : 
	Port: simd_MAC.1 : wpack_0_V_read | {1 }
	Port: simd_MAC.1 : wpack_1_V_read | {1 }
	Port: simd_MAC.1 : wpack_2_V_read | {1 }
	Port: simd_MAC.1 : wpack_3_V_read | {1 }
	Port: simd_MAC.1 : wpack_4_V_read | {1 }
	Port: simd_MAC.1 : wpack_5_V_read | {1 }
	Port: simd_MAC.1 : wpack_6_V_read | {1 }
	Port: simd_MAC.1 : wpack_7_V_read | {1 }
	Port: simd_MAC.1 : ipack_0_V_read | {1 }
	Port: simd_MAC.1 : ipack_1_V_read | {1 }
	Port: simd_MAC.1 : ipack_2_V_read | {1 }
	Port: simd_MAC.1 : ipack_3_V_read | {1 }
	Port: simd_MAC.1 : ipack_4_V_read | {1 }
	Port: simd_MAC.1 : ipack_5_V_read | {1 }
	Port: simd_MAC.1 : ipack_6_V_read | {1 }
	Port: simd_MAC.1 : ipack_7_V_read | {1 }
  - Chain level:
	State 1
		mul_ln1352 : 1
		mul_ln1352_19 : 1
		trunc_ln700 : 2
		trunc_ln700_43 : 2
		trunc_ln700_44 : 2
		trunc_ln700_45 : 2
		mul_ln1352_20 : 1
		trunc_ln700_46 : 2
		trunc_ln700_47 : 2
		mul_ln1352_21 : 1
		trunc_ln700_48 : 2
		trunc_ln700_49 : 2
		mul_ln1352_22 : 1
		mul_ln1352_23 : 1
		trunc_ln700_52 : 2
		trunc_ln700_53 : 2
		trunc_ln700_54 : 2
		trunc_ln700_55 : 2
		mul_ln1352_24 : 1
		trunc_ln700_56 : 2
		trunc_ln700_57 : 2
		mul_ln1352_25 : 1
		trunc_ln700_58 : 2
		trunc_ln700_59 : 2
	State 2
		add_ln700 : 1
		sext_ln700_30 : 2
		add_ln700_39 : 1
		sext_ln700_33 : 2
		add_ln700_40 : 2
		trunc_ln700_50 : 1
		trunc_ln700_51 : 1
		add_ln700_20 : 3
		add_ln700_43 : 2
		add_ln700_44 : 1
		add_ln700_45 : 2
		add_ln700_46 : 1
		add_ln700_47 : 2
		trunc_ln647 : 3
		p_Result_s : 3
		tmp_23 : 3
		zext_ln78 : 4
		add_ln78 : 5
		p_Result_6 : 3
		tmp_24 : 3
		zext_ln78_6 : 4
		add_ln78_6 : 5
		tmp : 4
		tmp_25 : 3
		sext_ln700_34 : 4
		add_ln700_21 : 1
		sext_ln700_38 : 2
		add_ln700_49 : 1
		sext_ln700_41 : 2
		add_ln700_50 : 2
		trunc_ln700_60 : 1
		trunc_ln700_61 : 1
		add_ln700_23 : 3
		add_ln700_53 : 2
		add_ln700_54 : 1
		add_ln700_55 : 2
		add_ln700_56 : 1
		add_ln700_57 : 2
		trunc_ln647_7 : 3
		p_Result_62_1 : 3
		tmp_26 : 3
		zext_ln78_8 : 4
		add_ln78_8 : 5
		p_Result_63_1 : 3
		tmp_27 : 3
		zext_ln78_9 : 4
		add_ln78_9 : 5
		tmp_s : 4
		tmp_28 : 3
		sext_ln700_42 : 4
		add_ln700_24 : 5
	State 3
		add_ln78_7 : 1
		sext_ln215_31 : 2
		add_ln78_10 : 1
		add_ln700_25 : 1
		sext_ln700_45 : 2
		add_ln700_26 : 1
		sext_ln700_47 : 2
		sext_ln700_48 : 2
		add_ln700_27 : 3
		sext_ln700_49 : 4
		mrv : 1
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln282 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln700_72_fu_276     |    0    |    0    |    48   |
|          |       add_ln700_fu_280       |    0    |    0    |    48   |
|          |      add_ln700_38_fu_293     |    0    |    0    |    29   |
|          |       add_ln215_fu_297       |    0    |    0    |    18   |
|          |      add_ln700_73_fu_304     |    0    |    0    |    48   |
|          |      add_ln700_39_fu_308     |    0    |    0    |    48   |
|          |      add_ln700_40_fu_318     |    0    |    0    |    49   |
|          |      add_ln700_20_fu_332     |    0    |    0    |    49   |
|          |      add_ln700_43_fu_338     |    0    |    0    |    40   |
|          |      add_ln700_44_fu_344     |    0    |    0    |    18   |
|          |      add_ln700_45_fu_349     |    0    |    0    |    18   |
|          |      add_ln700_46_fu_354     |    0    |    0    |    18   |
|          |      add_ln700_47_fu_359     |    0    |    0    |    18   |
|          |        add_ln78_fu_390       |    0    |    0    |    18   |
|          |       add_ln78_6_fu_418      |    0    |    0    |    18   |
|          |      add_ln700_74_fu_452     |    0    |    0    |    48   |
|          |      add_ln700_21_fu_456     |    0    |    0    |    48   |
|    add   |      add_ln700_48_fu_469     |    0    |    0    |    29   |
|          |      add_ln215_2_fu_473      |    0    |    0    |    18   |
|          |      add_ln700_75_fu_480     |    0    |    0    |    48   |
|          |      add_ln700_49_fu_484     |    0    |    0    |    48   |
|          |      add_ln700_50_fu_494     |    0    |    0    |    49   |
|          |      add_ln700_23_fu_508     |    0    |    0    |    49   |
|          |      add_ln700_53_fu_514     |    0    |    0    |    40   |
|          |      add_ln700_54_fu_520     |    0    |    0    |    18   |
|          |      add_ln700_55_fu_525     |    0    |    0    |    18   |
|          |      add_ln700_56_fu_530     |    0    |    0    |    18   |
|          |      add_ln700_57_fu_535     |    0    |    0    |    18   |
|          |       add_ln78_8_fu_566      |    0    |    0    |    18   |
|          |       add_ln78_9_fu_594      |    0    |    0    |    18   |
|          |      add_ln700_24_fu_622     |    0    |    0    |    18   |
|          |       add_ln78_7_fu_634      |    0    |    0    |    17   |
|          |      add_ln78_10_fu_656      |    0    |    0    |    17   |
|          |      add_ln700_25_fu_668     |    0    |    0    |    18   |
|          |      add_ln700_26_fu_681     |    0    |    0    |    18   |
|          |      add_ln700_27_fu_695     |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln1352_fu_729      |    1    |    0    |    0    |
|          |     mul_ln1352_19_fu_737     |    1    |    0    |    0    |
|          |     mul_ln1352_20_fu_745     |    1    |    0    |    0    |
|    mul   |     mul_ln1352_21_fu_753     |    1    |    0    |    0    |
|          |     mul_ln1352_22_fu_761     |    1    |    0    |    0    |
|          |     mul_ln1352_23_fu_769     |    1    |    0    |    0    |
|          |     mul_ln1352_24_fu_777     |    1    |    0    |    0    |
|          |     mul_ln1352_25_fu_785     |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  ipack_7_V_read_2_read_fu_62 |    0    |    0    |    0    |
|          |  ipack_6_V_read_2_read_fu_68 |    0    |    0    |    0    |
|          |  ipack_5_V_read_2_read_fu_74 |    0    |    0    |    0    |
|          |  ipack_4_V_read_2_read_fu_80 |    0    |    0    |    0    |
|          |  ipack_3_V_read_2_read_fu_86 |    0    |    0    |    0    |
|          |  ipack_2_V_read11_read_fu_92 |    0    |    0    |    0    |
|          |  ipack_1_V_read_2_read_fu_98 |    0    |    0    |    0    |
|   read   | ipack_0_V_read_2_read_fu_104 |    0    |    0    |    0    |
|          | wpack_7_V_read_2_read_fu_110 |    0    |    0    |    0    |
|          | wpack_6_V_read_2_read_fu_116 |    0    |    0    |    0    |
|          | wpack_5_V_read_2_read_fu_122 |    0    |    0    |    0    |
|          | wpack_4_V_read_2_read_fu_128 |    0    |    0    |    0    |
|          | wpack_3_V_read_2_read_fu_134 |    0    |    0    |    0    |
|          | wpack_2_V_read_2_read_fu_140 |    0    |    0    |    0    |
|          | wpack_1_V_read_2_read_fu_146 |    0    |    0    |    0    |
|          | wpack_0_V_read_2_read_fu_152 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln215_fu_158      |    0    |    0    |    0    |
|          |     sext_ln215_24_fu_166     |    0    |    0    |    0    |
|          |     sext_ln215_25_fu_186     |    0    |    0    |    0    |
|          |     sext_ln215_26_fu_200     |    0    |    0    |    0    |
|          |     sext_ln215_27_fu_214     |    0    |    0    |    0    |
|          |     sext_ln215_28_fu_222     |    0    |    0    |    0    |
|          |     sext_ln215_29_fu_242     |    0    |    0    |    0    |
|          |     sext_ln215_30_fu_256     |    0    |    0    |    0    |
|          |     sext_ln215_23_fu_270     |    0    |    0    |    0    |
|          |       sext_ln700_fu_273      |    0    |    0    |    0    |
|          |     sext_ln700_30_fu_286     |    0    |    0    |    0    |
|          |     sext_ln700_31_fu_290     |    0    |    0    |    0    |
|          |     sext_ln700_32_fu_301     |    0    |    0    |    0    |
|          |     sext_ln700_33_fu_314     |    0    |    0    |    0    |
|          |     sext_ln700_34_fu_442     |    0    |    0    |    0    |
|          |     sext_ln215_32_fu_446     |    0    |    0    |    0    |
|   sext   |     sext_ln700_37_fu_449     |    0    |    0    |    0    |
|          |     sext_ln700_38_fu_462     |    0    |    0    |    0    |
|          |     sext_ln700_39_fu_466     |    0    |    0    |    0    |
|          |     sext_ln700_40_fu_477     |    0    |    0    |    0    |
|          |     sext_ln700_41_fu_490     |    0    |    0    |    0    |
|          |     sext_ln700_42_fu_618     |    0    |    0    |    0    |
|          |       sext_ln647_fu_628      |    0    |    0    |    0    |
|          |     sext_ln700_35_fu_640     |    0    |    0    |    0    |
|          |     sext_ln700_36_fu_643     |    0    |    0    |    0    |
|          |     sext_ln215_31_fu_646     |    0    |    0    |    0    |
|          |      sext_ln647_2_fu_650     |    0    |    0    |    0    |
|          |     sext_ln700_43_fu_662     |    0    |    0    |    0    |
|          |     sext_ln700_44_fu_665     |    0    |    0    |    0    |
|          |     sext_ln700_45_fu_674     |    0    |    0    |    0    |
|          |     sext_ln700_46_fu_678     |    0    |    0    |    0    |
|          |     sext_ln700_47_fu_687     |    0    |    0    |    0    |
|          |     sext_ln700_48_fu_691     |    0    |    0    |    0    |
|          |     sext_ln700_49_fu_701     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln215_fu_162      |    0    |    0    |    0    |
|          |     zext_ln215_19_fu_170     |    0    |    0    |    0    |
|          |     zext_ln215_20_fu_190     |    0    |    0    |    0    |
|          |     zext_ln215_21_fu_204     |    0    |    0    |    0    |
|          |     zext_ln215_22_fu_218     |    0    |    0    |    0    |
|          |     zext_ln215_23_fu_226     |    0    |    0    |    0    |
|   zext   |     zext_ln215_24_fu_246     |    0    |    0    |    0    |
|          |     zext_ln215_25_fu_260     |    0    |    0    |    0    |
|          |       zext_ln78_fu_386       |    0    |    0    |    0    |
|          |      zext_ln78_6_fu_414      |    0    |    0    |    0    |
|          |      zext_ln78_8_fu_562      |    0    |    0    |    0    |
|          |      zext_ln78_9_fu_590      |    0    |    0    |    0    |
|          |      zext_ln78_7_fu_631      |    0    |    0    |    0    |
|          |      zext_ln78_10_fu_653     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln700_fu_174      |    0    |    0    |    0    |
|          |     trunc_ln700_43_fu_177    |    0    |    0    |    0    |
|          |     trunc_ln700_44_fu_180    |    0    |    0    |    0    |
|          |     trunc_ln700_45_fu_183    |    0    |    0    |    0    |
|          |     trunc_ln700_46_fu_194    |    0    |    0    |    0    |
|          |     trunc_ln700_47_fu_197    |    0    |    0    |    0    |
|          |     trunc_ln700_48_fu_208    |    0    |    0    |    0    |
|          |     trunc_ln700_49_fu_211    |    0    |    0    |    0    |
|          |     trunc_ln700_52_fu_230    |    0    |    0    |    0    |
|          |     trunc_ln700_53_fu_233    |    0    |    0    |    0    |
|   trunc  |     trunc_ln700_54_fu_236    |    0    |    0    |    0    |
|          |     trunc_ln700_55_fu_239    |    0    |    0    |    0    |
|          |     trunc_ln700_56_fu_250    |    0    |    0    |    0    |
|          |     trunc_ln700_57_fu_253    |    0    |    0    |    0    |
|          |     trunc_ln700_58_fu_264    |    0    |    0    |    0    |
|          |     trunc_ln700_59_fu_267    |    0    |    0    |    0    |
|          |     trunc_ln700_50_fu_324    |    0    |    0    |    0    |
|          |     trunc_ln700_51_fu_328    |    0    |    0    |    0    |
|          |      trunc_ln647_fu_364      |    0    |    0    |    0    |
|          |     trunc_ln700_60_fu_500    |    0    |    0    |    0    |
|          |     trunc_ln700_61_fu_504    |    0    |    0    |    0    |
|          |     trunc_ln647_7_fu_540     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_368      |    0    |    0    |    0    |
|          |       p_Result_6_fu_396      |    0    |    0    |    0    |
|partselect|          tmp_fu_424          |    0    |    0    |    0    |
|          |     p_Result_62_1_fu_544     |    0    |    0    |    0    |
|          |     p_Result_63_1_fu_572     |    0    |    0    |    0    |
|          |         tmp_s_fu_600         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_23_fu_378        |    0    |    0    |    0    |
|          |         tmp_24_fu_406        |    0    |    0    |    0    |
| bitselect|         tmp_25_fu_434        |    0    |    0    |    0    |
|          |         tmp_26_fu_554        |    0    |    0    |    0    |
|          |         tmp_27_fu_582        |    0    |    0    |    0    |
|          |         tmp_28_fu_610        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_705          |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_711         |    0    |    0    |    0    |
|          |         mrv_2_fu_717         |    0    |    0    |    0    |
|          |         mrv_3_fu_723         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |    0    |   1076  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln700_24_reg_961 |   12   |
|  add_ln78_6_reg_926  |   11   |
|  add_ln78_8_reg_941  |   11   |
|  add_ln78_9_reg_946  |   11   |
|   add_ln78_reg_921   |   11   |
| mul_ln1352_19_reg_799|   41   |
| mul_ln1352_20_reg_825|   41   |
| mul_ln1352_21_reg_841|   41   |
| mul_ln1352_22_reg_857|   41   |
| mul_ln1352_23_reg_863|   41   |
| mul_ln1352_24_reg_889|   41   |
| mul_ln1352_25_reg_905|   41   |
|  mul_ln1352_reg_793  |   41   |
|    tmp_25_reg_936    |    1   |
|    tmp_28_reg_956    |    1   |
|      tmp_reg_931     |   10   |
|     tmp_s_reg_951    |   10   |
|trunc_ln700_43_reg_810|   11   |
|trunc_ln700_44_reg_815|   22   |
|trunc_ln700_45_reg_820|   22   |
|trunc_ln700_46_reg_831|   22   |
|trunc_ln700_47_reg_836|   11   |
|trunc_ln700_48_reg_847|   11   |
|trunc_ln700_49_reg_852|   22   |
|trunc_ln700_52_reg_869|   11   |
|trunc_ln700_53_reg_874|   11   |
|trunc_ln700_54_reg_879|   22   |
|trunc_ln700_55_reg_884|   22   |
|trunc_ln700_56_reg_895|   22   |
|trunc_ln700_57_reg_900|   11   |
|trunc_ln700_58_reg_911|   11   |
|trunc_ln700_59_reg_916|   22   |
|  trunc_ln700_reg_805 |   11   |
+----------------------+--------+
|         Total        |   670  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |  1076  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   670  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   670  |  1076  |
+-----------+--------+--------+--------+
