<stg><name>array_copy_Pipeline_VITIS_LOOP_35_1</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %indvars_iv11_load = load i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="indvars_iv11_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %exitcond133 = icmp_eq  i5 %indvars_iv11_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:4 %indvars_iv_next12 = add i5 %indvars_iv11_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln0 = br i1 %exitcond133, void %for.inc.split, void %for.inc14.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
for.inc.split:2 %empty_18 = trunc i5 %indvars_iv11_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:3 %indvars_iv11_cast_cast = zext i4 %empty_18

]]></Node>
<StgValue><ssdm name="indvars_iv11_cast_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:4 %conv = sitofp i32 %indvars_iv11_cast_cast

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln0 = store i5 %indvars_iv_next12, i5 %indvars_iv11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:4 %conv = sitofp i32 %indvars_iv11_cast_cast

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="32" st_id="6" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="33" st_id="7" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="34" st_id="8" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %div = fdiv i32 %conv, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="35" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %tmp = fmul i32 %div, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="36" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %tmp = fmul i32 %div, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="2" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %empty_19 = fptoui i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc14.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:0 %indvars_iv11_cast2 = zext i5 %indvars_iv11_load

]]></Node>
<StgValue><ssdm name="indvars_iv11_cast2"/></StgValue>
</operation>

<operation id="39" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="40" st_id="11" stage="1" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:7 %empty_19 = fptoui i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %vla_u3_29fixp1_addr = getelementptr i32 %vla_u3_29fixp1, i64 0, i64 %indvars_iv11_cast2

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1_addr"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc.split:9 %store_ln0 = store i32 %empty_19, i4 %vla_u3_29fixp1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="alpha" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha"/></StgValue>
</port>
<port id="73" name="vla_u3_29fixp1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla_u3_29fixp1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="indvars_iv11" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.float" to="alpha_read" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="alpha" to="alpha_read" fromId="72" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="indvars_iv11" to="store_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="82" from="indvars_iv11" to="indvars_iv11_load" fromId="14" toId="18">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="92" from="p_str" to="specpipeline_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="indvars_iv11_load" to="exitcond133" fromId="18" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_94" to="exitcond133" fromId="94" toId="20">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="21">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="21">
</dataflow>
<dataflow id="102" from="indvars_iv11_load" to="indvars_iv_next12" fromId="18" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_103" to="indvars_iv_next12" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="exitcond133" to="br_ln0" fromId="20" toId="23">
</dataflow>
<dataflow id="106" from="indvars_iv11_load" to="empty_18" fromId="18" toId="24">
</dataflow>
<dataflow id="107" from="empty_18" to="indvars_iv11_cast_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="108" from="indvars_iv11_cast_cast" to="conv" fromId="25" toId="26">
</dataflow>
<dataflow id="109" from="indvars_iv_next12" to="store_ln0" fromId="22" toId="27">
</dataflow>
<dataflow id="110" from="indvars_iv11" to="store_ln0" fromId="14" toId="27">
</dataflow>
<dataflow id="111" from="indvars_iv11_cast_cast" to="conv" fromId="25" toId="28">
</dataflow>
<dataflow id="112" from="conv" to="div" fromId="28" toId="29">
</dataflow>
<dataflow id="113" from="alpha_read" to="div" fromId="15" toId="29">
</dataflow>
<dataflow id="114" from="conv" to="div" fromId="28" toId="30">
</dataflow>
<dataflow id="115" from="alpha_read" to="div" fromId="15" toId="30">
</dataflow>
<dataflow id="116" from="conv" to="div" fromId="28" toId="31">
</dataflow>
<dataflow id="117" from="alpha_read" to="div" fromId="15" toId="31">
</dataflow>
<dataflow id="118" from="conv" to="div" fromId="28" toId="32">
</dataflow>
<dataflow id="119" from="alpha_read" to="div" fromId="15" toId="32">
</dataflow>
<dataflow id="120" from="conv" to="div" fromId="28" toId="33">
</dataflow>
<dataflow id="121" from="alpha_read" to="div" fromId="15" toId="33">
</dataflow>
<dataflow id="122" from="conv" to="div" fromId="28" toId="34">
</dataflow>
<dataflow id="123" from="alpha_read" to="div" fromId="15" toId="34">
</dataflow>
<dataflow id="124" from="div" to="tmp" fromId="34" toId="35">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp" fromId="125" toId="35">
</dataflow>
<dataflow id="127" from="div" to="tmp" fromId="34" toId="36">
</dataflow>
<dataflow id="128" from="StgValue_125" to="tmp" fromId="125" toId="36">
</dataflow>
<dataflow id="129" from="tmp" to="empty_19" fromId="36" toId="37">
</dataflow>
<dataflow id="130" from="indvars_iv11_load" to="indvars_iv11_cast2" fromId="18" toId="38">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="131" toId="39">
</dataflow>
<dataflow id="134" from="empty_11" to="specloopname_ln0" fromId="133" toId="39">
</dataflow>
<dataflow id="135" from="tmp" to="empty_19" fromId="36" toId="40">
</dataflow>
<dataflow id="136" from="vla_u3_29fixp1" to="vla_u3_29fixp1_addr" fromId="73" toId="41">
</dataflow>
<dataflow id="138" from="StgValue_137" to="vla_u3_29fixp1_addr" fromId="137" toId="41">
</dataflow>
<dataflow id="139" from="indvars_iv11_cast2" to="vla_u3_29fixp1_addr" fromId="38" toId="41">
</dataflow>
<dataflow id="140" from="empty_19" to="store_ln0" fromId="40" toId="42">
</dataflow>
<dataflow id="141" from="vla_u3_29fixp1_addr" to="store_ln0" fromId="41" toId="42">
</dataflow>
<dataflow id="142" from="exitcond133" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="143" from="exitcond133" to="StgValue_11" fromId="20" toId="11">
</dataflow>
</dataflows>


</stg>
