INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Lab7/Lab7.srcs/sim_1/new/TB_AU_7_Seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_AU_7_Seg
