Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Aug 28 11:42:10 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_test_control_sets_placed.rpt
| Design       : stopwatch_test
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              82 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | timer_unit/d3_next           | timer_unit/d3_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | timer_unit/d2_reg[3]_i_2_n_0 | timer_unit/d2_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | timer_unit/d1_reg[3]_i_2_n_0 | timer_unit/d1_reg[3]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | timer_unit/ms_tick           | timer_unit/d0_reg[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG |                              |                              |                5 |             36 |
|  clk_IBUF_BUFG | btnr_IBUF                    | timer_unit/ms_reg[0]_i_1_n_0 |                7 |             50 |
+----------------+------------------------------+------------------------------+------------------+----------------+


