=====
SETUP
0.461
10.107
10.568
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.154
7.780
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
9.075
10.107
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
10.107
=====
SETUP
1.336
9.232
10.568
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15
7.154
7.779
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
8.200
9.232
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.232
=====
SETUP
1.975
8.593
10.568
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
3.613
4.645
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
4.650
5.472
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
5.967
7.066
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
7.561
8.593
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
8.593
=====
SETUP
3.075
7.849
10.925
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.704
7.506
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.849
=====
SETUP
3.075
7.849
10.925
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.704
7.506
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
7.849
=====
SETUP
3.075
7.849
10.925
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
6.704
7.506
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
7.849
=====
SETUP
3.776
16.033
19.809
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
10.968
11.426
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
12.254
13.353
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
15.001
16.033
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
16.033
=====
SETUP
4.158
15.651
19.809
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
10.968
11.426
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
12.254
13.353
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
14.829
15.651
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
15.651
=====
SETUP
4.484
6.084
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n157_s0
5.262
6.084
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3
6.084
=====
SETUP
4.621
5.947
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n150_s0
5.125
5.947
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
5.947
=====
SETUP
4.621
5.947
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n148_s0
5.125
5.947
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3
5.947
=====
SETUP
4.809
5.759
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n149_s0
5.133
5.759
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
5.759
=====
SETUP
4.809
5.759
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n147_s0
5.133
5.759
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3
5.759
=====
SETUP
4.809
5.759
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n146_s0
5.133
5.759
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3
5.759
=====
SETUP
4.809
5.759
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.684
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n145_s0
5.133
5.759
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.759
=====
SETUP
9.690
10.119
19.809
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2
7.172
8.271
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
9.087
10.119
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
10.119
=====
SETUP
9.730
10.435
20.165
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
3.775
4.807
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
4.812
5.844
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
7.172
8.204
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3
8.705
9.731
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
10.435
=====
SETUP
4.917
14.892
19.809
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
10.968
11.426
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
12.254
13.286
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
14.892
=====
SETUP
4.938
15.227
20.165
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
10.968
11.426
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
12.254
13.286
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4
14.266
14.891
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
15.227
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n156_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
5.599
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n155_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3
5.599
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n154_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
5.599
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n153_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
5.599
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n152_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
5.599
=====
SETUP
4.969
5.599
10.568
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1
2.576
3.201
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1
3.623
4.722
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n151_s0
4.777
5.599
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
5.599
=====
HOLD
0.708
2.339
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
1.967
2.339
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.339
=====
HOLD
0.708
2.339
1.631
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n214_s1
1.967
2.339
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.339
=====
HOLD
0.709
2.340
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
1.968
2.340
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.340
=====
HOLD
0.709
2.340
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
1.968
2.340
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
2.340
=====
HOLD
0.709
2.340
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
1.968
2.340
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.340
=====
HOLD
0.709
2.340
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
1.968
2.340
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
2.340
=====
HOLD
0.710
2.341
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3
1.969
2.341
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
2.341
=====
HOLD
0.710
2.341
1.631
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s0
1.969
2.341
cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.341
=====
HOLD
0.711
2.342
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
1.970
2.342
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
2.342
=====
HOLD
0.823
2.469
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0
2.469
=====
HOLD
0.823
2.469
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
2.469
=====
HOLD
0.823
2.469
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.469
=====
HOLD
0.823
2.469
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
2.469
=====
HOLD
0.893
2.539
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0
2.539
=====
HOLD
0.893
2.539
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0
2.539
=====
HOLD
0.893
2.539
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0
2.539
=====
HOLD
0.894
2.525
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
1.969
2.525
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
2.525
=====
HOLD
0.897
2.542
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0
2.542
=====
HOLD
0.900
2.546
1.646
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0
2.546
=====
HOLD
0.937
2.567
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312_s1
2.195
2.567
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
2.567
=====
HOLD
0.937
2.567
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0
2.567
=====
HOLD
0.937
2.567
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0
2.567
=====
HOLD
0.937
2.567
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0
2.567
=====
HOLD
0.942
2.573
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310_s1
2.201
2.573
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0
2.573
=====
HOLD
0.943
2.574
1.631
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.631
1.964
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
2.202
2.574
cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
2.574
