# FPGA-Designer

This program takes an input of equations and maps it to an FPGA. More here later

# Todo: break tools

1. ask about inputs
1. minimize
2. factor
3. interconnect by number of literals
minim
minimizing in terms of luts
  decomposition  via common literals
data structure for fpga
  


## Files
file example here

