[2025-09-17 10:42:16] START suite=qualcomm_srv trace=srv312_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv312_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2803243 heartbeat IPC: 3.567 cumulative IPC: 3.567 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5385875 heartbeat IPC: 3.872 cumulative IPC: 3.713 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5385875 cumulative IPC: 3.713 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5385875 cumulative IPC: 3.713 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14667918 heartbeat IPC: 1.077 cumulative IPC: 1.077 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23797906 heartbeat IPC: 1.095 cumulative IPC: 1.086 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32897046 heartbeat IPC: 1.099 cumulative IPC: 1.09 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42061872 heartbeat IPC: 1.091 cumulative IPC: 1.091 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51235510 heartbeat IPC: 1.09 cumulative IPC: 1.091 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60337187 heartbeat IPC: 1.099 cumulative IPC: 1.092 (Simulation time: 00 hr 08 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv312_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 69367392 heartbeat IPC: 1.107 cumulative IPC: 1.094 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 78398728 heartbeat IPC: 1.107 cumulative IPC: 1.096 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 87459698 heartbeat IPC: 1.104 cumulative IPC: 1.097 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91055900 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91055900 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv312_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.098 instructions: 100000003 cycles: 91055900
CPU 0 Branch Prediction Accuracy: 92.27% MPKI: 13.83 Average ROB Occupancy at Mispredict: 29.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05017
BRANCH_INDIRECT: 0.3457
BRANCH_CONDITIONAL: 12.19
BRANCH_DIRECT_CALL: 0.3705
BRANCH_INDIRECT_CALL: 0.5052
BRANCH_RETURN: 0.3608


====Backend Stall Breakdown====
ROB_STALL: 156386
LQ_STALL: 0
SQ_STALL: 886362


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.25731
REPLAY_LOAD: 60.735752
NON_REPLAY_LOAD: 17.550728

== Total ==
ADDR_TRANS: 44890
REPLAY_LOAD: 23444
NON_REPLAY_LOAD: 88052

== Counts ==
ADDR_TRANS: 342
REPLAY_LOAD: 386
NON_REPLAY_LOAD: 5017

cpu0->cpu0_STLB TOTAL        ACCESS:    2152822 HIT:    2125816 MISS:      27006 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2152822 HIT:    2125816 MISS:      27006 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 161.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9264581 HIT:    8411510 MISS:     853071 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7500470 HIT:    6777375 MISS:     723095 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     585566 HIT:     516967 MISS:      68599 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1115853 HIT:    1102469 MISS:      13384 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62692 HIT:      14699 MISS:      47993 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15442848 HIT:    7743121 MISS:    7699727 MSHR_MERGE:    1900885
cpu0->cpu0_L1I LOAD         ACCESS:   15442848 HIT:    7743121 MISS:    7699727 MSHR_MERGE:    1900885
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30209608 HIT:   26169308 MISS:    4040300 MSHR_MERGE:    1690382
cpu0->cpu0_L1D LOAD         ACCESS:   16595394 HIT:   14384128 MISS:    2211266 MSHR_MERGE:     509629
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13546916 HIT:   11780717 MISS:    1766199 MSHR_MERGE:    1180610
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67298 HIT:       4463 MISS:      62835 MSHR_MERGE:        143
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12690517 HIT:   10530920 MISS:    2159597 MSHR_MERGE:    1090296
cpu0->cpu0_ITLB LOAD         ACCESS:   12690517 HIT:   10530920 MISS:    2159597 MSHR_MERGE:    1090296
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.253 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28709503 HIT:   27263022 MISS:    1446481 MSHR_MERGE:     362960
cpu0->cpu0_DTLB LOAD         ACCESS:   28709503 HIT:   27263022 MISS:    1446481 MSHR_MERGE:     362960
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.733 cycles
cpu0->LLC TOTAL        ACCESS:     970799 HIT:     889095 MISS:      81704 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     723095 HIT:     663320 MISS:      59775 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      68598 HIT:      63718 MISS:       4880 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     131113 HIT:     130695 MISS:        418 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47993 HIT:      31362 MISS:      16631 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1080
  ROW_BUFFER_MISS:      80206
  AVG DBUS CONGESTED CYCLE: 4.078
Channel 0 WQ ROW_BUFFER_HIT:        510
  ROW_BUFFER_MISS:       4041
  FULL:          0
Channel 0 REFRESHES ISSUED:       7588

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       568455       530568        85098         9711
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13         1729         3298         1861
  STLB miss resolved @ L2C                0          431         4172         8007         5799
  STLB miss resolved @ LLC                0          230         6224        16111        11583
  STLB miss resolved @ MEM                0            1         2448         8596        13162

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191903        58571      1450061       121310          285
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          494          640           46
  STLB miss resolved @ L2C                0           72         1639         1218           23
  STLB miss resolved @ LLC                0           26         2025         2520           74
  STLB miss resolved @ MEM                0            1          432          475          149
[2025-09-17 10:55:04] END   suite=qualcomm_srv trace=srv312_ap (rc=0)
