$date
	Tue Oct 12 19:27:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_led_array_driver $end
$scope module UUT $end
$var wire 9 ! cells [8:0] $end
$var wire 1 " ena $end
$var wire 3 # x [2:0] $end
$var wire 3 $ x_decoded [2:0] $end
$var reg 3 % cols [2:0] $end
$var reg 3 & rows [2:0] $end
$scope module COL_DECODER $end
$var wire 1 " ena $end
$var wire 3 ' in [2:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$scope begin led_array_driver $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b111 &
b0 %
b0 $
b0 #
0"
b111111111 !
$end
#1000
b1 %
b1 $
b11 &
b1 (
b1 !
1"
#2000
b10 %
b10 $
b111 &
b10 (
b1 !
b1 #
b1 '
#3000
b100 %
b100 $
b111 &
b100 (
b1 !
b10 #
b10 '
#4000
b1 %
b1 $
b101 &
b1 (
b1000 !
b0 #
b0 '
#5000
b10 %
b10 $
b111 &
b10 (
b1000 !
b1 #
b1 '
#6000
b100 %
b100 $
b111 &
b100 (
b1000 !
b10 #
b10 '
#7000
b1 %
b1 $
b110 &
b1 (
b1000000 !
b0 #
b0 '
#8000
b10 %
b10 $
b111 &
b10 (
b1000000 !
b1 #
b1 '
#9000
b100 %
b100 $
b111 &
b100 (
b1000000 !
b10 #
b10 '
#10000
b1 %
b1 $
b111 &
b1 (
b10 !
b0 #
b0 '
#11000
b10 %
b10 $
b11 &
b10 (
b10 !
b1 #
b1 '
#12000
b100 %
b100 $
b111 &
b100 (
b10 !
b10 #
b10 '
#13000
b1 %
b1 $
b111 &
b1 (
b10000 !
b0 #
b0 '
#14000
b10 %
b10 $
b101 &
b10 (
b10000 !
b1 #
b1 '
#15000
b100 %
b100 $
b111 &
b100 (
b10000 !
b10 #
b10 '
#16000
b1 %
b1 $
b111 &
b1 (
b10000000 !
b0 #
b0 '
#17000
b10 %
b10 $
b110 &
b10 (
b10000000 !
b1 #
b1 '
#18000
b100 %
b100 $
b111 &
b100 (
b10000000 !
b10 #
b10 '
#19000
b1 %
b1 $
b111 &
b1 (
b100 !
b0 #
b0 '
#20000
b10 %
b10 $
b111 &
b10 (
b100 !
b1 #
b1 '
#21000
b100 %
b100 $
b11 &
b100 (
b100 !
b10 #
b10 '
#22000
b1 %
b1 $
b111 &
b1 (
b100000 !
b0 #
b0 '
#23000
b10 %
b10 $
b111 &
b10 (
b100000 !
b1 #
b1 '
#24000
b100 %
b100 $
b101 &
b100 (
b100000 !
b10 #
b10 '
#25000
b1 %
b1 $
b111 &
b1 (
b100000000 !
b0 #
b0 '
#26000
b10 %
b10 $
b111 &
b10 (
b100000000 !
b1 #
b1 '
#27000
b100 %
b100 $
b110 &
b100 (
b100000000 !
b10 #
b10 '
#28000
b0 %
b111 &
b0 $
b1000 (
b11 #
b11 '
