     0   :  { %s184 = sld [smem:[#allocation14]] }
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s185 = sand.u32 134217727, %s184 }
   0x7   :  { %s186 = sor.u32 4026531840, %s185 }
     0   :  {}
   0x1   :  { %187 = vtrace %s186 }
     0   :  {}
   0x1   :  { %s178 = sld [smem:[#allocation11]] }
     0   :  {}
   0x1   :  { %179 = vtrace %s178 }
     0   :  {}
   0x1   :  { %s180 = sld [smem:[#allocation12]] }
     0   :  {}
   0x1   :  { %181 = vtrace %s180 }
     0   :  {}
   0x1   :  { %s182 = sld [smem:[#allocation13]] }
     0   :  {}
   0x1   :  { %183 = vtrace %s182 }
     0   :  { %v165 = vlaneseq }
   0x1   :  {}
   0x2   :  { %v166 = vshrl.u32 %v165, 7 }
   0x3   :  {}
   0x4   :  { %v167 = vshrl.u32 %v166, 1  ;;  %v168 = vand.u32 1, %v166 }
   0x5   :  {}
   0x6   :  { %v169 = vshll.u32 %v168, 2 }
   0x7   :  {}
   0x8   :  { %v170 = vadd.s32 %v169, %v167 }
   0x9   :  { %v176 = vsub.s32 %v167, %v166 }
   0xa   :  { %v171 = vsub.s32 %v170, %v166 }
   0xb   :  {}
   0xc   :  { %172 = vsetiar.raw.iar0 %v171 /* EvenOdd Store IAR initialization */ }
   0xd   :  { %177 = vsetiar.raw.iar1 %v176 /* EvenOdd Load IAR initialization */ }
   0xe   :  { %s45 = sld [smem:[#allocation8]] }
     0   :  {}
   0x1   :  { %p188 = scmp.eq.s32.totalorder %s45, 0 }
     0   :  {}
   0x1   :  { %49 = sbr.rel (%p188) target = $region29 }
     0   :  { %v54 = vand.u32 127, %v165  ;;  %s62 = sxor.u32 2925155241, %s45 }
   0x1   :  {}
   0x2   :  { %v58 = vxor.u32 1135663077, %v54 }
   0x3   :  { %s63 = smul.u32 2223506493, %s62 }
   0x4   :  { %v59 = vmul.u32 2925155241, %v58 }
   0x5   :  {}
   0x6   :  { %v60 = vshrl.u32 %v59, 16 }
   0x7   :  { %s64 = sshrl.u32 %s63, 16 }
   0x8   :  { %v61 = vxor.u32 %v60, %v59 }
   0x9   :  {}
   0xa   :  { %s65 = sxor.u32 %s64, %s63  ;;  %v66 = vxor.u32 2223506493, %v61 }
   0xb   :  {}
   0xc   :  { %v67 = vmul.u32 1519409121, %v66 }
   0xd   :  { %s70 = smul.u32 3389127133, %s65 }
   0xe   :  { %v68 = vshrl.u32 %v67, 16 }
   0xf   :  {}
  0x10   :  { %v69 = vxor.u32 %v68, %v67 }
  0x11   :  { %v72 = vstv %s70 }
  0x12   :  { %v71 = vmul.u32 1232336661, %v69 }
  0x13   :  {}
  0x14   :  { %v73 = vsub.s32 %v72, %v71 }
  0x15   :  {}
  0x16   :  { %v74 = vshrl.u32 %v73, 16 }
  0x17   :  {}
  0x18   :  { %v75 = vxor.u32 %v74, %v73 }
  0x19   :  {}
  0x1a   :  { %v76 = vxor.u32 1519409121, %v75 }
  0x1b   :  {}
  0x1c   :  { %v77 = vmul.u32 2449846741, %v76 }
  0x1d   :  {}
  0x1e   :  { %v78 = vshrl.u32 %v77, 16 }
  0x1f   :  {}
  0x20   :  { %v79 = vxor.u32 %v78, %v77  ;;  %v80 = vmul.u32 3389127133, %v61 }
  0x21   :  {}
  0x22   :  { %v81 = vmul.u32 1232336661, %v79 }
  0x23   :  {}
  0x24   :  { %v82 = vsub.s32 %v80, %v81 }
  0x25   :  {}
  0x26   :  { %v83 = vshrl.u32 %v82, 16 }
  0x27   :  {}
  0x28   :  { %v84 = vxor.u32 %v83, %v82  ;;  %v89 = vxor.u32 2925155241, %v75 }
  0x29   :  {}
  0x2a   :  { %v85 = vxor.u32 1135663077, %v84 }
  0x2b   :  {}
  0x2c   :  { %v86 = vmul.u32 2925155241, %v85  ;;  %v90 = vmul.u32 2223506493, %v89 }
  0x2d   :  {}
  0x2e   :  { %v87 = vshrl.u32 %v86, 16 }
  0x2f   :  {}
  0x30   :  { %v88 = vxor.u32 %v87, %v86  ;;  %v91 = vshrl.u32 %v90, 16 }
  0x31   :  {}
  0x32   :  { %v93 = vxor.u32 2223506493, %v88 }
  0x33   :  {}
  0x34   :  { %v92 = vxor.u32 %v91, %v90  ;;  %v94 = vmul.u32 1519409121, %v93 }
  0x35   :  {}
  0x36   :  { %v95 = vshrl.u32 %v94, 16 }
  0x37   :  {}
  0x38   :  { %v96 = vxor.u32 %v95, %v94  ;;  %v97 = vmul.u32 3389127133, %v92 }
  0x39   :  {}
  0x3a   :  { %v98 = vmul.u32 1232336661, %v96 }
  0x3b   :  {}
  0x3c   :  { %v99 = vsub.s32 %v97, %v98 }
  0x3d   :  {}
  0x3e   :  { %v100 = vshrl.u32 %v99, 16 }
  0x3f   :  {}
  0x40   :  { %v101 = vxor.u32 %v100, %v99 }
  0x41   :  {}
  0x42   :  { %v102 = vxor.u32 1519409121, %v101 }
  0x43   :  {}
  0x44   :  { %v103 = vmul.u32 2449846741, %v102 }
  0x45   :  {}
  0x46   :  { %v104 = vshrl.u32 %v103, 16 }
  0x47   :  {}
  0x48   :  { %v105 = vxor.u32 %v104, %v103  ;;  %v106 = vmul.u32 3389127133, %v88 }
  0x49   :  { %v119 = vxor.u32 1179257497, %v101 }
  0x4a   :  { %v107 = vmul.u32 1232336661, %v105 }
  0x4b   :  {}
  0x4c   :  { %v108 = vsub.s32 %v106, %v107 }
  0x4d   :  { %v120 = vmul.u32 2174555301, %v119  ;;  %v135 = vxor.u32 3546938817, %v101 }
  0x4e   :  { %v109 = vshrl.u32 %v108, 16 }
  0x4f   :  { %v123 = vxor.u32 461070425, %v101  ;;  %v139 = vxor.u32 728804945, %v101 }
  0x50   :  { %v110 = vxor.u32 %v109, %v108 }
  0x51   :  { %v121 = vshrl.u32 %v120, 16  ;;  %v136 = vmul.u32 1343633581, %v135 }
  0x52   :  { %v111 = vxor.u32 2337405405, %v110  ;;  %v115 = vxor.u32 747796405, %v110  ;;  %v127 = vxor.u32 2174555301, %v110 }
  0x53   :  { %v124 = vmul.u32 702470093, %v123  ;;  %v131 = vxor.u32 702470093, %v110  ;;  %v140 = vmul.u32 1920080165, %v139 }
  0x54   :  { %v112 = vmul.u32 1179257497, %v111  ;;  %v116 = vmul.u32 461070425, %v115 }
  0x55   :  { %v128 = vmul.u32 3546938817, %v127  ;;  %v132 = vmul.u32 728804945, %v131 }
  0x56   :  { %v113 = vshrl.u32 %v112, 16  ;;  %v122 = vxor.u32 %v121, %v120  ;;  %v137 = vshrl.u32 %v136, 16 }
  0x57   :  { %v129 = vshrl.u32 %v128, 16 }
  0x58   :  { %v114 = vxor.u32 %v113, %v112  ;;  %v125 = vshrl.u32 %v124, 16 }
  0x59   :  { %v117 = vshrl.u32 %v116, 16  ;;  %v130 = vxor.u32 %v129, %v128  ;;  %v133 = vshrl.u32 %v132, 16  ;;  %v141 = vshrl.u32 %v140, 16 }
  0x5a   :  { %v138 = vxor.u32 %v137, %v136  ;;  %v143 = vor.u32 %v122, %v114 }
  0x5b   :  {}
  0x5c   :  { %v144 = vor.u32 %v143, %v130 }
  0x5d   :  { %v118 = vxor.u32 %v117, %v116  ;;  %v126 = vxor.u32 %v125, %v124  ;;  %v134 = vxor.u32 %v133, %v132  ;;  %v142 = vxor.u32 %v141, %v140 }
  0x5e   :  { %v145 = vor.u32 %v144, %v138 }
  0x5f   :  { %vm189 = vcmp.eq.s32.totalorder %v166, 1 }
  0x60   :  { %vm146 = vcmp.eq.s32.totalorder %v145, 0  ;;  %vm190 = vcmp.eq.s32.totalorder %v166, 2  ;;  %vm191 = vcmp.eq.s32.totalorder %v166, 3 }
  0x61   :  { %v156 = vsel /*vm=*/%vm146, /*on_true_vy=*/%v118, /*on_false_vx=*/%v114  ;;  %v157 = vsel /*vm=*/%vm146, /*on_true_vy=*/%v126, /*on_false_vx=*/%v122  ;;  %v159 = vsel /*vm=*/%vm146, /*on_true_vy=*/%v134, /*on_false_vx=*/%v130  ;;  %v161 = vsel /*vm=*/%vm146, /*on_true_vy=*/%v142, /*on_false_vx=*/%v138 }
  0x62   :  { %v158 = vsel /*vm=*/%vm189, /*on_true_vy=*/%v157, /*on_false_vx=*/%v156 }
  0x63   :  { %v160 = vsel /*vm=*/%vm190, /*on_true_vy=*/%v159, /*on_false_vx=*/%v158 }
  0x64   :  { %v162 = vsel /*vm=*/%vm191, /*on_true_vy=*/%v161, /*on_false_vx=*/%v160 }
  0x65   :  { %163 = setrngseed %v162 /* Rng seed initialization */ }
  0x66   :  { %v164 = vrng /* Rng seed initialization */ }
     0   :  {}
   0x1   :  { %40 = vsettm 1 }
     0   :  {}
   0x1   :  { %s193 = smov 2147483646 /* materialized constant */ }
     0   :  {}
   0x1   :  { %39 = vsettm %s193 }
     0   :  {}
   0x1   :  { %37 = vtrace 2415919103 }
     0   :  {}
   0x1   :  { %0 = vtrace 2952790016 }
     0   :  {}
   0x1   :  { %1 = vtrace 3221225472 }
     0   :  {}
   0x1   :  { %s2 = sld [smem:[#allocation0]] }
     0   :  {}
   0x1   :  { %p192 = scmp.ne.s32.totalorder %s2, 1 }
     0   :  {}
   0x1   :  { %6 = sbr.rel (%p192) target = $region4 }
     0   :  {}
   0x1   :  { %s7 = sld [smem:[#allocation2]] }
   0x2   :  { %s8 = int_to_ptr.hbm [resolvable:$false] %s7 }
     0   :  {}
   0x1   :  { %s9 = scalar_parameter_address 0 }
     0   :  {}
   0x1   :  { %10 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %12 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %22 = vtrace 2147483648 }
     0   :  {}
   0x1   :  { %13 = compiler-scheduling-barrier }
     0   :  { %15 = vsyncpa [#allocation6], 0  ;;  %s194 = smov [#allocation5] /* materialized constant */ }
   0x1   :  { %s16 = sshll.u32 %s194, 4 }
   0x2   :  { %s17 = int_to_ptr.vmem [resolvable:$true] %s16 }
   0x3   :  { %19 = dma.hbm_to_vmem [thread:$1]  /*hbm=*/%s9, /*size_in_granules=*/16, /*vmem=*/%s17, /*dst_syncflagno=*/[#allocation6] }
     0   :  {}
   0x1   :  { %21 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %23 = vtrace 2415919104 }
     0   :  {}
   0x1   :  { %28 = vtrace 2147483649 }
     0   :  {}
   0x1   :  { %24 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %25 = dma.done [#allocation6], 16 /* local-dma-wait */ }
     0   :  {}
   0x1   :  { %26 = vsyncpa [#allocation6], 1 }
     0   :  {}
   0x1   :  { %27 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %29 = vtrace 2415919105 }
     0   :  {}
   0x1   :  { %30 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %31 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %35 = vtrace 2147483650 }
     0   :  {}
   0x1   :  { %32 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %s195 = smov [#allocation5] /* materialized constant */ }
     0   :  {}
   0x1   :  { %33 = inlined_call %s195, %s8 /* %copy.1 = copy(%bitcast.1) */ }
     0   :  {}
   0x1   :  { %34 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %36 = vtrace 2415919106 }
     0   :  {}
   0x1   :  { %38 = vtrace 2684354559 }
     0   :  {}
   0x1   :  { %s196 = smov 2147483647 /* materialized constant */ }
     0   :  {}
   0x1   :  { %41 = vsettm %s196 }
     0   :  {}
   0x1   :  { %42 = vdelay 1 }
     0   :  {}
   0x1   :  { %43 = sfence }
     0   :  {}
   0x1   :  { %s197 = smov 0 /* materialized constant */ }
   0x2   :  { %44 = sst [smem:[#allocation7]] %s197 }
