Info: Generated by version: 21.3 build 170
Info: Starting: Create simulation model
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\mem_1.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\mem_1 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: mem_1: "Transforming system: mem_1"
Info: mem_1: "Naming system components in system: mem_1"
Info: mem_1: "Processing generation queue"
Info: mem_1: "Generating: mem_1"
Info: mem_1: "Generating: mem_1_altera_avalon_onchip_memory2_1931_fpphlyq"
Info: mem_1: Starting RTL generation for module 'mem_1_altera_avalon_onchip_memory2_1931_fpphlyq'
Info: mem_1:   Generation command is [exec C:/intelfpga_pro/21.3/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.3/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mem_1_altera_avalon_onchip_memory2_1931_fpphlyq --dir=C:/Users/ALEKSA~1/AppData/Local/Temp/alt9240_2069259318457254020.dir/0001_mem_1_gen/ --quartus_dir=C:/intelfpga_pro/21.3/quartus --verilog --config=C:/Users/ALEKSA~1/AppData/Local/Temp/alt9240_2069259318457254020.dir/0001_mem_1_gen//mem_1_altera_avalon_onchip_memory2_1931_fpphlyq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEKSA~1/AppData/Local/Temp/alt9240_2069259318457254020.dir/0001_mem_1_gen/  ]
Info: mem_1: Done RTL generation for module 'mem_1_altera_avalon_onchip_memory2_1931_fpphlyq'
Info: mem_1: Done "mem_1" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Projects/Learning/SFP_test/ip/system_design/mem_1/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Projects/Learning/SFP_test/ip/system_design/mem_1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=D:\Documents\Projects\Learning\SFP_test\ip\system_design\mem_1.ip --simulator=MODELSIM --output-directory=D:/Documents/Projects/Learning/SFP_test/ip/system_design/mem_1/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Projects/Learning/SFP_test/ip/system_design/mem_1/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Projects/Learning/SFP_test/ip/system_design/mem_1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\mem_1.ip --synthesis=VERILOG --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\mem_1 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: mem_1: "Transforming system: mem_1"
Info: mem_1: "Naming system components in system: mem_1"
Info: mem_1: "Processing generation queue"
Info: mem_1: "Generating: mem_1"
Info: mem_1: "Generating: mem_1_altera_avalon_onchip_memory2_1931_fpphlyq"
Info: mem_1: Starting RTL generation for module 'mem_1_altera_avalon_onchip_memory2_1931_fpphlyq'
Info: mem_1:   Generation command is [exec C:/intelfpga_pro/21.3/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.3/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.3/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mem_1_altera_avalon_onchip_memory2_1931_fpphlyq --dir=C:/Users/ALEKSA~1/AppData/Local/Temp/alt9240_2069259318457254020.dir/0003_mem_1_gen/ --quartus_dir=C:/intelfpga_pro/21.3/quartus --verilog --config=C:/Users/ALEKSA~1/AppData/Local/Temp/alt9240_2069259318457254020.dir/0003_mem_1_gen//mem_1_altera_avalon_onchip_memory2_1931_fpphlyq_component_configuration.pl  --do_build_sim=0  ]
Info: mem_1: Done RTL generation for module 'mem_1_altera_avalon_onchip_memory2_1931_fpphlyq'
Info: mem_1: Done "mem_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
