{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447697018337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447697018338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 13:03:36 2015 " "Processing started: Mon Nov 16 13:03:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447697018338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447697018338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table " "Command: quartus_map --read_settings_files=on --write_settings_files=off g24_possibility_table -c g24_possibility_table" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447697018338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1447697018655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g24_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g24_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g24_possibility_table-behavior " "Found design unit 1: g24_possibility_table-behavior" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447697019179 ""} { "Info" "ISGN_ENTITY_NAME" "1 g24_possibility_table " "Found entity 1: g24_possibility_table" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447697019179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447697019179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_counter-behavior " "Found design unit 1: color_counter-behavior" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447697019193 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_counter " "Found entity 1: color_counter" {  } { { "color_counter.vhd" "" { Text "P:/323/lab3/possibilities/color_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447697019193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447697019193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g24_possibility_table " "Elaborating entity \"g24_possibility_table\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447697019488 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_LAST g24_possibility_table.vhd(9) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(9): used implicit default value for signal \"TC_LAST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447697019606 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_ADDR g24_possibility_table.vhd(10) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(10): used implicit default value for signal \"TM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447697019608 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TM_OUT g24_possibility_table.vhd(11) " "VHDL Signal Declaration warning at g24_possibility_table.vhd(11): used implicit default value for signal \"TM_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1447697019608 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TC0 g24_possibility_table.vhd(92) " "VHDL Process Statement warning at g24_possibility_table.vhd(92): signal \"TC0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447697019609 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TC1 g24_possibility_table.vhd(92) " "VHDL Process Statement warning at g24_possibility_table.vhd(92): signal \"TC1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447697019609 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TC2 g24_possibility_table.vhd(92) " "VHDL Process Statement warning at g24_possibility_table.vhd(92): signal \"TC2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447697019610 "|g24_possibility_table"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TC3 g24_possibility_table.vhd(92) " "VHDL Process Statement warning at g24_possibility_table.vhd(92): signal \"TC3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447697019610 "|g24_possibility_table"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC0\[2\] g24_possibility_table.vhd(55) " "Can't resolve multiple constant drivers for net \"TC0\[2\]\" at g24_possibility_table.vhd(55)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 55 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(44) " "Constant driver at g24_possibility_table.vhd(44)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC0\[1\] g24_possibility_table.vhd(55) " "Can't resolve multiple constant drivers for net \"TC0\[1\]\" at g24_possibility_table.vhd(55)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 55 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC0\[0\] g24_possibility_table.vhd(55) " "Can't resolve multiple constant drivers for net \"TC0\[0\]\" at g24_possibility_table.vhd(55)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 55 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LR0 g24_possibility_table.vhd(55) " "Can't resolve multiple constant drivers for net \"LR0\" at g24_possibility_table.vhd(55)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 55 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(45) " "Constant driver at g24_possibility_table.vhd(45)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 45 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC1\[2\] g24_possibility_table.vhd(63) " "Can't resolve multiple constant drivers for net \"TC1\[2\]\" at g24_possibility_table.vhd(63)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(46) " "Constant driver at g24_possibility_table.vhd(46)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 46 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC1\[1\] g24_possibility_table.vhd(63) " "Can't resolve multiple constant drivers for net \"TC1\[1\]\" at g24_possibility_table.vhd(63)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC1\[0\] g24_possibility_table.vhd(63) " "Can't resolve multiple constant drivers for net \"TC1\[0\]\" at g24_possibility_table.vhd(63)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LR1 g24_possibility_table.vhd(63) " "Can't resolve multiple constant drivers for net \"LR1\" at g24_possibility_table.vhd(63)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 63 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019612 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(47) " "Constant driver at g24_possibility_table.vhd(47)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 47 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC2\[2\] g24_possibility_table.vhd(71) " "Can't resolve multiple constant drivers for net \"TC2\[2\]\" at g24_possibility_table.vhd(71)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(48) " "Constant driver at g24_possibility_table.vhd(48)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 48 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC2\[1\] g24_possibility_table.vhd(71) " "Can't resolve multiple constant drivers for net \"TC2\[1\]\" at g24_possibility_table.vhd(71)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC2\[0\] g24_possibility_table.vhd(71) " "Can't resolve multiple constant drivers for net \"TC2\[0\]\" at g24_possibility_table.vhd(71)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LR2 g24_possibility_table.vhd(71) " "Can't resolve multiple constant drivers for net \"LR2\" at g24_possibility_table.vhd(71)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 71 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "g24_possibility_table.vhd(49) " "Constant driver at g24_possibility_table.vhd(49)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 49 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TC3\[2\] g24_possibility_table.vhd(79) " "Can't resolve multiple constant drivers for net \"TC3\[2\]\" at g24_possibility_table.vhd(79)" {  } { { "g24_possibility_table.vhd" "" { Text "P:/323/lab3/possibilities/g24_possibility_table.vhd" 79 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447697019614 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1447697019658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447697020020 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 13:03:40 2015 " "Processing ended: Mon Nov 16 13:03:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447697020020 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447697020020 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447697020020 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447697020020 ""}
