Analysis & Synthesis report for finalProject
Sat Apr 23 16:59:52 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |finalProjectTopLevel|keyCur
 10. State Machine - |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameStateCurr
 11. State Machine - |finalProjectTopLevel|GameController:gameControllerInst|gameStateCurr
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated
 17. Source assignments for FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated
 18. Parameter Settings for User Entity Instance: vga_controller:vgasync_instance
 19. Parameter Settings for Inferred Entity Instance: FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0
 20. Parameter Settings for Inferred Entity Instance: FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "HexDriver:hex_inst_1"
 23. Port Connectivity Checks: "FrameBuffer:frameBufferInst|frameRAM:BottomFrame"
 24. Port Connectivity Checks: "FrameBuffer:frameBufferInst|frameRAM:TopFrame"
 25. Port Connectivity Checks: "GameController:gameControllerInst"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 23 16:59:52 2016       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; finalProject                                ;
; Top-level Entity Name              ; finalProjectTopLevel                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 818                                         ;
;     Total combinational functions  ; 812                                         ;
;     Dedicated logic registers      ; 43                                          ;
; Total registers                    ; 43                                          ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072,000                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7        ;                    ;
; Top-level entity name                                                      ; finalProjectTopLevel ; finalProject       ;
; Family name                                                                ; Cyclone IV E         ; Cyclone V          ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
; Synthesis Seed                                                             ; 1                    ; 1                  ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; frameRAM.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/frameRAM.sv             ;         ;
; Color_Mapper5Bit.sv              ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Color_Mapper5Bit.sv     ;         ;
; FrameBuffer.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/FrameBuffer.sv          ;         ;
; Sprites.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/Sprites.sv              ;         ;
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/HexDriver.sv            ;         ;
; GameController.sv                ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/GameController.sv       ;         ;
; finalProjectTopLevel.sv          ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProjectTopLevel.sv ;         ;
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/VGA_controller.sv       ;         ;
; spritetext/right.txt             ; yes             ; Auto-Found File              ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/spritetext/right.txt    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_ci81.tdf           ; yes             ; Auto-Generated Megafunction  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/altsyncram_ci81.tdf  ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/decode_hua.tdf       ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/decode_aaa.tdf       ;         ;
; db/mux_uob.tdf                   ; yes             ; Auto-Generated Megafunction  ; U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/mux_uob.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 818                                   ;
;                                             ;                                       ;
; Total combinational functions               ; 812                                   ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 639                                   ;
;     -- 3 input functions                    ; 102                                   ;
;     -- <=2 input functions                  ; 71                                    ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 759                                   ;
;     -- arithmetic mode                      ; 53                                    ;
;                                             ;                                       ;
; Total registers                             ; 43                                    ;
;     -- Dedicated logic registers            ; 43                                    ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 50                                    ;
; Total memory bits                           ; 3072000                               ;
;                                             ;                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; vga_controller:vgasync_instance|hc[2] ;
; Maximum fan-out                             ; 459                                   ;
; Total fan-out                               ; 9652                                  ;
; Average fan-out                             ; 7.23                                  ;
+---------------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |finalProjectTopLevel                        ; 812 (1)           ; 43 (0)       ; 3072000     ; 0            ; 0       ; 0         ; 50   ; 0            ; |finalProjectTopLevel                                                                                                                          ; work         ;
;    |Color_Mapper5Bit:color_instance|         ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|Color_Mapper5Bit:color_instance                                                                                          ; work         ;
;    |FrameBuffer:frameBufferInst|             ; 486 (43)          ; 16 (4)       ; 3072000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst                                                                                              ; work         ;
;       |frameRAM:BottomFrame|                 ; 195 (0)           ; 6 (0)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:BottomFrame                                                                         ; work         ;
;          |altsyncram:mem_rtl_0|              ; 195 (0)           ; 6 (0)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0                                                    ; work         ;
;             |altsyncram_ci81:auto_generated| ; 195 (0)           ; 6 (6)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated                     ; work         ;
;                |decode_hua:decode3|          ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|decode_hua:decode3  ; work         ;
;                |mux_uob:mux2|                ; 153 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|mux_uob:mux2        ; work         ;
;       |frameRAM:TopFrame|                    ; 248 (0)           ; 6 (0)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame                                                                            ; work         ;
;          |altsyncram:mem_rtl_0|              ; 248 (0)           ; 6 (0)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0                                                       ; work         ;
;             |altsyncram_ci81:auto_generated| ; 248 (0)           ; 6 (6)        ; 1536000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated                        ; work         ;
;                |decode_aaa:rden_decode|      ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|decode_aaa:rden_decode ; work         ;
;                |decode_hua:decode3|          ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|decode_hua:decode3     ; work         ;
;                |mux_uob:mux2|                ; 153 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|mux_uob:mux2           ; work         ;
;    |HexDriver:hex_inst_0|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|HexDriver:hex_inst_0                                                                                                     ; work         ;
;    |Sprites:hero_SpritesInst|                ; 213 (213)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|Sprites:hero_SpritesInst                                                                                                 ; work         ;
;    |vga_controller:vgasync_instance|         ; 45 (45)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |finalProjectTopLevel|vga_controller:vgasync_instance                                                                                          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 307200       ; 5            ; --           ; --           ; 1536000 ; None ;
; FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 307200       ; 5            ; --           ; --           ; 1536000 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |finalProjectTopLevel|keyCur                          ;
+-------------------+-------------+-------------------+-----------------+
; Name              ; keyCur.Wait ; keyCur.KeyRelease ; keyCur.PressKey ;
+-------------------+-------------+-------------------+-----------------+
; keyCur.Wait       ; 0           ; 0                 ; 0               ;
; keyCur.PressKey   ; 1           ; 0                 ; 1               ;
; keyCur.KeyRelease ; 1           ; 1                 ; 0               ;
+-------------------+-------------+-------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalProjectTopLevel|FrameBuffer:frameBufferInst|frameStateCurr                                                                ;
+----------------------------------+-------------------------+---------------------+----------------------------------+---------------------------+
; Name                             ; frameStateCurr.SwapBack ; frameStateCurr.Swap ; frameStateCurr.SwappedRead_Write ; frameStateCurr.Read_Write ;
+----------------------------------+-------------------------+---------------------+----------------------------------+---------------------------+
; frameStateCurr.Read_Write        ; 0                       ; 0                   ; 0                                ; 0                         ;
; frameStateCurr.SwappedRead_Write ; 0                       ; 0                   ; 1                                ; 1                         ;
; frameStateCurr.Swap              ; 0                       ; 1                   ; 0                                ; 1                         ;
; frameStateCurr.SwapBack          ; 1                       ; 0                   ; 0                                ; 1                         ;
+----------------------------------+-------------------------+---------------------+----------------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |finalProjectTopLevel|GameController:gameControllerInst|gameStateCurr      ;
+------------------------+---------------------+------------------------+--------------------+
; Name                   ; gameStateCurr.Start ; gameStateCurr.GameOver ; gameStateCurr.Play ;
+------------------------+---------------------+------------------------+--------------------+
; gameStateCurr.Start    ; 0                   ; 0                      ; 0                  ;
; gameStateCurr.Play     ; 1                   ; 0                      ; 1                  ;
; gameStateCurr.GameOver ; 1                   ; 1                      ; 0                  ;
+------------------------+---------------------+------------------------+--------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------------------+----------------------------------------+
; Register name                                            ; Reason for Removal                     ;
+----------------------------------------------------------+----------------------------------------+
; Sprites:hero_SpritesInst|pixelData[3]                    ; Stuck at GND due to stuck port data_in ;
; FrameBuffer:frameBufferInst|frameStateCurr~2             ; Lost fanout                            ;
; FrameBuffer:frameBufferInst|frameStateCurr~3             ; Lost fanout                            ;
; keyCur.PressKey                                          ; Lost fanout                            ;
; keyCur.KeyRelease                                        ; Lost fanout                            ;
; keyCur.Wait                                              ; Lost fanout                            ;
; GameController:gameControllerInst|gameStateCurr.Play     ; Lost fanout                            ;
; GameController:gameControllerInst|gameStateCurr.GameOver ; Lost fanout                            ;
; GameController:gameControllerInst|gameStateCurr.Start    ; Lost fanout                            ;
; Total Number of Removed Registers = 9                    ;                                        ;
+----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                        ;
+-----------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                                   ; Megafunction                                               ; Type ;
+-----------------------------------------------------------------+------------------------------------------------------------+------+
; FrameBuffer:frameBufferInst|frameRAM:TopFrame|data_Out[0..4]    ; FrameBuffer:frameBufferInst|frameRAM:TopFrame|mem_rtl_0    ; RAM  ;
; FrameBuffer:frameBufferInst|frameRAM:BottomFrame|data_Out[0..4] ; FrameBuffer:frameBufferInst|frameRAM:BottomFrame|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------+------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |finalProjectTopLevel|FrameBuffer:frameBufferInst|pixelOut[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalProjectTopLevel|GameController:gameControllerInst|gameStateCurr ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0|altsyncram_ci81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vgasync_instance ;
+----------------+------------+------------------------------------------------+
; Parameter Name ; Value      ; Type                                           ;
+----------------+------------+------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                ;
; vlines         ; 1000001100 ; Unsigned Binary                                ;
+----------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 5                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ci81      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 5                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ci81      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 5                                                                     ;
;     -- NUMWORDS_A                         ; 307200                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; FrameBuffer:frameBufferInst|frameRAM:BottomFrame|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 5                                                                     ;
;     -- NUMWORDS_A                         ; 307200                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex_inst_1" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; In0[3..1] ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:frameBufferInst|frameRAM:BottomFrame"                                                                                                                                           ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrameBuffer:frameBufferInst|frameRAM:TopFrame"                                                                                                                                              ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameController:gameControllerInst"                                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; keycode[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; playerDead    ; Input  ; Info     ; Explicitly unconnected                                                              ;
; gameState     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 43                          ;
;     CLR               ; 13                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 814                         ;
;     arith             ; 53                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 24                          ;
;     normal            ; 761                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 639                         ;
; cycloneiii_ram_block  ; 380                         ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 7.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Apr 23 16:59:28 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file frameram.sv
    Info (12023): Found entity 1: frameRAM
Info (12021): Found 1 design units, including 1 entities, in source file register5bits.sv
    Info (12023): Found entity 1: Register5Bits
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper5bit.sv
    Info (12023): Found entity 1: Color_Mapper5Bit
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.sv
    Info (12023): Found entity 1: FrameBuffer
Info (12021): Found 1 design units, including 1 entities, in source file sprites.sv
    Info (12023): Found entity 1: Sprites
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file player.sv
    Info (12023): Found entity 1: Player
Info (12021): Found 1 design units, including 1 entities, in source file gamecontroller.sv
    Info (12023): Found entity 1: GameController
Info (12021): Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv
    Info (12023): Found entity 1: finalProjectTopLevel
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller
Warning (10236): Verilog HDL Implicit Net warning at Player.sv(209): created implicit net for "PlayerS"
Warning (10236): Verilog HDL Implicit Net warning at finalProjectTopLevel.sv(34): created implicit net for "Reset"
Info (12127): Elaborating entity "finalProjectTopLevel" for the top level hierarchy
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgasync_instance"
Info (12128): Elaborating entity "Color_Mapper5Bit" for hierarchy "Color_Mapper5Bit:color_instance"
Info (12128): Elaborating entity "GameController" for hierarchy "GameController:gameControllerInst"
Info (12128): Elaborating entity "Sprites" for hierarchy "Sprites:hero_SpritesInst"
Warning (10230): Verilog HDL assignment warning at Right.txt(1): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(2): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(3): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(4): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(5): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(6): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(11): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(12): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(13): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(14): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(15): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(16): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(17): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(18): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(19): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(20): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(21): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(22): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(23): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(24): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(25): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(26): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(27): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(28): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(35): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(36): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(37): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(38): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(39): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(40): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(41): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(42): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(43): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(44): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(45): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(46): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(47): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(48): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(49): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(50): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(51): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(60): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(61): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(62): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(63): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(64): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(65): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(66): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(67): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(68): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(69): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(70): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(71): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(72): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(73): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(74): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(75): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(84): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(85): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(86): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(87): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(88): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(89): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(90): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(91): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(92): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(93): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(94): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(95): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(96): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(97): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(98): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(99): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(100): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(107): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(108): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(109): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(110): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(111): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(112): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(113): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(114): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(115): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(116): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(117): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(118): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(119): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(120): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(121): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(122): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(133): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(134): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(135): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(136): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(137): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(138): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(139): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(140): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(141): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(142): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(143): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(144): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(145): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(157): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(158): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(159): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(160): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(161): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(162): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(163): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(164): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(165): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(166): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(167): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(168): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(182): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(183): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(184): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(185): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(186): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(187): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(188): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(189): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(190): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(191): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(192): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(206): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(207): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(208): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(209): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(210): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(211): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(212): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(213): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(214): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(215): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(216): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(231): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(232): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(233): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(234): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(235): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(236): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(237): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(239): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(240): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(264): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(289): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(312): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(313): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(314): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(334): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(335): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(336): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(337): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(338): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(339): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(347): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(348): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(357): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(358): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(359): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(360): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(361): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(362): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(363): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(371): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(372): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(373): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(374): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(375): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(376): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(377): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(378): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(379): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(380): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(381): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(382): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(383): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(384): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(385): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(386): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(387): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(395): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(396): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(397): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(398): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(399): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(400): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(401): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(402): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(403): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(404): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(405): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(406): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(407): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(408): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(409): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(410): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(411): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(420): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(421): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(422): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(423): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(424): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(425): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(426): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(427): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(428): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(429): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(430): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(431): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(432): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(433): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(434): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(435): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(436): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(445): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(446): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(447): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(448): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(449): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(450): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(451): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(452): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(453): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(454): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(455): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(456): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(457): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(458): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(459): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(460): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(469): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(470): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(471): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(472): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(473): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(474): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(475): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(476): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(477): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(478): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(479): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(480): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(481): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(482): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(483): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(484): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(494): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(495): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(496): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(497): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(498): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(499): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(500): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(501): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(502): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(503): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(504): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(505): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(506): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(507): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(508): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(509): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(517): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(518): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(519): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(520): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(521): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(522): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(523): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(524): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(525): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(526): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(527): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(528): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(529): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(530): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(531): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(532): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(533): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(541): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(542): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(543): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(544): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(545): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(546): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(547): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(548): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(549): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(550): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(551): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(552): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(553): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(554): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(555): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(556): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(564): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(565): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(566): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(567): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(568): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(569): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(570): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(571): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(572): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(573): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(574): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(575): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(576): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(577): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(578): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(579): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(588): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(589): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(590): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(591): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(592): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(593): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(594): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(595): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(596): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(597): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(598): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(599): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(600): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(601): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(602): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(611): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(612): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(613): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(614): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(615): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(616): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(617): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(618): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(619): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(620): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(621): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(622): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(623): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(624): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(625): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(634): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(635): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(636): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(637): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(638): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(639): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(640): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(641): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(642): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(643): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(644): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(645): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(646): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(647): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(648): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(649): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(658): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(659): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(660): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(661): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(662): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(663): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(664): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(665): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(666): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(667): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(668): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(669): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(670): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(671): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(672): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(673): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(674): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(681): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(682): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(683): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(684): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(685): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(686): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(687): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(688): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(689): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(690): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(691): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(692): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(693): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(694): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(695): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(696): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(697): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(698): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(699): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(706): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(707): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(708): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(709): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(710): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(711): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(712): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(713): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(714): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(715): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(716): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(717): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(718): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(719): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(720): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(721): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(722): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(723): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(724): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(732): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(733): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(734): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(735): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(736): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(737): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(738): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(739): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(740): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(741): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(742): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(743): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(744): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(745): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(746): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(747): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(748): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(757): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(758): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(759): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(760): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(761): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(762): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(763): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(764): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(765): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(766): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(767): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(768): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(769): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(770): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(771): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(772): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(781): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(782): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(783): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(784): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(785): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(786): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(787): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(788): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(789): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(790): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(791): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(792): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(793): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(794): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(795): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(796): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(797): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(798): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(799): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(800): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(801): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(802): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(803): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(804): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(805): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(806): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(807): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(808): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(809): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(810): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(811): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(812): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(813): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(814): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(815): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(816): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(817): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(818): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(819): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(820): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(821): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(822): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(823): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(824): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(825): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(826): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(827): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(828): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(829): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(830): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(831): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(832): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(833): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(834): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(835): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(836): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(837): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(838): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(839): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(840): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(841): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(842): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(843): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(844): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(845): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(846): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(847): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(848): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(849): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(850): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(851): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(852): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(853): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(854): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(855): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(856): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(857): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(858): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(859): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(860): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(861): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(862): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(863): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(864): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(865): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(866): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(867): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(868): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(869): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(870): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(871): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(872): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(873): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(874): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(875): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(876): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(877): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(878): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(879): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(880): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(881): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(882): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(883): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(884): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(885): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(886): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(887): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(888): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(889): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(890): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(891): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(892): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(893): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(894): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(895): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(896): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(897): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(898): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(899): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(900): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(901): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(902): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(903): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(904): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(905): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(906): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(907): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(908): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(909): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(910): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(911): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(912): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(913): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(914): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(915): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(916): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(917): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(918): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(919): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(920): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(921): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(922): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(923): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(924): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(925): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(926): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(927): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(928): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(929): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(930): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(931): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(932): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(933): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(934): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(935): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(936): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(937): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(938): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(939): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(940): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(941): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(942): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(943): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(944): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(945): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(946): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(947): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(948): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(949): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(950): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(951): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(952): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(953): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(954): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(955): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(956): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(957): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(958): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(959): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(960): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(961): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(962): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(963): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(964): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(965): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(966): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(967): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(968): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(969): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(970): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(971): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(972): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(973): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(974): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(975): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(976): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(977): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(978): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(979): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(980): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(981): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(982): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(983): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(984): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(985): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(986): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(987): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(988): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(989): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(990): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(991): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(992): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(993): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(994): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(995): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(996): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(997): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(998): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(999): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1000): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1001): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1002): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1003): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1004): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1005): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1006): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1007): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1008): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1009): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1010): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1011): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1012): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1013): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1014): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1015): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1016): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1017): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1018): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1019): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1020): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1021): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1022): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1023): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1024): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1025): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1026): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1027): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1028): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1029): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1030): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1031): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1032): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1033): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1034): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1035): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1036): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1037): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1038): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1039): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1040): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1041): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1042): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1043): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1044): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1045): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1046): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1047): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1048): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1049): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1050): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1051): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1052): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1053): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1054): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1055): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1056): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1057): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1058): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1059): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1060): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1061): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1062): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1063): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1064): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1065): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1066): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1067): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1068): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1069): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1070): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1071): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1072): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1073): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1074): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1075): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1076): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1077): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1078): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1079): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Right.txt(1080): truncated value with size 8 to match size of target (5)
Warning (10030): Net "SpriteRom.data_a" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SpriteRom.waddr_a" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SpriteRom.we_a" at Sprites.sv(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "FrameBuffer:frameBufferInst"
Warning (10036): Verilog HDL or VHDL warning at FrameBuffer.sv(16): object "pixelWrite" assigned a value but never read
Info (12128): Elaborating entity "frameRAM" for hierarchy "FrameBuffer:frameBufferInst|frameRAM:TopFrame"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Sprites:hero_SpritesInst|SpriteRom" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1080) in the Memory Initialization File "U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/db/finalProject.ram0_Sprites_8a0e877e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FrameBuffer:frameBufferInst|frameRAM:TopFrame|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FrameBuffer:frameBufferInst|frameRAM:BottomFrame|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 5
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FrameBuffer:frameBufferInst|frameRAM:TopFrame|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "5"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ci81.tdf
    Info (12023): Found entity 1: altsyncram_ci81
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_uob.tdf
    Info (12023): Found entity 1: mux_uob
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 1263 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 833 logic cells
    Info (21064): Implemented 380 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 795 warnings
    Info: Peak virtual memory: 711 megabytes
    Info: Processing ended: Sat Apr 23 16:59:52 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/ece385/ECE-385/Final_Project/modularTesting/DualFrameBuffer2.0/finalProject.map.smsg.


