\hypertarget{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields}{}\section{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+:\+:\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields Struct Reference}
\label{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields}\index{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ae94340eec727b3cc394868dbc9d22be7}{T\+OE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ab6263c94a00634266b2e02d4d1f9d2b3}{E\+XT}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_a0328d6f9b6c3afc60e07a19ce7ea6b51}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 30
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}!E\+XT@{E\+XT}}
\index{E\+XT@{E\+XT}!\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+XT}{EXT}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields\+::\+E\+XT}\hypertarget{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ab6263c94a00634266b2e02d4d1f9d2b3}{}\label{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ab6263c94a00634266b2e02d4d1f9d2b3}
\mbox{[}1\mbox{]} D\+AC External Trigger Input Enable \index{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_a0328d6f9b6c3afc60e07a19ce7ea6b51}{}\label{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_a0328d6f9b6c3afc60e07a19ce7ea6b51}
\mbox{[}31\+:2\mbox{]} \index{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}!T\+OE@{T\+OE}}
\index{T\+OE@{T\+OE}!\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields@{\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+OE}{TOE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+pdb\+\_\+dacintcn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintcn\+\_\+bitfields\+::\+T\+OE}\hypertarget{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ae94340eec727b3cc394868dbc9d22be7}{}\label{struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_ae94340eec727b3cc394868dbc9d22be7}
\mbox{[}0\mbox{]} D\+AC Interval Trigger Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
