--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.877 ns
From           : C9
To             : bit_count[3]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.768 ns
From           : ADC:ADC_SPI|AIN5[0]
To             : LED5
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.376 ns
From           : C4
To             : LROUT
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.539 ns
From           : ADCMISO
To             : ADC:ADC_SPI|temp_AIN5[8]
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_122MHZ'
Slack          : -6.772 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 67.70 MHz ( period = 14.772 ns )
From           : cicint:cic_Q|diff1[0]
To             : cicint:cic_Q|section_out6[19]
From Clock     : _122MHZ
To Clock       : _122MHZ
Failed Paths   : 2680

Type           : Clock Setup: 'C8'
Slack          : 0.867 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 140.19 MHz ( period = 7.133 ns )
From           : previous[4]
To             : ALC_out[1]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: '_10MHZ'
Slack          : 46.998 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 166.56 MHz ( period = 6.004 ns )
From           : oddClockDivider:refClockDivider|count[1]
To             : oddClockDivider:refClockDivider|div2
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Setup: 'C9'
Slack          : 10224.505 ns
Required Time  : 0.05 MHz ( period = 20480.000 ns )
Actual Time    : 32.27 MHz ( period = 30.990 ns )
From           : Q_sync_data[0]
To             : cic_q[14]
From Clock     : C9
To Clock       : C9
Failed Paths   : 0

Type           : Clock Hold: '_122MHZ'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : osc_80khz
To             : osc_80khz
From Clock     : _122MHZ
To Clock       : _122MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C9'
Slack          : 0.499 ns
Required Time  : 0.05 MHz ( period = 20480.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|div2
To             : oddClockDivider:refClockDivider|div2
From Clock     : C9
To Clock       : C9
Failed Paths   : 0

Type           : Clock Hold: '_10MHZ'
Slack          : 0.499 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|div2
To             : oddClockDivider:refClockDivider|div2
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : CCdata[48]
To             : CCdata[48]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2680

--------------------------------------------------------------------------------------

