// Seed: 1923752932
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 == id_3;
endmodule
module module_1;
  supply0 id_1;
  always @(posedge id_1 or negedge id_1) id_1 = 1 | 1'b0;
  id_3(
      .id_0(1), .id_1(id_2)
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_8 = (-{id_6, id_5});
endmodule
