// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps;
module prga_subword_selector #(
    parameter   SUBWORD_SIZE        =   8   // 1 Byte
    , parameter SUBWORD_CNT_LOG2    =   3   // 2**3 = 8 Bytes
) (
    input wire [(SUBWORD_SIZE << SUBWORD_CNT_LOG2) - 1:0]   fullword_i
    , input wire [SUBWORD_CNT_LOG2-1:0]                     sel_i
    , output reg [SUBWORD_SIZE-1:0]                         subword_o
    );

    localparam  SUBWORD_CNT = 1 << SUBWORD_CNT_LOG2;

    wire [SUBWORD_SIZE-1:0]     subwords [0:SUBWORD_CNT-1];

    genvar subword_idx;
    generate for (subword_idx = 0; subword_idx < SUBWORD_CNT; subword_idx = subword_idx + 1) begin
        assign subwords[subword_idx] = fullword_i[subword_idx * SUBWORD_SIZE +: SUBWORD_SIZE];
    end endgenerate

    always @* begin
        subword_o = subwords[sel_i];
    end

endmodule
