; PlatformIO Project Configuration File
;
;   Build options: build flags, source filter, extra scripting
;   Upload options: custom port, speed and extra flags
;   Library options: dependencies, extra library storages
;
; Please visit documentation for the other options and examples
; http://docs.platformio.org/page/projectconf.html

[env:swervolf_nexys]
platform = chipsalliance
board = swervolf_nexys
framework = wd-riscv-sdk

monitor_speed = 115200

#debug_tool = whisper

board_build.bitstream_file = /home/alejandro/Alejandro/Universidad/TFG/RVfpga_V2.2_ENG/cvfpu_NewPipe_PrePostSync/project_vivado/project_vivado.runs/impl_1/rvfpganexys.bit

board_debug.verilator.binary = /home/alejandro/Alejandro/Universidad/TFG/RVfpga_V2.2_ENG/cvfpu_NewPipe_PrePostSync/verilatorSIM/Vrvfpgasim
#board_debug.verilator.binary = /home/dchaver/RVfpga_v2-2/Labs/RVfpgaLabsSolutions/Modified_RVfpgaSystem/RVfpgaSystem_Lab18/FloatingPoint/verilatorSIM/Vrvfpgasim
#board_debug.verilator.binary = /home/dchaver/RVfpga_v2-2/verilatorSIM/OriginalBinaries/Vrvfpgasim

build_unflags = -Wa,-march=rv32imac -march=rv32imac
build_flags = -Wa,-march=rv32imf -march=rv32imf
extra_scripts = extra_script.py
