{"Source Block": ["hdl/library/common/up_hdmi_rx.v@112:122@HdlIdDef", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_axis_dma_tx.v@101:111", "  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n"], ["hdl/library/common/up_hdmi_tx.v@135:145", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_full_range = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_ss_bypass = 'd0;\n  reg     [ 1:0]  up_srcsel = 'd1;\n"], ["hdl/library/common/up_hdmi_rx.v@115:125", "  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_tpm_oos = 'd0;\n  reg             up_vs_oos = 'd0;\n"], ["hdl/library/common/up_axis_dma_tx.v@99:109", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n"], ["hdl/library/common/up_dac_common.v@146:156", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n"], ["hdl/library/common/up_axis_dma_rx.v@116:126", "  reg     [31:0]  up_dma_count = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg             dma_start_d = 'd0;\n  reg             dma_start_2d = 'd0;\n  reg             dma_start = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_hdmi_tx.v@137:147", "  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_full_range = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_ss_bypass = 'd0;\n  reg     [ 1:0]  up_srcsel = 'd1;\n  reg     [23:0]  up_const_rgb = 'd0;\n  reg             up_vdma_ovf = 'd0;\n"], ["hdl/library/common/up_axis_dma_tx.v@100:110", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n"], ["hdl/library/common/up_axis_dma_rx.v@108:118", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dma_stream = 'd0;\n  reg             up_dma_start = 'd0;\n  reg     [31:0]  up_dma_count = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n"], ["hdl/library/common/up_clkgen.v@101:111", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n"], ["hdl/library/common/up_hdmi_rx.v@116:126", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_tpm_oos = 'd0;\n  reg             up_vs_oos = 'd0;\n  reg             up_hs_oos = 'd0;\n"], ["hdl/library/common/up_axis_dma_tx.v@102:112", "\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_axis_dma_tx.v@103:113", "  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/common/up_hdmi_rx.v@111:121", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n"], ["hdl/library/common/up_dac_common.v@145:155", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n"], ["hdl/library/common/up_hdmi_rx.v@114:124", "\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_tpm_oos = 'd0;\n"], ["hdl/library/common/up_clkgen.v@100:110", "\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg             up_drp_status = 'd0;\n"], ["hdl/library/common/up_axis_dma_rx.v@107:117", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dma_stream = 'd0;\n  reg             up_dma_start = 'd0;\n  reg     [31:0]  up_dma_count = 'd0;\n  reg             up_dma_ovf = 'd0;\n"], ["hdl/library/common/up_hdmi_tx.v@136:146", "\n  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_full_range = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_ss_bypass = 'd0;\n  reg     [ 1:0]  up_srcsel = 'd1;\n  reg     [23:0]  up_const_rgb = 'd0;\n"], ["hdl/library/common/up_hdmi_rx.v@113:123", "  // internal registers\n\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n"]], "Diff Content": {"Delete": [[117, "  reg             up_resetn = 'd0;\n"]], "Add": []}}