// Seed: 3143233933
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  assign id_4[-1'b0] = id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd79,
    parameter id_3  = 32'd6,
    parameter id_4  = 32'd85,
    parameter id_6  = 32'd72,
    parameter id_7  = 32'd77
) (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire _id_3,
    input supply0 _id_4,
    output supply0 id_5,
    input wor _id_6,
    input supply1 _id_7
);
  integer ["" : id_3] \id_9 ;
  logic [7:0][id_6  -  id_7 : -1 'b0] id_10;
  wire _id_11 = id_3;
  module_0 modCall_1 (
      \id_9 ,
      \id_9 ,
      \id_9
  );
  wire id_12 = id_12;
  wire [1  ==  id_11 : 1] id_13;
  assign id_1 = 1'd0;
  wire [id_4 : 1] id_14;
  assign id_10[-1-id_4] = id_10 == -1;
endmodule
