#ifndef RISC201_PIPELINE_4STAGE_HPP
#define RISC201_PIPELINE_4STAGE_HPP

#include "StageRegisters4.hpp"
#include "../common/Types.hpp"
#include "../common/RegisterFile.hpp"
#include "../common/Memory.hpp"
#include "../common/Exception.hpp"
#include "../alu/ALU.hpp"
#include "../assembler/Disassembler.hpp"
#include "../visualizer/PipelineVisualizer.hpp"
#include <iostream>
#include <iomanip>
#include <sstream>

namespace risc201 {
namespace stage4 {

/**
 * 4-Stage Pipelined Processor: IF -> OF -> EX -> MA_RW
 *
 * Stage Merging Decision:
 *   Memory Access (MA) and Register Writeback (RW) are merged into MA_RW.
 *   Rationale: In SimpleRisc, ALU operations do no memory access, only writeback.
 *   Load operations read from memory and can latch into the register file in the same
 *   phase. Merging eliminates a dedicated pipeline stage, reduces pipeline depth,
 *   decreases branch misprediction penalty to 2 cycles, and achieves lower CPI.
 */
class Pipeline4Stage {
public:
    // Core hardware elements
    RegisterFile regFile;
    Memory memory;
    alu::ALU aluUnit;

    // Architectural state
    Word pc{0};
    Word programSize{0};
    bool halted{false};
    CpuException currentException{};

    // Pipeline Latches
    Latch_IF_OF l_IF_OF{};
    Latch_OF_EX l_OF_EX{};
    Latch_EX_MARW l_EX_MARW{};

    // Next cycle latch buffers (to model edge-triggered synchronous transfers)
    Latch_IF_OF next_IF_OF{};
    Latch_OF_EX next_OF_EX{};
    Latch_EX_MARW next_EX_MARW{};

    // Performance Counters
    uint64_t cycles{0};
    uint64_t retiredInstructions{0};
    uint64_t stallCycles{0};
    uint64_t bubbleCycles{0};
    uint64_t branchCount{0};
    uint64_t branchTakenCount{0};

    // Forwarding Enable toggle (for evaluation comparison)
    bool forwardingEnabled{true};

public:
    explicit Pipeline4Stage(size_t memSize = 1024 * 1024)
        : memory(memSize) {
        reset();
    }

    void reset() {
        regFile.reset();
        memory.reset();
        pc = 0;
        programSize = 0;
        halted = false;
        currentException.clear();

        l_IF_OF.reset();
        l_OF_EX.reset();
        l_EX_MARW.reset();
        next_IF_OF.reset();
        next_OF_EX.reset();
        next_EX_MARW.reset();

        cycles = 0;
        retiredInstructions = 0;
        stallCycles = 0;
        bubbleCycles = 0;
        branchCount = 0;
        branchTakenCount = 0;
    }

    void setProgramSize(Word sz) { programSize = sz; }
    void setForwarding(bool enable) { forwardingEnabled = enable; }
    bool isForwardingEnabled() const { return forwardingEnabled; }

    // Check if pipeline has completely drained (no valid instructions in flight)
    bool isDrained() const {
        return (programSize > 0 && pc >= programSize) &&
               l_IF_OF.isBubble && l_OF_EX.isBubble && l_EX_MARW.isBubble;
    }

    /**
     * Execute one clock cycle of the 4-stage pipeline.
     */
    void stepCycle() {
        if (halted) return;
        cycles++;

        // Control Signals for current cycle
        bool stall_IF = false;
        bool stall_OF = false;
        bool bubble_EX = false;
        bool isBranchTaken = false;
        Word branchPC = 0;

        // =========================================================================
        // STAGE 4: MA_RW (Memory Access and Register Writeback Merged)
        // =========================================================================
        if (!l_EX_MARW.isBubble) {
            const auto& d = l_EX_MARW.decoded;
            Word writebackData = l_EX_MARW.aluResult;

            if (d.isLoad()) {
                // Read word from memory
                writebackData = memory.readWord(l_EX_MARW.aluResult, &currentException);
            } else if (d.isStore()) {
                // Store op2 into memory at aluResult
                memory.writeWord(l_EX_MARW.aluResult, l_EX_MARW.op2, &currentException);
            } else if (d.isCall()) {
                // Call writes return address (PC + 4)
                writebackData = l_EX_MARW.pc + 4;
            }

            // Writeback to register file if instruction produces a register value
            if (d.writesRegister() && !currentException.hasOccurred()) {
                regFile.writePort(d.getDestReg(), writebackData, true);
            }

            retiredInstructions++;
        }

        // =========================================================================
        // STAGE 3: EX (Execute Stage)
        // =========================================================================
        if (!l_OF_EX.isBubble) {
            const auto& d = l_OF_EX.decoded;

            // Determine operand A with Forwarding
            Word opA = l_OF_EX.op1;
            if (forwardingEnabled && !l_EX_MARW.isBubble && l_EX_MARW.decoded.writesRegister()) {
                RegId destPrev = l_EX_MARW.decoded.getDestReg();
                if (d.readsRs1() && d.rs1 == destPrev) {
                    // Forwarded value from previous instruction (ALU result or Load result)
                    if (l_EX_MARW.decoded.isLoad()) {
                        opA = memory.readWord(l_EX_MARW.aluResult, nullptr);
                    } else if (l_EX_MARW.decoded.isCall()) {
                        opA = l_EX_MARW.pc + 4;
                    } else {
                        opA = l_EX_MARW.aluResult;
                    }
                }
            }

            // Determine operand B with Forwarding
            Word opB = l_OF_EX.isImmediate ? l_OF_EX.immx : l_OF_EX.op2;
            if (!l_OF_EX.isImmediate && forwardingEnabled && !l_EX_MARW.isBubble && l_EX_MARW.decoded.writesRegister()) {
                RegId destPrev = l_EX_MARW.decoded.getDestReg();
                if (d.readsRs2() && d.rs2 == destPrev) {
                    if (l_EX_MARW.decoded.isLoad()) {
                        opB = memory.readWord(l_EX_MARW.aluResult, nullptr);
                    } else if (l_EX_MARW.decoded.isCall()) {
                        opB = l_EX_MARW.pc + 4;
                    } else {
                        opB = l_EX_MARW.aluResult;
                    }
                }
            }

            // Store instruction data forwarding (st rd, imm[rs1] stores rd)
            Word storeData = l_OF_EX.op2;
            if (d.isStore() && forwardingEnabled && !l_EX_MARW.isBubble && l_EX_MARW.decoded.writesRegister()) {
                if (d.rd == l_EX_MARW.decoded.getDestReg()) {
                    if (l_EX_MARW.decoded.isLoad()) {
                        storeData = memory.readWord(l_EX_MARW.aluResult, nullptr);
                    } else {
                        storeData = l_EX_MARW.aluResult;
                    }
                }
            }

            // Execute in ALU
            auto aluOut = aluUnit.execute(d.opcode, opA, opB, regFile.getFlags());
            if (d.opcode == OP_CMP) {
                regFile.setFlags(aluOut.flags);
            }
            if (aluOut.exception.hasOccurred()) {
                currentException = aluOut.exception;
                currentException.faultingPC = l_OF_EX.pc;
            }

            // Branch Condition Evaluation
            if (d.isBranch()) {
                branchCount++;
                Flags flg = regFile.getFlags();

                if (d.opcode == OP_B) {
                    isBranchTaken = true;
                    branchPC = l_OF_EX.branchTarget;
                } else if (d.opcode == OP_BEQ) {
                    isBranchTaken = flg.E;
                    branchPC = l_OF_EX.branchTarget;
                } else if (d.opcode == OP_BGT) {
                    isBranchTaken = flg.GT;
                    branchPC = l_OF_EX.branchTarget;
                } else if (d.opcode == OP_CALL) {
                    isBranchTaken = true;
                    branchPC = l_OF_EX.branchTarget;
                } else if (d.opcode == OP_RET) {
                    isBranchTaken = true;
                    branchPC = opA; // ra
                } else if (d.opcode == OP_RETZ) {
                    isBranchTaken = true;
                    branchPC = regFile.getOldPC();
                    regFile.setCPL(1);
                }

                if (isBranchTaken) {
                    branchTakenCount++;
                }
            }

            // Prepare next EX_MARW latch
            next_EX_MARW.pc = l_OF_EX.pc;
            next_EX_MARW.instruction = l_OF_EX.instruction;
            next_EX_MARW.decoded = d;
            next_EX_MARW.aluResult = aluOut.result;
            next_EX_MARW.op2 = storeData;
            next_EX_MARW.isBubble = false;
            next_EX_MARW.disassembly = l_OF_EX.disassembly;
        } else {
            next_EX_MARW.reset();
        }

        // =========================================================================
        // STAGE 2: OF (Operand Fetch / Instruction Decode)
        // =========================================================================
        if (!l_IF_OF.isBubble) {
            DecodedInst d = assembler::Disassembler::decode(l_IF_OF.instruction, l_IF_OF.pc);

            // Hazard Detection Unit:
            // Check for Load-Use Hazard (Instruction in EX is LD and OF needs loaded register)
            bool loadUseHazard = false;
            if (!l_OF_EX.isBubble && l_OF_EX.decoded.isLoad()) {
                RegId loadDest = l_OF_EX.decoded.rd;
                if ((d.readsRs1() && d.rs1 == loadDest) ||
                    (d.readsRs2() && d.rs2 == loadDest) ||
                    (d.isStore() && d.rd == loadDest)) {
                    loadUseHazard = true;
                }
            }

            // If forwarding is disabled, stall for ANY RAW dependency until previous instruction clears EX
            bool rawHazardNoForward = false;
            if (!forwardingEnabled) {
                if (!l_OF_EX.isBubble && l_OF_EX.decoded.writesRegister()) {
                    RegId dest = l_OF_EX.decoded.getDestReg();
                    if ((d.readsRs1() && d.rs1 == dest) ||
                        (d.readsRs2() && d.rs2 == dest) ||
                        (d.isStore() && d.rd == dest)) {
                        rawHazardNoForward = true;
                    }
                }
            }

            if (loadUseHazard || rawHazardNoForward) {
                // Interlock: Stall IF and OF, insert bubble into EX
                stall_IF = true;
                stall_OF = true;
                bubble_EX = true;
                stallCycles++;
            } else {
                // Read register operands
                Word op1 = regFile.readPort1(d.isRet() ? REG_RA : d.rs1);
                Word op2 = regFile.readPort2(d.isStore() ? d.rd : d.rs2);

                // Forwarding from MA_RW writeback port into OF stage if write & read same cycle (RW->OF)
                if (forwardingEnabled && !l_EX_MARW.isBubble && l_EX_MARW.decoded.writesRegister()) {
                    RegId wbReg = l_EX_MARW.decoded.getDestReg();
                    Word wbData = l_EX_MARW.aluResult;
                    if (l_EX_MARW.decoded.isLoad()) {
                        wbData = memory.readWord(l_EX_MARW.aluResult, nullptr);
                    } else if (l_EX_MARW.decoded.isCall()) {
                        wbData = l_EX_MARW.pc + 4;
                    }
                    if (d.readsRs1() && d.rs1 == wbReg) op1 = wbData;
                    if (d.readsRs2() && d.rs2 == wbReg) op2 = wbData;
                    if (d.isStore() && d.rd == wbReg) op2 = wbData;
                }

                next_OF_EX.pc = l_IF_OF.pc;
                next_OF_EX.instruction = l_IF_OF.instruction;
                next_OF_EX.decoded = d;
                next_OF_EX.op1 = op1;
                next_OF_EX.op2 = op2;
                next_OF_EX.immx = d.immx;
                next_OF_EX.branchTarget = d.branchTarget;
                next_OF_EX.isImmediate = d.isImmediate;
                next_OF_EX.isBubble = false;
                next_OF_EX.disassembly = l_IF_OF.disassembly;
            }
        } else {
            next_OF_EX.reset();
        }

        // =========================================================================
        // STAGE 1: IF (Instruction Fetch)
        // =========================================================================
        if (isBranchTaken) {
            // Branch penalty / flush: Branch was taken in EX stage
            // Instructions currently in IF_OF and newly decoded OF_EX must be flushed
            pc = branchPC;
            next_IF_OF.reset(); // Flush IF
            next_OF_EX.reset(); // Flush OF
            bubbleCycles += 2;
        } else if (programSize > 0 && pc >= programSize) {
            next_IF_OF.reset(); // Program completed, drain pipeline with bubbles
        } else if (!stall_IF) {
            Word instWord = memory.readWord(pc, &currentException);
            if (currentException.hasOccurred()) {
                currentException.faultingPC = pc;
                halted = true;
                return;
            }

            next_IF_OF.pc = pc;
            next_IF_OF.instruction = instWord;
            next_IF_OF.isBubble = false;
            next_IF_OF.disassembly = assembler::Disassembler::disassemble(instWord, pc);

            pc += 4;
        }

        // Commit synchronous latch updates
        if (bubble_EX) {
            l_OF_EX.reset();
        } else if (!stall_OF) {
            l_OF_EX = next_OF_EX;
        }

        if (!stall_IF) {
            l_IF_OF = next_IF_OF;
        }
        l_EX_MARW = next_EX_MARW;
    }

    // Run until drained or breakpoint or max cycles
    void run(uint64_t maxCycles = 100000) {
        while (!halted && cycles < maxCycles) {
            stepCycle();
            if (isDrained()) {
                break;
            }
        }
    }

    std::vector<visualizer::PipelineStageInfo> getStageInfo() const {
        std::vector<visualizer::PipelineStageInfo> info;
        info.push_back({"IF", l_IF_OF.isBubble ? "" : l_IF_OF.disassembly, l_IF_OF.pc, l_IF_OF.isBubble, false});
        info.push_back({"OF", l_OF_EX.isBubble ? "" : l_OF_EX.disassembly, l_OF_EX.pc, l_OF_EX.isBubble, false});
        info.push_back({"EX", l_EX_MARW.isBubble ? "" : l_EX_MARW.disassembly, l_EX_MARW.pc, l_EX_MARW.isBubble, false});
        info.push_back({"MA_RW", l_EX_MARW.isBubble ? "" : l_EX_MARW.disassembly, l_EX_MARW.pc, l_EX_MARW.isBubble, false});
        return info;
    }

    std::string printStats() const {
        std::ostringstream oss;
        double cpi = (retiredInstructions > 0) ? (static_cast<double>(cycles) / retiredInstructions) : 0.0;
        double ipc = (cycles > 0) ? (static_cast<double>(retiredInstructions) / cycles) : 0.0;

        oss << "=== 4-Stage Pipeline Statistics ===\n"
            << "Total Clock Cycles      : " << cycles << "\n"
            << "Retired Instructions    : " << retiredInstructions << "\n"
            << "Cycles Per Inst (CPI)   : " << std::fixed << std::setprecision(3) << cpi << "\n"
            << "Inst Per Cycle (IPC)    : " << std::fixed << std::setprecision(3) << ipc << "\n"
            << "Stall Cycles (RAW/Load) : " << stallCycles << "\n"
            << "Branch Bubble Cycles    : " << bubbleCycles << "\n"
            << "Total Branches          : " << branchCount << "\n"
            << "Taken Branches          : " << branchTakenCount << "\n"
            << "Forwarding Enabled      : " << (forwardingEnabled ? "YES" : "NO (Interlocks only)") << "\n";
        return oss.str();
    }
};

} // namespace stage4
} // namespace risc201

#endif // RISC201_PIPELINE_4STAGE_HPP
