

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 15:49:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3215508556|  3215508556|  32.155 sec|  32.155 sec|  3215508556|  3215508556|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J                |  3215508555|  3215508555|  214367237|          -|          -|     15|        no|
        | + TILE_I               |   214367235|   214367235|   14291149|          -|          -|     15|        no|
        |  ++ TILE_I.1           |         625|         625|          1|          -|          -|    625|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT               |    14003776|    14003776|     218809|          -|          -|     64|        no|
        |   +++ TY               |      218807|      218807|      12871|          -|          -|     17|        no|
        |    ++++ TX             |       12869|       12869|        757|          -|          -|     17|        no|
        |     +++++ KY           |         747|         747|         83|          -|          -|      9|        no|
        |      ++++++ KX         |          81|          81|          9|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT    |      261313|      261313|       4083|          -|          -|     64|        no|
        |   +++ OUT_BUFFER_TY    |        4080|        4080|        240|          -|          -|     17|        no|
        |    ++++ OUT_BUFFER_TX  |         238|         238|         14|          -|          -|     17|        no|
        |  ++ TILE_I.5           |       18496|       18496|          1|          -|          -|  18496|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 38 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 19 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 29 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 63 
48 --> 49 46 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 63 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 64 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:10]   --->   Operation 66 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:10]   --->   Operation 67 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:10]   --->   Operation 68 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:10]   --->   Operation 69 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i62 %trunc_ln" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 71 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln115" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 72 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tj_3 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 75 'load' 'tj_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_3, i4 15" [src/conv1.cpp:31]   --->   Operation 76 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_3, i4 1" [src/conv1.cpp:31]   --->   Operation 77 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end72" [src/conv1.cpp:31]   --->   Operation 78 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 80 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_3, i4 %tj_3" [src/conv1.cpp:31]   --->   Operation 81 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv1.cpp:32]   --->   Operation 82 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 83 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 84 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split" [src/conv1.cpp:32]   --->   Operation 85 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 86 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 87 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %NOUT.split, void %for.inc70" [src/conv1.cpp:32]   --->   Operation 88 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 90 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 91 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 92 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 93 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty = phi i10 0, void %NOUT.split, i10 %empty_102, void %memset.loop.i.split"   --->   Operation 94 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.78ns)   --->   "%exitcond4 = icmp_eq  i10 %empty, i10 625"   --->   Operation 95 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%empty_102 = add i10 %empty, i10 1"   --->   Operation 96 'add' 'empty_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %IN_BUFFER_NIN.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast54 = zext i10 %empty"   --->   Operation 99 'zext' 'p_cast54' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast54"   --->   Operation 100 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i10 %input_fm_buffer_2_0_addr"   --->   Operation 101 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv1.cpp:32]   --->   Operation 103 'bitconcatenate' 'p_shl1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ti_cast20 = zext i4 %ti" [src/conv1.cpp:32]   --->   Operation 104 'zext' 'ti_cast20' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 105 'br' 'br_ln94' <Predicate = (exitcond4)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 106 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 107 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 108 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 109 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 110 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 111 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 112 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 114 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 115 'add' 'tmp1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 116 'sext' 'tmp1_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.76ns)   --->   "%empty_103 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 117 'add' 'empty_103' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_103, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 118 'bitselect' 'tmp_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_103, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 119 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_103, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 120 'bitselect' 'tmp_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 121 'select' 'select_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_9, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 122 'or' 'or_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_103" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 123 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 125 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i12 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 126 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.89ns)   --->   "%sub_ln102 = sub i20 %shl_ln, i20 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 127 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 128 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 129 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 130 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 130 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 131 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 132 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 134 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 135 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 136 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 138 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 139 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 140 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp4" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 141 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 142 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 143 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 144 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 145 'bitselect' 'tmp_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 146 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 147 'bitselect' 'tmp_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%or_ln51_2 = or i1 %tmp_11, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 148 'or' 'or_ln51_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_5 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 149 'select' 'select_ln51_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %or_ln51_2, i10 %select_ln51_5, i10 %add_ln98" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 150 'select' 'select_ln51_6' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_6, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 151 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i12 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 152 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 153 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 154 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln102_1, i32 2, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 155 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i62 %trunc_ln3" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 156 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 157 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 158 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 159 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 160 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 161 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 162 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 163 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 164 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 165 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 166 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 167 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 167 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 169 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %gmem_addr_11_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 170 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 %bitcast_ln102, i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 171 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 172 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc64, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 173 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%phi_mul49 = phi i15 %add_ln45_1, void %for.inc64, i15 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 174 'phi' 'phi_mul49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.84ns)   --->   "%add_ln45_1 = add i15 %phi_mul49, i15 324" [src/conv1.cpp:45]   --->   Operation 175 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 176 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 177 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i11 %tmp_s" [src/conv1.cpp:45]   --->   Operation 178 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.79ns)   --->   "%empty_104 = add i12 %tmp_16_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 179 'add' 'empty_104' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 180 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 181 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %for.inc67" [src/conv1.cpp:45]   --->   Operation 182 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:45]   --->   Operation 184 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i15 %phi_mul49" [src/conv1.cpp:48]   --->   Operation 185 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (1.08ns)   --->   "%add_ln48 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 186 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln48, i32 2, i32 63" [src/conv1.cpp:52]   --->   Operation 187 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln2" [src/conv1.cpp:52]   --->   Operation 188 'sext' 'sext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln52" [src/conv1.cpp:52]   --->   Operation 189 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 190 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48_1, void %for.inc61, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 191 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 192 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.80ns)   --->   "%empty_105 = add i12 %empty_104, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 193 'add' 'empty_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_105" [src/conv1.cpp:45]   --->   Operation 194 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%empty_106 = trunc i12 %empty_105" [src/conv1.cpp:45]   --->   Operation 195 'trunc' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_106, i4 0" [src/conv1.cpp:45]   --->   Operation 196 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.84ns)   --->   "%empty_107 = add i15 %p_shl2, i15 %p_cast" [src/conv1.cpp:45]   --->   Operation 197 'add' 'empty_107' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 198 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 199 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc64" [src/conv1.cpp:48]   --->   Operation 200 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv1.cpp:48]   --->   Operation 202 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 204 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.84>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc58, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 205 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 206 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.84ns)   --->   "%empty_108 = add i15 %empty_107, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 207 'add' 'empty_108' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%p_cast60 = zext i15 %empty_108" [src/conv1.cpp:45]   --->   Operation 208 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast60" [src/conv1.cpp:45]   --->   Operation 209 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 210 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 211 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc61" [src/conv1.cpp:49]   --->   Operation 212 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 213 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 214 [8/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 214 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 215 [7/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 215 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 216 [6/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 216 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 217 [5/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 217 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 218 [4/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 218 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 219 [3/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 219 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 220 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 220 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_26 : Operation 221 [2/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 221 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:49]   --->   Operation 223 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 224 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_27 : Operation 225 [1/8] (7.30ns)   --->   "%empty_109 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_10, i32 81" [src/conv1.cpp:52]   --->   Operation 225 'readreq' 'empty_109' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 226 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 226 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 28 <SV = 16> <Delay = 2.03>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 227 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 228 'phi' 'add51_lcssa_lcssa18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 229 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.79ns)   --->   "%icmp_ln52_4 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 230 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 231 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %KX.split, void %for.inc58" [src/conv1.cpp:52]   --->   Operation 232 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 233 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:52]   --->   Operation 234 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.78ns)   --->   "%empty_110 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 235 'add' 'empty_110' <Predicate = (!icmp_ln52_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_110" [src/conv1.cpp:62]   --->   Operation 236 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_28 : Operation 237 [1/1] (1.23ns)   --->   "%mul_ln62 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 237 'mul' 'mul_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 238 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 238 'br' 'br_ln53' <Predicate = (!icmp_ln52_4)> <Delay = 0.42>
ST_28 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 239 'store' 'store_ln62' <Predicate = (icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 240 'br' 'br_ln49' <Predicate = (icmp_ln52_4)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 2.81>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:53]   --->   Operation 241 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split" [src/conv1.cpp:62]   --->   Operation 242 'phi' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 243 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 244 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 245 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc55" [src/conv1.cpp:53]   --->   Operation 246 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 247 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 248 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.78ns)   --->   "%add_ln62 = add i10 %mul_ln62, i10 %zext_ln62_6" [src/conv1.cpp:62]   --->   Operation 249 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i10 %add_ln62" [src/conv1.cpp:62]   --->   Operation 250 'zext' 'zext_ln62_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_7" [src/conv1.cpp:62]   --->   Operation 251 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 252 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 252 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 253 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 254 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_10" [src/conv1.cpp:62]   --->   Operation 254 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 255 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 255 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 31 <SV = 19> <Delay = 7.01>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %gmem_addr_10_read" [src/conv1.cpp:62]   --->   Operation 256 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.47ns)   --->   Input mux for Operation 257 '%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load'
ST_31 : Operation 257 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 257 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.01>
ST_32 : Operation 258 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 258 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 7.01>
ST_33 : Operation 259 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 259 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.43>
ST_34 : [1/1] (0.62ns)   --->   Input mux for Operation 260 '%add = fadd i32 %add51_lcssa17, i32 %mul'
ST_34 : Operation 260 [4/4] (5.81ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 260 'fadd' 'add' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.43>
ST_35 : Operation 261 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 261 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.43>
ST_36 : Operation 262 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 262 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.43>
ST_37 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:53]   --->   Operation 264 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 265 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 265 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 266 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 38 <SV = 6> <Delay = 7.30>
ST_38 : Operation 267 [8/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 267 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 7> <Delay = 7.30>
ST_39 : Operation 268 [7/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 268 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 8> <Delay = 7.30>
ST_40 : Operation 269 [6/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 269 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 9> <Delay = 7.30>
ST_41 : Operation 270 [5/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 270 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 10> <Delay = 7.30>
ST_42 : Operation 271 [4/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 271 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 11> <Delay = 7.30>
ST_43 : Operation 272 [3/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 272 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 12> <Delay = 7.30>
ST_44 : Operation 273 [2/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 273 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 13> <Delay = 7.30>
ST_45 : Operation 274 [1/8] (7.30ns)   --->   "%empty_111 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 274 'readreq' 'empty_111' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 275 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 275 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 46 <SV = 14> <Delay = 0.77>
ST_46 : Operation 276 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln115, void %for.inc43.i, i7 0, void %for.inc67" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 276 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 277 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 277 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 278 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 278 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 7.30>
ST_47 : Operation 279 [1/1] (0.00ns)   --->   "%phi_mul51 = phi i24 %add_ln115_5, void %for.inc43.i, i24 0, void %for.inc67" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 279 'phi' 'phi_mul51' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 280 [1/1] (0.93ns)   --->   "%add_ln115_5 = add i24 %phi_mul51, i24 260100" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 280 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 281 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 282 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i11 %tmp_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 283 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 284 [1/1] (0.79ns)   --->   "%add_ln119_5 = add i12 %zext_ln119_5, i12 %zext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 284 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i25.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 285 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 286 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 287 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 288 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 288 'read' 'gmem_addr_read' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 289 [1/1] (0.00ns)   --->   "%empty_112 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 289 'bitcast' 'empty_112' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i24 %phi_mul51" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 290 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln119_2 = add i64 %zext_ln116, i64 %output_ftmap_read" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 291 'add' 'add_ln119_2' <Predicate = (!icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [1/1] (0.42ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 292 'br' 'br_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_47 : Operation 293 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i25"   --->   Operation 293 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 48 <SV = 16> <Delay = 1.65>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln116, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 294 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i5 %ty_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 295 'zext' 'zext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 296 [1/1] (0.80ns)   --->   "%add_ln119_6 = add i12 %add_ln119_5, i12 %zext_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 296 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i12 %add_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 297 'zext' 'zext_ln119_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i12 %add_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 298 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln119, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 299 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 300 [1/1] (0.84ns)   --->   "%add_ln119_7 = add i15 %p_shl4, i15 %zext_ln119_7" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 300 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %ty_3" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 301 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 302 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %ty_3, i5 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 302 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %ty_3, i5 1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 303 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %OUT_BUFFER_TX.i.split, void %for.inc43.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 304 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 306 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 307 [1/1] (0.76ns)   --->   "%empty_113 = add i8 %zext_ln116_1, i8 %tmp" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 307 'add' 'empty_113' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_113, i10 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 308 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i18 %shl_ln5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 309 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln119_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_113, i2 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 310 'bitconcatenate' 'shl_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i10 %shl_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 311 'zext' 'zext_ln119_2' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 312 [1/1] (0.87ns)   --->   "%sub_ln119 = sub i19 %zext_ln119_1, i19 %zext_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 312 'sub' 'sub_ln119' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 313 'br' 'br_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 314 'br' 'br_ln115' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 49 <SV = 17> <Delay = 3.52>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%tx_4 = phi i5 %add_ln117, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 315 'phi' 'tx_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln119_8 = zext i5 %tx_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 316 'zext' 'zext_ln119_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 317 [1/1] (0.84ns)   --->   "%add_ln119_8 = add i15 %add_ln119_7, i15 %zext_ln119_8" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln119_9 = zext i15 %add_ln119_8" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'zext' 'zext_ln119_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 319 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln119_9" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 320 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i5 %tx_4, i5 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 320 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 321 [1/1] (0.78ns)   --->   "%add_ln117 = add i5 %tx_4, i5 1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 321 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc40.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 322 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 323 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 323 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_49 : Operation 324 [1/1] (0.78ns)   --->   "%add_ln119 = add i5 %ti_cast20, i5 %tx_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 324 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i5 %add_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 325 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 326 [1/1] (0.76ns)   --->   "%add_ln119_1 = add i8 %zext_ln119_3, i8 %p_shl1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 326 'add' 'add_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln119_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln119_1, i2 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 327 'bitconcatenate' 'shl_ln119_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i10 %shl_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 328 'zext' 'zext_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 329 [1/1] (0.88ns)   --->   "%add_ln119_4 = add i19 %sub_ln119, i19 %zext_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 329 'add' 'add_ln119_4' <Predicate = (!icmp_ln117)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i19 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 330 'sext' 'sext_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 331 [1/1] (1.08ns)   --->   "%add_ln119_3 = add i64 %sext_ln119_1, i64 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 331 'add' 'add_ln119_3' <Predicate = (!icmp_ln117)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119_3, i32 2, i32 63" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 332 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 333 'sext' 'sext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 334 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 334 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 335 'br' 'br_ln116' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 50 <SV = 18> <Delay = 7.30>
ST_50 : Operation 336 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 336 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_50 : Operation 337 [1/1] (7.30ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 337 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 19> <Delay = 6.43>
ST_51 : [1/1] (0.62ns)   --->   Input mux for Operation 338 '%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_112'
ST_51 : Operation 338 [4/4] (5.81ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_112" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 338 'fadd' 'add_i' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 6.43>
ST_52 : Operation 339 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_112" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 339 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 6.43>
ST_53 : Operation 340 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_112" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 340 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 6.43>
ST_54 : Operation 341 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_112" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 341 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 2.78>
ST_55 : [1/1] (0.47ns)   --->   Input mux for Operation 342 '%tmp_8 = fcmp_olt  i32 %add_i, i32 0'
ST_55 : Operation 342 [2/2] (2.30ns)   --->   "%tmp_8 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 342 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 24> <Delay = 3.23>
ST_56 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln119 = bitcast i32 %add_i" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 343 'bitcast' 'bitcast_ln119' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln119, i32 23, i32 30" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 344 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %bitcast_ln119" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 345 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 346 [1/1] (0.76ns)   --->   "%icmp_ln120 = icmp_ne  i8 %tmp_7, i8 255" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 346 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 347 [1/1] (0.92ns)   --->   "%icmp_ln120_1 = icmp_eq  i23 %trunc_ln120, i23 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 347 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120 = or i1 %icmp_ln120_1, i1 %icmp_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 348 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 349 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%and_ln120 = and i1 %or_ln120, i1 %tmp_8" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 350 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 351 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln120 = select i1 %and_ln120, i32 0, i32 %bitcast_ln119" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 351 'select' 'select_ln120' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 25> <Delay = 7.30>
ST_57 : Operation 352 [1/1] (7.30ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_12, i32 %select_ln120, i4 15" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 352 'write' 'write_ln119' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 353 [5/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 353 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 27> <Delay = 7.30>
ST_59 : Operation 354 [4/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 354 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 28> <Delay = 7.30>
ST_60 : Operation 355 [3/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 355 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 29> <Delay = 7.30>
ST_61 : Operation 356 [2/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 356 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 30> <Delay = 7.30>
ST_62 : Operation 357 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 357 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 358 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 359 [1/5] (7.30ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 359 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 360 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 63 <SV = 16> <Delay = 2.07>
ST_63 : Operation 361 [1/1] (0.00ns)   --->   "%empty_114 = phi i15 %empty_115, void %memset.loop.i25.split, i15 0, void %memset.loop.i25.preheader"   --->   Operation 361 'phi' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 362 [1/1] (0.84ns)   --->   "%exitcond6015 = icmp_eq  i15 %empty_114, i15 18496"   --->   Operation 362 'icmp' 'exitcond6015' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 363 [1/1] (0.84ns)   --->   "%empty_115 = add i15 %empty_114, i15 1"   --->   Operation 363 'add' 'empty_115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6015, void %memset.loop.i25.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 364 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 365 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 365 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_63 : Operation 366 [1/1] (0.00ns)   --->   "%p_cast61 = zext i15 %empty_114"   --->   Operation 366 'zext' 'p_cast61' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_63 : Operation 367 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast61"   --->   Operation 367 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_63 : Operation 368 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr"   --->   Operation 368 'store' 'store_ln0' <Predicate = (!exitcond6015)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_63 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i25"   --->   Operation 369 'br' 'br_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_63 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 370 'br' 'br_ln32' <Predicate = (exitcond6015)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [17]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv1.cpp:31) on local variable 'tj' [20]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [21]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [31]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [32]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.024ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_102') [40]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr') [47]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_2_0' [48]  (1.237 ns)
	blocking operation 0.787 ns on control path)

 <State 5>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:94->src/conv1.cpp:42) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:42) [55]  (0.000 ns)
	'add' operation ('tmp1', src/conv1.cpp:94->src/conv1.cpp:42) [65]  (0.789 ns)
	'add' operation ('empty_103', src/conv1.cpp:94->src/conv1.cpp:42) [67]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42) [69]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [72]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [73]  (0.403 ns)
	'sub' operation ('sub_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [77]  (0.894 ns)

 <State 6>: 3.563ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:98->src/conv1.cpp:42) with incoming values : ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:42) [81]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:42) [95]  (0.789 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:42) [97]  (0.765 ns)
	'icmp' operation ('icmp_ln52_3', src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42) [99]  (0.787 ns)
	'or' operation ('or_ln51_2', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [101]  (0.000 ns)
	'select' operation ('select_ln51_6', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [103]  (0.403 ns)
	'add' operation ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [106]  (0.000 ns)
	'add' operation ('add_ln102_1', src/conv1.cpp:102->src/conv1.cpp:42) [107]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [111]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [112]  (7.300 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln102', src/conv1.cpp:102->src/conv1.cpp:42) of variable 'bitcast_ln102', src/conv1.cpp:102->src/conv1.cpp:42 on array 'input_fm_buffer_2_0' [114]  (1.237 ns)

 <State 17>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul49', src/conv1.cpp:45) with incoming values : ('add_ln45_1', src/conv1.cpp:45) [122]  (0.000 ns)
	'add' operation ('add_ln48', src/conv1.cpp:48) [135]  (1.085 ns)

 <State 18>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:48) with incoming values : ('add_ln48_1', src/conv1.cpp:48) [141]  (0.000 ns)
	'add' operation ('empty_105', src/conv1.cpp:45) [143]  (0.809 ns)
	'add' operation ('empty_107', src/conv1.cpp:45) [147]  (0.842 ns)

 <State 19>: 0.842ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:49) with incoming values : ('add_ln49', src/conv1.cpp:49) [156]  (0.000 ns)
	'add' operation ('empty_108', src/conv1.cpp:45) [158]  (0.842 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_109', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [168]  (7.300 ns)

 <State 28>: 2.034ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [171]  (0.000 ns)
	'add' operation ('empty_110', src/conv1.cpp:52) [180]  (0.789 ns)
	'mul' operation ('mul_ln62', src/conv1.cpp:62) [182]  (1.230 ns)
	blocking operation 0.015 ns on control path)

 <State 29>: 2.813ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:53) with incoming values : ('add_ln53', src/conv1.cpp:53) [185]  (0.000 ns)
	'add' operation ('add_ln57', src/conv1.cpp:57) [194]  (0.789 ns)
	'add' operation ('add_ln62', src/conv1.cpp:62) [196]  (0.787 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr_2', src/conv1.cpp:62) [198]  (0.000 ns)
	'load' operation ('input_fm_buffer_2_0_load', src/conv1.cpp:62) on array 'input_fm_buffer_2_0' [201]  (1.237 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [199]  (7.300 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:62) [202]  (6.540 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [202]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [202]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add', src/conv1.cpp:62) [203]  (5.814 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [203]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [203]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [203]  (6.437 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_111', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [215]  (7.300 ns)

 <State 46>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:115->src/conv1.cpp:71) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [218]  (0.000 ns)
	'icmp' operation ('icmp_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [225]  (0.773 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [231]  (7.300 ns)

 <State 48>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:116->src/conv1.cpp:71) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:71) [237]  (0.000 ns)
	'add' operation ('add_ln119_6', src/conv1.cpp:119->src/conv1.cpp:71) [239]  (0.809 ns)
	'add' operation ('add_ln119_7', src/conv1.cpp:119->src/conv1.cpp:71) [243]  (0.842 ns)

 <State 49>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:119->src/conv1.cpp:71) with incoming values : ('add_ln117', src/conv1.cpp:117->src/conv1.cpp:71) [259]  (0.000 ns)
	'add' operation ('add_ln119', src/conv1.cpp:119->src/conv1.cpp:71) [272]  (0.789 ns)
	'add' operation ('add_ln119_1', src/conv1.cpp:119->src/conv1.cpp:71) [274]  (0.765 ns)
	'add' operation ('add_ln119_4', src/conv1.cpp:119->src/conv1.cpp:71) [277]  (0.884 ns)
	'add' operation ('add_ln119_3', src/conv1.cpp:119->src/conv1.cpp:71) [279]  (1.085 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_12_req', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [292]  (7.300 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (5.814 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 55>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_8', src/conv1.cpp:120->src/conv1.cpp:71) [289]  (2.306 ns)

 <State 56>: 3.231ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv1.cpp:120->src/conv1.cpp:71) [289]  (2.782 ns)
	'and' operation ('and_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [290]  (0.000 ns)
	'select' operation ('select_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [291]  (0.449 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln119', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [293]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [294]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [294]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [294]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [294]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', src/conv1.cpp:119->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:119->src/conv1.cpp:71) [294]  (7.300 ns)

 <State 63>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_114') with incoming values : ('empty_115') [303]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr') [310]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_1' [311]  (1.237 ns)
	blocking operation 0.842 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
