

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2'
================================================================
* Date:           Fri Sep 20 23:14:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.441 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       11|       11|  73.337 ns|  73.337 ns|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1_VITIS_LOOP_99_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      24|     186|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                          Memory                          |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |convolve2d_vertical_unsigned_char_unsigned_char_filter_U  |edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_convolve2d_vertical_unsigcud  |        0|  8|   2|    0|     9|    8|     1|           72|
    +----------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                     |                                                                                  |        0|  8|   2|    0|     9|    8|     1|           72|
    +----------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_169_p2        |         +|   0|  0|   7|           4|           4|
    |add_ln97_1_fu_133_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln97_fu_107_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln99_fu_180_p2         |         +|   0|  0|   9|           2|           1|
    |normal_factor_2_fu_232_p2  |         +|   0|  0|  12|           5|           5|
    |empty_fu_159_p2            |         -|   0|  0|   7|           4|           4|
    |neg6_fu_208_p2             |         -|   0|  0|   9|           1|           2|
    |abscond7_fu_214_p2         |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln97_fu_101_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln99_fu_119_p2        |      icmp|   0|  0|   9|           2|           2|
    |abs8_fu_220_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln81_fu_125_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln97_fu_139_p3      |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 103|          34|          31|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_r_load                 |   9|          2|    2|          4|
    |c_fu_46                                 |   9|          2|    2|          4|
    |indvar_flatten27_fu_54                  |   9|          2|    4|          8|
    |normal_factor_fu_42                     |   9|          2|    5|         10|
    |r_fu_50                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   23|         46|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_fu_46                  |  2|   0|    2|          0|
    |indvar_flatten27_fu_54   |  4|   0|    4|          0|
    |normal_factor_fu_42      |  5|   0|    5|          0|
    |r_fu_50                  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2|  return value|
|normal_factor_5_out         |  out|    5|      ap_vld|                                  normal_factor_5_out|       pointer|
|normal_factor_5_out_ap_vld  |  out|    1|      ap_vld|                                  normal_factor_5_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

