\BOOKMARK [0][-]{chapter.1}{Scope of Delivery}{}% 1
\BOOKMARK [1][-]{section.1.1}{Products}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{HowTo: Build Products}{chapter.1}% 3
\BOOKMARK [2][-]{subsection.1.2.1}{Processor}{section.1.2}% 4
\BOOKMARK [2][-]{subsection.1.2.2}{Bus Interconnect}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.3}{Assembler}{section.1.2}% 6
\BOOKMARK [0][-]{chapter.2}{SoC Architecture}{}% 7
\BOOKMARK [1][-]{section.2.1}{Interconnect}{chapter.2}% 8
\BOOKMARK [2][-]{subsection.2.1.1}{Integration of new components}{section.2.1}% 9
\BOOKMARK [1][-]{section.2.2}{Processor Core Wrapper}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{Instruction memory}{chapter.2}% 11
\BOOKMARK [0][-]{chapter.3}{Processor Architecture}{}% 12
\BOOKMARK [1][-]{section.3.1}{Block Diagram}{chapter.3}% 13
\BOOKMARK [1][-]{section.3.2}{Configuration}{chapter.3}% 14
\BOOKMARK [1][-]{section.3.3}{Pipeline Stages}{chapter.3}% 15
\BOOKMARK [1][-]{section.3.4}{Registers}{chapter.3}% 16
\BOOKMARK [2][-]{subsection.3.4.1}{General Purpose Registers}{section.3.4}% 17
\BOOKMARK [2][-]{subsection.3.4.2}{Stack Pointer}{section.3.4}% 18
\BOOKMARK [2][-]{subsection.3.4.3}{Link Register}{section.3.4}% 19
\BOOKMARK [2][-]{subsection.3.4.4}{Status Register r14}{section.3.4}% 20
\BOOKMARK [2][-]{subsection.3.4.5}{Program Counter}{section.3.4}% 21
\BOOKMARK [0][-]{chapter.4}{Assembler and Instructions}{}% 22
\BOOKMARK [1][-]{section.4.1}{Processor Instructions}{chapter.4}% 23
\BOOKMARK [2][-]{subsection.4.1.1}{Instruction Format}{section.4.1}% 24
\BOOKMARK [2][-]{subsection.4.1.2}{List of available Instructions}{section.4.1}% 25
\BOOKMARK [1][-]{section.4.2}{Assembler}{chapter.4}% 26
\BOOKMARK [2][-]{subsection.4.2.1}{HowTo: Assemble Input Files}{section.4.2}% 27
\BOOKMARK [2][-]{subsection.4.2.2}{Allowed Input}{section.4.2}% 28
\BOOKMARK [2][-]{subsection.4.2.3}{Pseudo Instructions}{section.4.2}% 29
\BOOKMARK [2][-]{subsection.4.2.4}{Directives}{section.4.2}% 30
\BOOKMARK [2][-]{subsection.4.2.5}{Labels}{section.4.2}% 31
\BOOKMARK [2][-]{subsection.4.2.6}{Assembler Options}{section.4.2}% 32
\BOOKMARK [2][-]{subsection.4.2.7}{Output}{section.4.2}% 33
\BOOKMARK [1][-]{section.4.3}{HowTo: Add more instructions}{chapter.4}% 34
\BOOKMARK [2][-]{subsection.4.3.1}{Processor Side}{section.4.3}% 35
\BOOKMARK [2][-]{subsection.4.3.2}{Assembler Side}{section.4.3}% 36
\BOOKMARK [2][-]{subsection.4.3.3}{32bit Extension}{section.4.3}% 37
\BOOKMARK [2][-]{subsection.4.3.4}{Multicycle Instructions}{section.4.3}% 38
\BOOKMARK [0][-]{chapter.5}{Interrupts}{}% 39
\BOOKMARK [1][-]{section.5.1}{Interrupt Controller}{chapter.5}% 40
\BOOKMARK [1][-]{section.5.2}{Priority, NMI}{chapter.5}% 41
\BOOKMARK [1][-]{section.5.3}{Interface and Timing Diagram}{chapter.5}% 42
\BOOKMARK [2][-]{subsection.5.3.1}{Interrupt Request}{section.5.3}% 43
\BOOKMARK [2][-]{subsection.5.3.2}{Trap Implementation}{section.5.3}% 44
\BOOKMARK [2][-]{subsection.5.3.3}{Processor Interrupt Behavior}{section.5.3}% 45
\BOOKMARK [0][-]{chapter.6}{Memory}{}% 46
\BOOKMARK [1][-]{section.6.1}{Endianess and Memory Width}{chapter.6}% 47
\BOOKMARK [1][-]{section.6.2}{Interface and Timing Description}{chapter.6}% 48
\BOOKMARK [2][-]{subsection.6.2.1}{Instruction Memory Interface}{section.6.2}% 49
\BOOKMARK [2][-]{subsection.6.2.2}{Data Memory Interface}{section.6.2}% 50
\BOOKMARK [2][-]{subsection.6.2.3}{Memory Bandwidth Solutions}{section.6.2}% 51
\BOOKMARK [1][-]{section.6.3}{Memory Mapped I/O}{chapter.6}% 52
\BOOKMARK [1][-]{section.6.4}{Memory Controller}{chapter.6}% 53
\BOOKMARK [0][-]{chapter.7}{Guides}{}% 54
\BOOKMARK [1][-]{section.7.1}{How to implement a lookup or branch table}{chapter.7}% 55
\BOOKMARK [1][-]{section.7.2}{How to test a design using the CAN test package}{chapter.7}% 56
\BOOKMARK [2][-]{subsection.7.2.1}{Simulating a CAN transmission}{section.7.2}% 57
\BOOKMARK [2][-]{subsection.7.2.2}{Creating a test network}{section.7.2}% 58
\BOOKMARK [2][-]{subsection.7.2.3}{Integrating the approaches in a test bench}{section.7.2}% 59
