// Seed: 591078387
module module_0 #(
    parameter id_1 = 32'd37
) ();
  parameter id_1 = 1;
  wire id_2;
  assign module_1.id_0 = 0;
  logic [id_1 : -1] id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire   id_1,
    input  supply1 id_2
);
  wire id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
