Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@184:204@HdlStmProcess
                        fall_edge_trigger |
                        high_level_trigger |
                        low_level_trigger);

  // sync
  always @(posedge dac_clk) begin
   trigger_i_m1 <= trigger_i;
   trigger_i_m2 <= trigger_i_m1;
   trigger_i_m3 <= trigger_i_m2;

   trigger_adc_m1 <= trigger_adc;
   trigger_adc_m2 <= trigger_adc_m1;

   trigger_la_m1 <= trigger_la;
   trigger_la_m2 <= trigger_la_m1;
  end

  always @(posedge dac_clk) begin
   any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & any_edge;
   rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & rise_edge;
   fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & fall_edge;

Diff Content:
- 190    trigger_i_m1 <= trigger_i;
- 191    trigger_i_m2 <= trigger_i_m1;
- 192    trigger_i_m3 <= trigger_i_m2;
- 194    trigger_adc_m1 <= trigger_adc;
- 195    trigger_adc_m2 <= trigger_adc_m1;
- 197    trigger_la_m1 <= trigger_la;
- 198    trigger_la_m2 <= trigger_la_m1;
+ 192     trigger_i_m1 <= trigger_i;
+ 192     trigger_i_m2 <= trigger_i_m1;
+ 192     trigger_i_m3 <= trigger_i_m2;
+ 195     trigger_adc_m1 <= trigger_adc;
+ 195     trigger_adc_m2 <= trigger_adc_m1;
+ 198     trigger_la_m1 <= trigger_la;
+ 198     trigger_la_m2 <= trigger_la_m1;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@358:375
                        fall_edge_trigger |
                        high_level_trigger |
                        low_level_trigger);

  // sync
  always @(posedge clk) begin
    trigger_i_m1 <= trigger_i;
    trigger_i_m2 <= trigger_i_m1;
    trigger_i_m3 <= trigger_i_m2;

    trigger_adc_m1 <= trigger_in;
    trigger_adc_m2 <= trigger_adc_m1;
  end

  always @(posedge clk) begin
    any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & pg_any_edge;
    rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & pg_rise_edge;
    fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & pg_fall_edge;

