

================================================================
== Vitis HLS Report for 'fft_16pt'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580  |fft_16pt_Pipeline_VITIS_LOOP_165_1  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608  |fft_16pt_Pipeline_VITIS_LOOP_120_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620  |fft_16pt_Pipeline_VITIS_LOOP_171_2  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672  |fft_16pt_Pipeline_VITIS_LOOP_131_2  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700  |fft_16pt_Pipeline_VITIS_LOOP_181_3  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%o1_in_real_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'o1_in_real_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%o1_in_real_V_5_loc = alloca i64 1"   --->   Operation 13 'alloca' 'o1_in_real_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%o1_in_real_V_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'o1_in_real_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o1_in_real_V_7_loc = alloca i64 1"   --->   Operation 15 'alloca' 'o1_in_real_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o1_in_imag_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'o1_in_imag_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%o1_in_imag_V_5_loc = alloca i64 1"   --->   Operation 17 'alloca' 'o1_in_imag_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%o1_in_imag_V_6_loc = alloca i64 1"   --->   Operation 18 'alloca' 'o1_in_imag_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%o1_in_imag_V_7_loc = alloca i64 1"   --->   Operation 19 'alloca' 'o1_in_imag_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%o2_in_imag_V_loc = alloca i64 1"   --->   Operation 20 'alloca' 'o2_in_imag_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%o2_in_imag_V_5_loc = alloca i64 1"   --->   Operation 21 'alloca' 'o2_in_imag_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%o2_in_imag_V_6_loc = alloca i64 1"   --->   Operation 22 'alloca' 'o2_in_imag_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%o2_in_imag_V_7_loc = alloca i64 1"   --->   Operation 23 'alloca' 'o2_in_imag_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%o2_in_real_V_loc = alloca i64 1"   --->   Operation 24 'alloca' 'o2_in_real_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%o2_in_real_V_5_loc = alloca i64 1"   --->   Operation 25 'alloca' 'o2_in_real_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%o2_in_real_V_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'o2_in_real_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%o2_in_real_V_7_loc = alloca i64 1"   --->   Operation 27 'alloca' 'o2_in_real_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%e_in_real_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 28 'alloca' 'e_in_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%e_in_real_V_15 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 29 'alloca' 'e_in_real_V_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%e_in_imag_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 30 'alloca' 'e_in_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%e_in_imag_V_15 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 31 'alloca' 'e_in_imag_V_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%e_in_real_V_16 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 32 'alloca' 'e_in_real_V_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%e_in_real_V_17 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 33 'alloca' 'e_in_real_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%e_in_imag_V_16 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 34 'alloca' 'e_in_imag_V_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%e_in_imag_V_17 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 35 'alloca' 'e_in_imag_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%e_out_real_V = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 36 'alloca' 'e_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%e_out_real_V_1 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 37 'alloca' 'e_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%e_out_imag_V = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 38 'alloca' 'e_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%e_out_imag_V_1 = alloca i64 1" [radixfft/core.cpp:153]   --->   Operation 39 'alloca' 'e_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_165_1, i32 %e_in_imag_V_17, i32 %e_in_imag_V_16, i32 %e_in_real_V_17, i32 %e_in_real_V_16, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_165_1, i32 %e_in_imag_V_17, i32 %e_in_imag_V_16, i32 %e_in_real_V_17, i32 %e_in_real_V_16, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'in_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 1"   --->   Operation 43 'getelementptr' 'in_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 1"   --->   Operation 44 'getelementptr' 'in_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 1"   --->   Operation 45 'getelementptr' 'in_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 1"   --->   Operation 46 'getelementptr' 'in_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 1"   --->   Operation 47 'getelementptr' 'in_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 1"   --->   Operation 48 'getelementptr' 'in_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 1"   --->   Operation 49 'getelementptr' 'in_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 50 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 51 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 52 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 53 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 54 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 54 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 55 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 56 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 56 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 57 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%in_real_0_addr_3 = getelementptr i32 %in_real_0, i64 0, i64 3"   --->   Operation 58 'getelementptr' 'in_real_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%in_real_1_addr_3 = getelementptr i32 %in_real_1, i64 0, i64 3"   --->   Operation 59 'getelementptr' 'in_real_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%in_real_2_addr_3 = getelementptr i32 %in_real_2, i64 0, i64 3"   --->   Operation 60 'getelementptr' 'in_real_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_real_3_addr_3 = getelementptr i32 %in_real_3, i64 0, i64 3"   --->   Operation 61 'getelementptr' 'in_real_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_imag_0_addr_3 = getelementptr i32 %in_imag_0, i64 0, i64 3"   --->   Operation 62 'getelementptr' 'in_imag_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_imag_1_addr_3 = getelementptr i32 %in_imag_1, i64 0, i64 3"   --->   Operation 63 'getelementptr' 'in_imag_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%in_imag_2_addr_3 = getelementptr i32 %in_imag_2, i64 0, i64 3"   --->   Operation 64 'getelementptr' 'in_imag_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%in_imag_3_addr_3 = getelementptr i32 %in_imag_3, i64 0, i64 3"   --->   Operation 65 'getelementptr' 'in_imag_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%in_real_0_load_6 = load i2 %in_real_0_addr_3"   --->   Operation 66 'load' 'in_real_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%in_real_1_load_6 = load i2 %in_real_1_addr_3"   --->   Operation 67 'load' 'in_real_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%b_real_V_35 = load i2 %in_real_2_addr_3"   --->   Operation 68 'load' 'b_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%in_real_3_load_6 = load i2 %in_real_3_addr_3"   --->   Operation 69 'load' 'in_real_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%in_imag_0_load_6 = load i2 %in_imag_0_addr_3"   --->   Operation 70 'load' 'in_imag_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%in_imag_1_load_6 = load i2 %in_imag_1_addr_3"   --->   Operation 71 'load' 'in_imag_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 72 [2/2] (2.32ns)   --->   "%in_imag_2_load_6 = load i2 %in_imag_2_addr_3"   --->   Operation 72 'load' 'in_imag_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 73 [2/2] (2.32ns)   --->   "%in_imag_3_load_6 = load i2 %in_imag_3_addr_3"   --->   Operation 73 'load' 'in_imag_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_15, i32 %e_in_imag_V, i32 %e_in_real_V_15, i32 %e_in_real_V, i32 %e_in_real_V_16, i32 %e_in_real_V_17, i32 %e_in_imag_V_16, i32 %e_in_imag_V_17"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 75 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 76 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 77 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 78 [1/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 78 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 79 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 79 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 80 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 81 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 82 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 82 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 83 [1/2] (2.32ns)   --->   "%in_real_0_load_6 = load i2 %in_real_0_addr_3"   --->   Operation 83 'load' 'in_real_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 84 [1/2] (2.32ns)   --->   "%in_real_1_load_6 = load i2 %in_real_1_addr_3"   --->   Operation 84 'load' 'in_real_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 85 [1/2] (2.32ns)   --->   "%b_real_V_35 = load i2 %in_real_2_addr_3"   --->   Operation 85 'load' 'b_real_V_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%in_real_3_load_6 = load i2 %in_real_3_addr_3"   --->   Operation 86 'load' 'in_real_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 87 [1/2] (2.32ns)   --->   "%in_imag_0_load_6 = load i2 %in_imag_0_addr_3"   --->   Operation 87 'load' 'in_imag_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 88 [1/2] (2.32ns)   --->   "%in_imag_1_load_6 = load i2 %in_imag_1_addr_3"   --->   Operation 88 'load' 'in_imag_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 89 [1/2] (2.32ns)   --->   "%in_imag_2_load_6 = load i2 %in_imag_2_addr_3"   --->   Operation 89 'load' 'in_imag_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%in_imag_3_load_6 = load i2 %in_imag_3_addr_3"   --->   Operation 90 'load' 'in_imag_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 91 [2/2] (1.82ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_171_2, i32 %in_real_3_load_6, i32 %b_real_V_35, i32 %in_real_1_load_6, i32 %in_real_0_load_6, i32 %in_imag_0_load_6, i32 %in_imag_1_load_6, i32 %in_imag_2_load_6, i32 %in_imag_3_load_6, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %o2_in_real_V_7_loc, i32 %o2_in_real_V_6_loc, i32 %o2_in_real_V_5_loc, i32 %o2_in_real_V_loc, i32 %o2_in_imag_V_7_loc, i32 %o2_in_imag_V_6_loc, i32 %o2_in_imag_V_5_loc, i32 %o2_in_imag_V_loc, i32 %o1_in_imag_V_7_loc, i32 %o1_in_imag_V_6_loc, i32 %o1_in_imag_V_5_loc, i32 %o1_in_imag_V_loc, i32 %o1_in_real_V_7_loc, i32 %o1_in_real_V_6_loc, i32 %o1_in_real_V_5_loc, i32 %o1_in_real_V_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.71>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_15, i32 %e_in_imag_V, i32 %e_in_real_V_15, i32 %e_in_real_V, i32 %e_in_real_V_16, i32 %e_in_real_V_17, i32 %e_in_imag_V_16, i32 %e_in_imag_V_17"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/2] (2.71ns)   --->   "%call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_171_2, i32 %in_real_3_load_6, i32 %b_real_V_35, i32 %in_real_1_load_6, i32 %in_real_0_load_6, i32 %in_imag_0_load_6, i32 %in_imag_1_load_6, i32 %in_imag_2_load_6, i32 %in_imag_3_load_6, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %o2_in_real_V_7_loc, i32 %o2_in_real_V_6_loc, i32 %o2_in_real_V_5_loc, i32 %o2_in_real_V_loc, i32 %o2_in_imag_V_7_loc, i32 %o2_in_imag_V_6_loc, i32 %o2_in_imag_V_5_loc, i32 %o2_in_imag_V_loc, i32 %o1_in_imag_V_7_loc, i32 %o1_in_imag_V_6_loc, i32 %o1_in_imag_V_5_loc, i32 %o1_in_imag_V_loc, i32 %o1_in_real_V_7_loc, i32 %o1_in_real_V_6_loc, i32 %o1_in_real_V_5_loc, i32 %o1_in_real_V_loc"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 94 'getelementptr' 'e_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 95 'getelementptr' 'e_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 96 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 97 [2/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 97 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%e_in_real_V_addr_2 = getelementptr i32 %e_in_real_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 98 'getelementptr' 'e_in_real_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr_2 = getelementptr i32 %e_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 99 'getelementptr' 'e_in_imag_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_addr_2" [radixfft/core.cpp:96]   --->   Operation 100 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 101 [2/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_addr_2" [radixfft/core.cpp:96]   --->   Operation 101 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%e_in_real_V_15_addr = getelementptr i32 %e_in_real_V_15, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 102 'getelementptr' 'e_in_real_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%e_in_imag_V_15_addr = getelementptr i32 %e_in_imag_V_15, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 103 'getelementptr' 'e_in_imag_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (2.32ns)   --->   "%a_real_V_41 = load i1 %e_in_real_V_15_addr" [radixfft/core.cpp:98]   --->   Operation 104 'load' 'a_real_V_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 105 [2/2] (2.32ns)   --->   "%a_imag_V_36 = load i1 %e_in_imag_V_15_addr" [radixfft/core.cpp:98]   --->   Operation 105 'load' 'a_imag_V_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%e_in_real_V_15_addr_1 = getelementptr i32 %e_in_real_V_15, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 106 'getelementptr' 'e_in_real_V_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%e_in_imag_V_15_addr_1 = getelementptr i32 %e_in_imag_V_15, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 107 'getelementptr' 'e_in_imag_V_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.32ns)   --->   "%b_real_V_30 = load i1 %e_in_real_V_15_addr_1" [radixfft/core.cpp:99]   --->   Operation 108 'load' 'b_real_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 109 [2/2] (2.32ns)   --->   "%b_imag_V_40 = load i1 %e_in_imag_V_15_addr_1" [radixfft/core.cpp:99]   --->   Operation 109 'load' 'b_imag_V_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 110 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 111 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 112 [1/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_addr_2" [radixfft/core.cpp:96]   --->   Operation 112 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 113 [1/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_addr_2" [radixfft/core.cpp:96]   --->   Operation 113 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 114 [1/2] (2.32ns)   --->   "%a_real_V_41 = load i1 %e_in_real_V_15_addr" [radixfft/core.cpp:98]   --->   Operation 114 'load' 'a_real_V_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 115 [1/2] (2.32ns)   --->   "%a_imag_V_36 = load i1 %e_in_imag_V_15_addr" [radixfft/core.cpp:98]   --->   Operation 115 'load' 'a_imag_V_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 116 [1/2] (2.32ns)   --->   "%b_real_V_30 = load i1 %e_in_real_V_15_addr_1" [radixfft/core.cpp:99]   --->   Operation 116 'load' 'b_real_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 117 [1/2] (2.32ns)   --->   "%b_imag_V_40 = load i1 %e_in_imag_V_15_addr_1" [radixfft/core.cpp:99]   --->   Operation 117 'load' 'b_imag_V_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%e_in_real_V_16_addr = getelementptr i32 %e_in_real_V_16, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 118 'getelementptr' 'e_in_real_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%e_in_imag_V_16_addr = getelementptr i32 %e_in_imag_V_16, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 119 'getelementptr' 'e_in_imag_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [2/2] (2.32ns)   --->   "%a_real_V_47 = load i2 %e_in_real_V_16_addr" [radixfft/core.cpp:127]   --->   Operation 120 'load' 'a_real_V_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 121 [2/2] (2.32ns)   --->   "%a_imag_V_42 = load i2 %e_in_imag_V_16_addr" [radixfft/core.cpp:127]   --->   Operation 121 'load' 'a_imag_V_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%e_in_real_V_17_addr = getelementptr i32 %e_in_real_V_17, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 122 'getelementptr' 'e_in_real_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%e_in_imag_V_17_addr = getelementptr i32 %e_in_imag_V_17, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 123 'getelementptr' 'e_in_imag_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (2.32ns)   --->   "%b_real_V_32 = load i2 %e_in_real_V_17_addr" [radixfft/core.cpp:127]   --->   Operation 124 'load' 'b_real_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 125 [2/2] (2.32ns)   --->   "%b_imag_V_43 = load i2 %e_in_imag_V_17_addr" [radixfft/core.cpp:127]   --->   Operation 125 'load' 'b_imag_V_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%e_in_real_V_16_addr_1 = getelementptr i32 %e_in_real_V_16, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 126 'getelementptr' 'e_in_real_V_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%e_in_imag_V_16_addr_1 = getelementptr i32 %e_in_imag_V_16, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 127 'getelementptr' 'e_in_imag_V_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (2.32ns)   --->   "%a_real_V_48 = load i2 %e_in_real_V_16_addr_1" [radixfft/core.cpp:128]   --->   Operation 128 'load' 'a_real_V_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 129 [2/2] (2.32ns)   --->   "%a_imag_V_43 = load i2 %e_in_imag_V_16_addr_1" [radixfft/core.cpp:128]   --->   Operation 129 'load' 'a_imag_V_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%e_in_real_V_17_addr_1 = getelementptr i32 %e_in_real_V_17, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 130 'getelementptr' 'e_in_real_V_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%e_in_imag_V_17_addr_1 = getelementptr i32 %e_in_imag_V_17, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 131 'getelementptr' 'e_in_imag_V_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [2/2] (2.32ns)   --->   "%b_real_V_33 = load i2 %e_in_real_V_17_addr_1" [radixfft/core.cpp:128]   --->   Operation 132 'load' 'b_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 133 [2/2] (2.32ns)   --->   "%b_imag_V_44 = load i2 %e_in_imag_V_17_addr_1" [radixfft/core.cpp:128]   --->   Operation 133 'load' 'b_imag_V_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 134 [1/1] (2.55ns)   --->   "%r_real_V_116 = add i32 %b_real_V, i32 %a_real_V"   --->   Operation 134 'add' 'r_real_V_116' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.55ns)   --->   "%r_imag_V_131 = add i32 %b_imag_V, i32 %a_imag_V"   --->   Operation 135 'add' 'r_imag_V_131' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (2.55ns)   --->   "%r_real_V_117 = sub i32 %a_real_V, i32 %b_real_V"   --->   Operation 136 'sub' 'r_real_V_117' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%r_imag_V_132 = sub i32 %a_imag_V, i32 %b_imag_V"   --->   Operation 137 'sub' 'r_imag_V_132' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (2.55ns)   --->   "%r_real_V_118 = add i32 %b_real_V_30, i32 %a_real_V_41"   --->   Operation 138 'add' 'r_real_V_118' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (2.55ns)   --->   "%r_imag_V_133 = add i32 %b_imag_V_40, i32 %a_imag_V_36"   --->   Operation 139 'add' 'r_imag_V_133' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (2.55ns)   --->   "%r_real_V_119 = sub i32 %a_real_V_41, i32 %b_real_V_30"   --->   Operation 140 'sub' 'r_real_V_119' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.55ns)   --->   "%r_imag_V_134 = sub i32 %a_imag_V_36, i32 %b_imag_V_40"   --->   Operation 141 'sub' 'r_imag_V_134' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %r_real_V_118, i32 %r_real_V_116"   --->   Operation 142 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %r_imag_V_133, i32 %r_imag_V_131"   --->   Operation 143 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (2.55ns)   --->   "%r_real_V_93 = add i32 %r_imag_V_134, i32 %r_real_V_117"   --->   Operation 144 'add' 'r_real_V_93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (2.55ns)   --->   "%r_imag_V_106 = sub i32 %r_imag_V_132, i32 %r_real_V_119"   --->   Operation 145 'sub' 'r_imag_V_106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (2.55ns)   --->   "%r_real_V_94 = sub i32 %r_real_V_116, i32 %r_real_V_118"   --->   Operation 146 'sub' 'r_real_V_94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (2.55ns)   --->   "%r_imag_V_107 = sub i32 %r_imag_V_131, i32 %r_imag_V_133"   --->   Operation 147 'sub' 'r_imag_V_107' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (2.55ns)   --->   "%r_real_V_95 = sub i32 %r_real_V_117, i32 %r_imag_V_134"   --->   Operation 148 'sub' 'r_real_V_95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (2.55ns)   --->   "%r_imag_V_108 = add i32 %r_real_V_119, i32 %r_imag_V_132"   --->   Operation 149 'add' 'r_imag_V_108' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/2] (2.32ns)   --->   "%a_real_V_47 = load i2 %e_in_real_V_16_addr" [radixfft/core.cpp:127]   --->   Operation 150 'load' 'a_real_V_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 151 [1/2] (2.32ns)   --->   "%a_imag_V_42 = load i2 %e_in_imag_V_16_addr" [radixfft/core.cpp:127]   --->   Operation 151 'load' 'a_imag_V_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 152 [1/2] (2.32ns)   --->   "%b_real_V_32 = load i2 %e_in_real_V_17_addr" [radixfft/core.cpp:127]   --->   Operation 152 'load' 'b_real_V_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 153 [1/2] (2.32ns)   --->   "%b_imag_V_43 = load i2 %e_in_imag_V_17_addr" [radixfft/core.cpp:127]   --->   Operation 153 'load' 'b_imag_V_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 154 [1/1] (2.55ns)   --->   "%r_real_V_120 = add i32 %b_real_V_32, i32 %a_real_V_47"   --->   Operation 154 'add' 'r_real_V_120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (2.55ns)   --->   "%r_imag_V_135 = add i32 %b_imag_V_43, i32 %a_imag_V_42"   --->   Operation 155 'add' 'r_imag_V_135' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (2.55ns)   --->   "%r_real_V_121 = sub i32 %a_real_V_47, i32 %b_real_V_32"   --->   Operation 156 'sub' 'r_real_V_121' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (2.55ns)   --->   "%r_imag_V_136 = sub i32 %a_imag_V_42, i32 %b_imag_V_43"   --->   Operation 157 'sub' 'r_imag_V_136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/2] (2.32ns)   --->   "%a_real_V_48 = load i2 %e_in_real_V_16_addr_1" [radixfft/core.cpp:128]   --->   Operation 158 'load' 'a_real_V_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 159 [1/2] (2.32ns)   --->   "%a_imag_V_43 = load i2 %e_in_imag_V_16_addr_1" [radixfft/core.cpp:128]   --->   Operation 159 'load' 'a_imag_V_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 160 [1/2] (2.32ns)   --->   "%b_real_V_33 = load i2 %e_in_real_V_17_addr_1" [radixfft/core.cpp:128]   --->   Operation 160 'load' 'b_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 161 [1/2] (2.32ns)   --->   "%b_imag_V_44 = load i2 %e_in_imag_V_17_addr_1" [radixfft/core.cpp:128]   --->   Operation 161 'load' 'b_imag_V_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 162 [1/1] (2.55ns)   --->   "%r_real_V_122 = add i32 %b_real_V_33, i32 %a_real_V_48"   --->   Operation 162 'add' 'r_real_V_122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (2.55ns)   --->   "%r_imag_V_137 = add i32 %b_imag_V_44, i32 %a_imag_V_43"   --->   Operation 163 'add' 'r_imag_V_137' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (2.55ns)   --->   "%r_real_V_123 = sub i32 %a_real_V_48, i32 %b_real_V_33"   --->   Operation 164 'sub' 'r_real_V_123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (2.55ns)   --->   "%r_imag_V_138 = sub i32 %a_imag_V_43, i32 %b_imag_V_44"   --->   Operation 165 'sub' 'r_imag_V_138' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_131_2, i32 %e_out_imag_V_1, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_real_V, i32 %r_real_V_120, i32 %r_real_V_121, i32 %r_imag_V_135, i32 %r_imag_V_136, i32 %r_real_V_122, i32 %r_real_V_123, i32 %r_imag_V_137, i32 %r_imag_V_138, i32 %r_real_V, i32 %r_real_V_93, i32 %r_imag_V, i32 %r_imag_V_106, i32 %r_real_V_94, i32 %r_real_V_95, i32 %r_imag_V_107, i32 %r_imag_V_108, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 166 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_131_2, i32 %e_out_imag_V_1, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_real_V, i32 %r_real_V_120, i32 %r_real_V_121, i32 %r_imag_V_135, i32 %r_imag_V_136, i32 %r_real_V_122, i32 %r_real_V_123, i32 %r_imag_V_137, i32 %r_imag_V_138, i32 %r_real_V, i32 %r_real_V_93, i32 %r_imag_V, i32 %r_imag_V_106, i32 %r_real_V_94, i32 %r_real_V_95, i32 %r_imag_V_107, i32 %r_imag_V_108, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 167 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.93>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%o2_in_real_V_7_loc_load = load i32 %o2_in_real_V_7_loc"   --->   Operation 168 'load' 'o2_in_real_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%o2_in_real_V_6_loc_load = load i32 %o2_in_real_V_6_loc"   --->   Operation 169 'load' 'o2_in_real_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%o2_in_real_V_5_loc_load = load i32 %o2_in_real_V_5_loc"   --->   Operation 170 'load' 'o2_in_real_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%o2_in_real_V_loc_load = load i32 %o2_in_real_V_loc"   --->   Operation 171 'load' 'o2_in_real_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%o2_in_imag_V_7_loc_load = load i32 %o2_in_imag_V_7_loc"   --->   Operation 172 'load' 'o2_in_imag_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%o2_in_imag_V_6_loc_load = load i32 %o2_in_imag_V_6_loc"   --->   Operation 173 'load' 'o2_in_imag_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%o2_in_imag_V_5_loc_load = load i32 %o2_in_imag_V_5_loc"   --->   Operation 174 'load' 'o2_in_imag_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%o2_in_imag_V_loc_load = load i32 %o2_in_imag_V_loc"   --->   Operation 175 'load' 'o2_in_imag_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%o1_in_imag_V_7_loc_load = load i32 %o1_in_imag_V_7_loc"   --->   Operation 176 'load' 'o1_in_imag_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%o1_in_imag_V_6_loc_load = load i32 %o1_in_imag_V_6_loc"   --->   Operation 177 'load' 'o1_in_imag_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%o1_in_imag_V_5_loc_load = load i32 %o1_in_imag_V_5_loc"   --->   Operation 178 'load' 'o1_in_imag_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%o1_in_imag_V_loc_load = load i32 %o1_in_imag_V_loc"   --->   Operation 179 'load' 'o1_in_imag_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%o1_in_real_V_7_loc_load = load i32 %o1_in_real_V_7_loc"   --->   Operation 180 'load' 'o1_in_real_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%o1_in_real_V_6_loc_load = load i32 %o1_in_real_V_6_loc"   --->   Operation 181 'load' 'o1_in_real_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%o1_in_real_V_5_loc_load = load i32 %o1_in_real_V_5_loc"   --->   Operation 182 'load' 'o1_in_real_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%o1_in_real_V_loc_load = load i32 %o1_in_real_V_loc"   --->   Operation 183 'load' 'o1_in_real_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.55ns)   --->   "%r_real_V_124 = add i32 %o1_in_real_V_6_loc_load, i32 %o1_in_real_V_loc_load"   --->   Operation 184 'add' 'r_real_V_124' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (2.55ns)   --->   "%r_imag_V_139 = add i32 %o1_in_imag_V_6_loc_load, i32 %o1_in_imag_V_loc_load"   --->   Operation 185 'add' 'r_imag_V_139' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (2.55ns)   --->   "%r_real_V_125 = sub i32 %o1_in_real_V_loc_load, i32 %o1_in_real_V_6_loc_load"   --->   Operation 186 'sub' 'r_real_V_125' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (2.55ns)   --->   "%r_imag_V_140 = sub i32 %o1_in_imag_V_loc_load, i32 %o1_in_imag_V_6_loc_load"   --->   Operation 187 'sub' 'r_imag_V_140' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (2.55ns)   --->   "%cpd_real_V = add i32 %o1_in_real_V_7_loc_load, i32 %o1_in_real_V_5_loc_load"   --->   Operation 188 'add' 'cpd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (2.55ns)   --->   "%cpd_imag_V = add i32 %o1_in_imag_V_7_loc_load, i32 %o1_in_imag_V_5_loc_load"   --->   Operation 189 'add' 'cpd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (2.55ns)   --->   "%cmd_real_V = sub i32 %o1_in_real_V_5_loc_load, i32 %o1_in_real_V_7_loc_load"   --->   Operation 190 'sub' 'cmd_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (2.55ns)   --->   "%cmd_imag_V = sub i32 %o1_in_imag_V_5_loc_load, i32 %o1_in_imag_V_7_loc_load"   --->   Operation 191 'sub' 'cmd_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (2.55ns)   --->   "%r_real_V_126 = add i32 %cpd_real_V, i32 %r_real_V_124"   --->   Operation 192 'add' 'r_real_V_126' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (2.55ns)   --->   "%r_imag_V_141 = add i32 %cpd_imag_V, i32 %r_imag_V_139"   --->   Operation 193 'add' 'r_imag_V_141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (2.55ns)   --->   "%r_real_V_127 = add i32 %cmd_imag_V, i32 %r_real_V_125"   --->   Operation 194 'add' 'r_real_V_127' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (2.55ns)   --->   "%r_imag_V_142 = sub i32 %r_imag_V_140, i32 %cmd_real_V"   --->   Operation 195 'sub' 'r_imag_V_142' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (2.55ns)   --->   "%r_real_V_128 = sub i32 %r_real_V_124, i32 %cpd_real_V"   --->   Operation 196 'sub' 'r_real_V_128' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (2.55ns)   --->   "%r_imag_V_143 = sub i32 %r_imag_V_139, i32 %cpd_imag_V"   --->   Operation 197 'sub' 'r_imag_V_143' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (2.55ns)   --->   "%r_real_V_129 = sub i32 %r_real_V_125, i32 %cmd_imag_V"   --->   Operation 198 'sub' 'r_real_V_129' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (2.55ns)   --->   "%r_imag_V_144 = add i32 %r_imag_V_140, i32 %cmd_real_V"   --->   Operation 199 'add' 'r_imag_V_144' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (2.55ns)   --->   "%r_real_V_130 = add i32 %o2_in_real_V_7_loc_load, i32 %o2_in_real_V_5_loc_load"   --->   Operation 200 'add' 'r_real_V_130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (2.55ns)   --->   "%r_imag_V_145 = add i32 %o2_in_imag_V_7_loc_load, i32 %o2_in_imag_V_5_loc_load"   --->   Operation 201 'add' 'r_imag_V_145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (2.55ns)   --->   "%r_real_V_131 = sub i32 %o2_in_real_V_7_loc_load, i32 %o2_in_real_V_5_loc_load"   --->   Operation 202 'sub' 'r_real_V_131' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%r_imag_V_146 = sub i32 %o2_in_imag_V_7_loc_load, i32 %o2_in_imag_V_5_loc_load"   --->   Operation 203 'sub' 'r_imag_V_146' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (2.55ns)   --->   "%cpd_real_V_1 = add i32 %o2_in_real_V_6_loc_load, i32 %o2_in_real_V_loc_load"   --->   Operation 204 'add' 'cpd_real_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (2.55ns)   --->   "%cpd_imag_V_1 = add i32 %o2_in_imag_V_6_loc_load, i32 %o2_in_imag_V_loc_load"   --->   Operation 205 'add' 'cpd_imag_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.55ns)   --->   "%cmd_real_V_1 = sub i32 %o2_in_real_V_6_loc_load, i32 %o2_in_real_V_loc_load"   --->   Operation 206 'sub' 'cmd_real_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (2.55ns)   --->   "%cmd_imag_V_1 = sub i32 %o2_in_imag_V_6_loc_load, i32 %o2_in_imag_V_loc_load"   --->   Operation 207 'sub' 'cmd_imag_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (2.55ns)   --->   "%r_real_V_132 = add i32 %r_real_V_130, i32 %cpd_real_V_1"   --->   Operation 208 'add' 'r_real_V_132' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (2.55ns)   --->   "%r_imag_V_147 = add i32 %r_imag_V_145, i32 %cpd_imag_V_1"   --->   Operation 209 'add' 'r_imag_V_147' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (2.55ns)   --->   "%r_real_V_133 = add i32 %r_real_V_131, i32 %cmd_imag_V_1"   --->   Operation 210 'add' 'r_real_V_133' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (2.55ns)   --->   "%r_imag_V_148 = sub i32 %r_imag_V_146, i32 %cmd_real_V_1"   --->   Operation 211 'sub' 'r_imag_V_148' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (2.55ns)   --->   "%r_real_V_134 = sub i32 %r_real_V_130, i32 %cpd_real_V_1"   --->   Operation 212 'sub' 'r_real_V_134' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (2.55ns)   --->   "%r_imag_V_149 = sub i32 %r_imag_V_145, i32 %cpd_imag_V_1"   --->   Operation 213 'sub' 'r_imag_V_149' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (2.55ns)   --->   "%r_real_V_135 = sub i32 %r_real_V_131, i32 %cmd_imag_V_1"   --->   Operation 214 'sub' 'r_real_V_135' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (2.55ns)   --->   "%r_imag_V_150 = add i32 %cmd_real_V_1, i32 %r_imag_V_146"   --->   Operation 215 'add' 'r_imag_V_150' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [2/2] (1.82ns)   --->   "%call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_181_3, i32 %out_imag_3, i32 %out_imag_2, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_3, i32 %out_real_2, i32 %out_real_1, i32 %out_real_0, i32 %r_real_V_126, i32 %r_real_V_127, i32 %r_real_V_128, i32 %r_real_V_129, i32 %r_imag_V_141, i32 %r_imag_V_142, i32 %r_imag_V_143, i32 %r_imag_V_144, i32 %r_real_V_132, i32 %r_real_V_133, i32 %r_real_V_134, i32 %r_real_V_135, i32 %r_imag_V_147, i32 %r_imag_V_148, i32 %r_imag_V_149, i32 %r_imag_V_150, i32 %e_out_real_V, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_imag_V_1, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 216 'call' 'call_ln813' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_181_3, i32 %out_imag_3, i32 %out_imag_2, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_3, i32 %out_real_2, i32 %out_real_1, i32 %out_real_0, i32 %r_real_V_126, i32 %r_real_V_127, i32 %r_real_V_128, i32 %r_real_V_129, i32 %r_imag_V_141, i32 %r_imag_V_142, i32 %r_imag_V_143, i32 %r_imag_V_144, i32 %r_real_V_132, i32 %r_real_V_133, i32 %r_real_V_134, i32 %r_real_V_135, i32 %r_imag_V_147, i32 %r_imag_V_148, i32 %r_imag_V_149, i32 %r_imag_V_150, i32 %e_out_real_V, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_imag_V_1, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 217 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [radixfft/core.cpp:197]   --->   Operation 218 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o1_in_real_V_loc        (alloca       ) [ 001111111110]
o1_in_real_V_5_loc      (alloca       ) [ 001111111110]
o1_in_real_V_6_loc      (alloca       ) [ 001111111110]
o1_in_real_V_7_loc      (alloca       ) [ 001111111110]
o1_in_imag_V_loc        (alloca       ) [ 001111111110]
o1_in_imag_V_5_loc      (alloca       ) [ 001111111110]
o1_in_imag_V_6_loc      (alloca       ) [ 001111111110]
o1_in_imag_V_7_loc      (alloca       ) [ 001111111110]
o2_in_imag_V_loc        (alloca       ) [ 001111111110]
o2_in_imag_V_5_loc      (alloca       ) [ 001111111110]
o2_in_imag_V_6_loc      (alloca       ) [ 001111111110]
o2_in_imag_V_7_loc      (alloca       ) [ 001111111110]
o2_in_real_V_loc        (alloca       ) [ 001111111110]
o2_in_real_V_5_loc      (alloca       ) [ 001111111110]
o2_in_real_V_6_loc      (alloca       ) [ 001111111110]
o2_in_real_V_7_loc      (alloca       ) [ 001111111110]
e_in_real_V             (alloca       ) [ 001111100000]
e_in_real_V_15          (alloca       ) [ 001111100000]
e_in_imag_V             (alloca       ) [ 001111100000]
e_in_imag_V_15          (alloca       ) [ 001111100000]
e_in_real_V_16          (alloca       ) [ 001111110000]
e_in_real_V_17          (alloca       ) [ 001111110000]
e_in_imag_V_16          (alloca       ) [ 001111110000]
e_in_imag_V_17          (alloca       ) [ 001111110000]
e_out_real_V            (alloca       ) [ 001111111111]
e_out_real_V_1          (alloca       ) [ 001111111111]
e_out_imag_V            (alloca       ) [ 001111111111]
e_out_imag_V_1          (alloca       ) [ 001111111111]
call_ln0                (call         ) [ 000000000000]
in_real_0_addr          (getelementptr) [ 000010000000]
in_real_1_addr          (getelementptr) [ 000010000000]
in_real_2_addr          (getelementptr) [ 000010000000]
in_real_3_addr          (getelementptr) [ 000010000000]
in_imag_0_addr          (getelementptr) [ 000010000000]
in_imag_1_addr          (getelementptr) [ 000010000000]
in_imag_2_addr          (getelementptr) [ 000010000000]
in_imag_3_addr          (getelementptr) [ 000010000000]
in_real_0_addr_3        (getelementptr) [ 000010000000]
in_real_1_addr_3        (getelementptr) [ 000010000000]
in_real_2_addr_3        (getelementptr) [ 000010000000]
in_real_3_addr_3        (getelementptr) [ 000010000000]
in_imag_0_addr_3        (getelementptr) [ 000010000000]
in_imag_1_addr_3        (getelementptr) [ 000010000000]
in_imag_2_addr_3        (getelementptr) [ 000010000000]
in_imag_3_addr_3        (getelementptr) [ 000010000000]
in_real_0_load          (load         ) [ 000001000000]
in_real_1_load          (load         ) [ 000001000000]
in_real_2_load          (load         ) [ 000001000000]
in_real_3_load          (load         ) [ 000001000000]
in_imag_0_load          (load         ) [ 000001000000]
in_imag_1_load          (load         ) [ 000001000000]
in_imag_2_load          (load         ) [ 000001000000]
in_imag_3_load          (load         ) [ 000001000000]
in_real_0_load_6        (load         ) [ 000001000000]
in_real_1_load_6        (load         ) [ 000001000000]
b_real_V_35             (load         ) [ 000001000000]
in_real_3_load_6        (load         ) [ 000001000000]
in_imag_0_load_6        (load         ) [ 000001000000]
in_imag_1_load_6        (load         ) [ 000001000000]
in_imag_2_load_6        (load         ) [ 000001000000]
in_imag_3_load_6        (load         ) [ 000001000000]
call_ln0                (call         ) [ 000000000000]
call_ln0                (call         ) [ 000000000000]
e_in_real_V_addr        (getelementptr) [ 000000010000]
e_in_imag_V_addr        (getelementptr) [ 000000010000]
e_in_real_V_addr_2      (getelementptr) [ 000000010000]
e_in_imag_V_addr_2      (getelementptr) [ 000000010000]
e_in_real_V_15_addr     (getelementptr) [ 000000010000]
e_in_imag_V_15_addr     (getelementptr) [ 000000010000]
e_in_real_V_15_addr_1   (getelementptr) [ 000000010000]
e_in_imag_V_15_addr_1   (getelementptr) [ 000000010000]
a_real_V                (load         ) [ 000000001000]
a_imag_V                (load         ) [ 000000001000]
b_real_V                (load         ) [ 000000001000]
b_imag_V                (load         ) [ 000000001000]
a_real_V_41             (load         ) [ 000000001000]
a_imag_V_36             (load         ) [ 000000001000]
b_real_V_30             (load         ) [ 000000001000]
b_imag_V_40             (load         ) [ 000000001000]
e_in_real_V_16_addr     (getelementptr) [ 000000001000]
e_in_imag_V_16_addr     (getelementptr) [ 000000001000]
e_in_real_V_17_addr     (getelementptr) [ 000000001000]
e_in_imag_V_17_addr     (getelementptr) [ 000000001000]
e_in_real_V_16_addr_1   (getelementptr) [ 000000001000]
e_in_imag_V_16_addr_1   (getelementptr) [ 000000001000]
e_in_real_V_17_addr_1   (getelementptr) [ 000000001000]
e_in_imag_V_17_addr_1   (getelementptr) [ 000000001000]
r_real_V_116            (add          ) [ 000000000000]
r_imag_V_131            (add          ) [ 000000000000]
r_real_V_117            (sub          ) [ 000000000000]
r_imag_V_132            (sub          ) [ 000000000000]
r_real_V_118            (add          ) [ 000000000000]
r_imag_V_133            (add          ) [ 000000000000]
r_real_V_119            (sub          ) [ 000000000000]
r_imag_V_134            (sub          ) [ 000000000000]
r_real_V                (add          ) [ 000000000100]
r_imag_V                (add          ) [ 000000000100]
r_real_V_93             (add          ) [ 000000000100]
r_imag_V_106            (sub          ) [ 000000000100]
r_real_V_94             (sub          ) [ 000000000100]
r_imag_V_107            (sub          ) [ 000000000100]
r_real_V_95             (sub          ) [ 000000000100]
r_imag_V_108            (add          ) [ 000000000100]
a_real_V_47             (load         ) [ 000000000000]
a_imag_V_42             (load         ) [ 000000000000]
b_real_V_32             (load         ) [ 000000000000]
b_imag_V_43             (load         ) [ 000000000000]
r_real_V_120            (add          ) [ 000000000100]
r_imag_V_135            (add          ) [ 000000000100]
r_real_V_121            (sub          ) [ 000000000100]
r_imag_V_136            (sub          ) [ 000000000100]
a_real_V_48             (load         ) [ 000000000000]
a_imag_V_43             (load         ) [ 000000000000]
b_real_V_33             (load         ) [ 000000000000]
b_imag_V_44             (load         ) [ 000000000000]
r_real_V_122            (add          ) [ 000000000100]
r_imag_V_137            (add          ) [ 000000000100]
r_real_V_123            (sub          ) [ 000000000100]
r_imag_V_138            (sub          ) [ 000000000100]
call_ln813              (call         ) [ 000000000000]
o2_in_real_V_7_loc_load (load         ) [ 000000000000]
o2_in_real_V_6_loc_load (load         ) [ 000000000000]
o2_in_real_V_5_loc_load (load         ) [ 000000000000]
o2_in_real_V_loc_load   (load         ) [ 000000000000]
o2_in_imag_V_7_loc_load (load         ) [ 000000000000]
o2_in_imag_V_6_loc_load (load         ) [ 000000000000]
o2_in_imag_V_5_loc_load (load         ) [ 000000000000]
o2_in_imag_V_loc_load   (load         ) [ 000000000000]
o1_in_imag_V_7_loc_load (load         ) [ 000000000000]
o1_in_imag_V_6_loc_load (load         ) [ 000000000000]
o1_in_imag_V_5_loc_load (load         ) [ 000000000000]
o1_in_imag_V_loc_load   (load         ) [ 000000000000]
o1_in_real_V_7_loc_load (load         ) [ 000000000000]
o1_in_real_V_6_loc_load (load         ) [ 000000000000]
o1_in_real_V_5_loc_load (load         ) [ 000000000000]
o1_in_real_V_loc_load   (load         ) [ 000000000000]
r_real_V_124            (add          ) [ 000000000000]
r_imag_V_139            (add          ) [ 000000000000]
r_real_V_125            (sub          ) [ 000000000000]
r_imag_V_140            (sub          ) [ 000000000000]
cpd_real_V              (add          ) [ 000000000000]
cpd_imag_V              (add          ) [ 000000000000]
cmd_real_V              (sub          ) [ 000000000000]
cmd_imag_V              (sub          ) [ 000000000000]
r_real_V_126            (add          ) [ 000000000001]
r_imag_V_141            (add          ) [ 000000000001]
r_real_V_127            (add          ) [ 000000000001]
r_imag_V_142            (sub          ) [ 000000000001]
r_real_V_128            (sub          ) [ 000000000001]
r_imag_V_143            (sub          ) [ 000000000001]
r_real_V_129            (sub          ) [ 000000000001]
r_imag_V_144            (add          ) [ 000000000001]
r_real_V_130            (add          ) [ 000000000000]
r_imag_V_145            (add          ) [ 000000000000]
r_real_V_131            (sub          ) [ 000000000000]
r_imag_V_146            (sub          ) [ 000000000000]
cpd_real_V_1            (add          ) [ 000000000000]
cpd_imag_V_1            (add          ) [ 000000000000]
cmd_real_V_1            (sub          ) [ 000000000000]
cmd_imag_V_1            (sub          ) [ 000000000000]
r_real_V_132            (add          ) [ 000000000001]
r_imag_V_147            (add          ) [ 000000000001]
r_real_V_133            (add          ) [ 000000000001]
r_imag_V_148            (sub          ) [ 000000000001]
r_real_V_134            (sub          ) [ 000000000001]
r_imag_V_149            (sub          ) [ 000000000001]
r_real_V_135            (sub          ) [ 000000000001]
r_imag_V_150            (add          ) [ 000000000001]
call_ln813              (call         ) [ 000000000000]
ret_ln197               (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_real_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_real_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_real_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_imag_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_imag_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_imag_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_imag_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_real_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_real_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_real_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_real_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_imag_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_imag_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_imag_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_imag_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt_Pipeline_VITIS_LOOP_165_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt_Pipeline_VITIS_LOOP_120_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt_Pipeline_VITIS_LOOP_171_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt_Pipeline_VITIS_LOOP_131_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt_Pipeline_VITIS_LOOP_181_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="o1_in_real_V_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="o1_in_real_V_5_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_5_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="o1_in_real_V_6_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_6_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="o1_in_real_V_7_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_7_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="o1_in_imag_V_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="o1_in_imag_V_5_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_5_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="o1_in_imag_V_6_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_6_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="o1_in_imag_V_7_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_7_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="o2_in_imag_V_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="o2_in_imag_V_5_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_5_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="o2_in_imag_V_6_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_6_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="o2_in_imag_V_7_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_7_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="o2_in_real_V_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="o2_in_real_V_5_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_5_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="o2_in_real_V_6_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_6_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="o2_in_real_V_7_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_7_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="e_in_real_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="e_in_real_V_15_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="e_in_imag_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="e_in_imag_V_15_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_15/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="e_in_real_V_16_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_16/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="e_in_real_V_17_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="e_in_imag_V_16_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_16/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="e_in_imag_V_17_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_17/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="e_out_real_V_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="e_out_real_V_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="e_out_imag_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="e_out_imag_V_1_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_real_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_real_1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="in_real_2_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="in_real_3_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="in_imag_0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in_imag_1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_imag_2_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="in_imag_3_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
<pin id="236" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_0_load/3 in_real_0_load_6/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="244" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
<pin id="246" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_1_load/3 in_real_1_load_6/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="254" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
<pin id="256" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_2_load/3 b_real_V_35/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
<pin id="266" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_3_load/3 in_real_3_load_6/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
<pin id="276" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_0_load/3 in_imag_0_load_6/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="0"/>
<pin id="283" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="284" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
<pin id="286" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_1_load/3 in_imag_1_load_6/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="0"/>
<pin id="293" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="294" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
<pin id="296" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_2_load/3 in_imag_2_load_6/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="0"/>
<pin id="303" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="304" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
<pin id="306" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_3_load/3 in_imag_3_load_6/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="in_real_0_addr_3_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr_3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="in_real_1_addr_3_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr_3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="in_real_2_addr_3_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr_3/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="in_real_3_addr_3_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr_3/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="in_imag_0_addr_3_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="in_imag_1_addr_3_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr_3/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="in_imag_2_addr_3_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="3" slack="0"/>
<pin id="360" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="in_imag_3_addr_3_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="e_in_real_V_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_addr/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="e_in_imag_V_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_addr/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="0"/>
<pin id="399" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="1"/>
<pin id="402" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V/6 b_real_V/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="0"/>
<pin id="409" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="410" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="32" slack="1"/>
<pin id="412" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V/6 b_imag_V/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="e_in_real_V_addr_2_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_addr_2/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="e_in_imag_V_addr_2_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_addr_2/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="e_in_real_V_15_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_15_addr/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="e_in_imag_V_15_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_15_addr/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="0"/>
<pin id="449" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="450" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="1"/>
<pin id="452" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_41/6 b_real_V_30/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="0"/>
<pin id="459" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="460" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="1"/>
<pin id="462" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_36/6 b_imag_V_40/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="e_in_real_V_15_addr_1_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_15_addr_1/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="e_in_imag_V_15_addr_1_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_15_addr_1/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="e_in_real_V_16_addr_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_16_addr/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="e_in_imag_V_16_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_16_addr/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="0"/>
<pin id="499" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="500" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
<pin id="502" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_47/7 a_real_V_48/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="0" slack="0"/>
<pin id="509" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="510" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="0"/>
<pin id="512" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_42/7 a_imag_V_43/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="e_in_real_V_17_addr_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_17_addr/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="e_in_imag_V_17_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_17_addr/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="0" slack="0"/>
<pin id="533" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="534" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
<pin id="536" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_real_V_32/7 b_real_V_33/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="0" slack="0"/>
<pin id="543" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="544" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
<pin id="546" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_imag_V_43/7 b_imag_V_44/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="e_in_real_V_16_addr_1_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="3" slack="0"/>
<pin id="552" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_16_addr_1/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="e_in_imag_V_16_addr_1_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="0"/>
<pin id="559" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_16_addr_1/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="e_in_real_V_17_addr_1_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_17_addr_1/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="e_in_imag_V_17_addr_1_gep_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="3" slack="0"/>
<pin id="575" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_17_addr_1/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="0" index="3" bw="32" slack="0"/>
<pin id="585" dir="0" index="4" bw="32" slack="0"/>
<pin id="586" dir="0" index="5" bw="32" slack="0"/>
<pin id="587" dir="0" index="6" bw="32" slack="0"/>
<pin id="588" dir="0" index="7" bw="32" slack="0"/>
<pin id="589" dir="0" index="8" bw="32" slack="0"/>
<pin id="590" dir="0" index="9" bw="32" slack="0"/>
<pin id="591" dir="0" index="10" bw="32" slack="0"/>
<pin id="592" dir="0" index="11" bw="32" slack="0"/>
<pin id="593" dir="0" index="12" bw="32" slack="0"/>
<pin id="594" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="616" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="618" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="0" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="0" index="3" bw="32" slack="0"/>
<pin id="625" dir="0" index="4" bw="32" slack="0"/>
<pin id="626" dir="0" index="5" bw="32" slack="0"/>
<pin id="627" dir="0" index="6" bw="32" slack="0"/>
<pin id="628" dir="0" index="7" bw="32" slack="0"/>
<pin id="629" dir="0" index="8" bw="32" slack="0"/>
<pin id="630" dir="0" index="9" bw="32" slack="0"/>
<pin id="631" dir="0" index="10" bw="32" slack="0"/>
<pin id="632" dir="0" index="11" bw="32" slack="0"/>
<pin id="633" dir="0" index="12" bw="32" slack="0"/>
<pin id="634" dir="0" index="13" bw="32" slack="0"/>
<pin id="635" dir="0" index="14" bw="32" slack="0"/>
<pin id="636" dir="0" index="15" bw="32" slack="0"/>
<pin id="637" dir="0" index="16" bw="32" slack="0"/>
<pin id="638" dir="0" index="17" bw="32" slack="3"/>
<pin id="639" dir="0" index="18" bw="32" slack="3"/>
<pin id="640" dir="0" index="19" bw="32" slack="3"/>
<pin id="641" dir="0" index="20" bw="32" slack="3"/>
<pin id="642" dir="0" index="21" bw="32" slack="3"/>
<pin id="643" dir="0" index="22" bw="32" slack="3"/>
<pin id="644" dir="0" index="23" bw="32" slack="3"/>
<pin id="645" dir="0" index="24" bw="32" slack="3"/>
<pin id="646" dir="0" index="25" bw="32" slack="3"/>
<pin id="647" dir="0" index="26" bw="32" slack="3"/>
<pin id="648" dir="0" index="27" bw="32" slack="3"/>
<pin id="649" dir="0" index="28" bw="32" slack="3"/>
<pin id="650" dir="0" index="29" bw="32" slack="3"/>
<pin id="651" dir="0" index="30" bw="32" slack="3"/>
<pin id="652" dir="0" index="31" bw="32" slack="3"/>
<pin id="653" dir="0" index="32" bw="32" slack="3"/>
<pin id="654" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="0" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="5" bw="32" slack="0"/>
<pin id="679" dir="0" index="6" bw="32" slack="0"/>
<pin id="680" dir="0" index="7" bw="32" slack="0"/>
<pin id="681" dir="0" index="8" bw="32" slack="0"/>
<pin id="682" dir="0" index="9" bw="32" slack="0"/>
<pin id="683" dir="0" index="10" bw="32" slack="0"/>
<pin id="684" dir="0" index="11" bw="32" slack="0"/>
<pin id="685" dir="0" index="12" bw="32" slack="0"/>
<pin id="686" dir="0" index="13" bw="32" slack="0"/>
<pin id="687" dir="0" index="14" bw="32" slack="0"/>
<pin id="688" dir="0" index="15" bw="32" slack="0"/>
<pin id="689" dir="0" index="16" bw="32" slack="0"/>
<pin id="690" dir="0" index="17" bw="32" slack="0"/>
<pin id="691" dir="0" index="18" bw="32" slack="0"/>
<pin id="692" dir="0" index="19" bw="32" slack="0"/>
<pin id="693" dir="0" index="20" bw="32" slack="0"/>
<pin id="694" dir="0" index="21" bw="18" slack="0"/>
<pin id="695" dir="0" index="22" bw="18" slack="0"/>
<pin id="696" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln813/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="0" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="32" slack="0"/>
<pin id="704" dir="0" index="3" bw="32" slack="0"/>
<pin id="705" dir="0" index="4" bw="32" slack="0"/>
<pin id="706" dir="0" index="5" bw="32" slack="0"/>
<pin id="707" dir="0" index="6" bw="32" slack="0"/>
<pin id="708" dir="0" index="7" bw="32" slack="0"/>
<pin id="709" dir="0" index="8" bw="32" slack="0"/>
<pin id="710" dir="0" index="9" bw="32" slack="0"/>
<pin id="711" dir="0" index="10" bw="32" slack="0"/>
<pin id="712" dir="0" index="11" bw="32" slack="0"/>
<pin id="713" dir="0" index="12" bw="32" slack="0"/>
<pin id="714" dir="0" index="13" bw="32" slack="0"/>
<pin id="715" dir="0" index="14" bw="32" slack="0"/>
<pin id="716" dir="0" index="15" bw="32" slack="0"/>
<pin id="717" dir="0" index="16" bw="32" slack="0"/>
<pin id="718" dir="0" index="17" bw="32" slack="0"/>
<pin id="719" dir="0" index="18" bw="32" slack="0"/>
<pin id="720" dir="0" index="19" bw="32" slack="0"/>
<pin id="721" dir="0" index="20" bw="32" slack="0"/>
<pin id="722" dir="0" index="21" bw="32" slack="0"/>
<pin id="723" dir="0" index="22" bw="32" slack="0"/>
<pin id="724" dir="0" index="23" bw="32" slack="0"/>
<pin id="725" dir="0" index="24" bw="32" slack="0"/>
<pin id="726" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="29" bw="18" slack="0"/>
<pin id="731" dir="0" index="30" bw="18" slack="0"/>
<pin id="732" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln813/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="r_real_V_116_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_116/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="r_imag_V_131_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_131/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="r_real_V_117_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="0" index="1" bw="32" slack="1"/>
<pin id="755" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_117/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="r_imag_V_132_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="1"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_132/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_real_V_118_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="0" index="1" bw="32" slack="1"/>
<pin id="763" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_118/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="r_imag_V_133_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_133/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="r_real_V_119_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_119/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="r_imag_V_134_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_134/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="r_real_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="r_imag_V_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_real_V_93_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_93/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="r_imag_V_106_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_106/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="r_real_V_94_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_94/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="r_imag_V_107_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_107/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="r_real_V_95_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_95/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="r_imag_V_108_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_108/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="r_real_V_120_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_120/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="r_imag_V_135_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_135/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="r_real_V_121_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_121/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="r_imag_V_136_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_136/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="r_real_V_122_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_122/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="r_imag_V_137_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_137/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="r_real_V_123_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_123/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="r_imag_V_138_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_138/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="o2_in_real_V_7_loc_load_load_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="9"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_7_loc_load/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="o2_in_real_V_6_loc_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="9"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_6_loc_load/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="o2_in_real_V_5_loc_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="9"/>
<pin id="896" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_5_loc_load/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="o2_in_real_V_loc_load_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="9"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_loc_load/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="o2_in_imag_V_7_loc_load_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="9"/>
<pin id="902" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_7_loc_load/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="o2_in_imag_V_6_loc_load_load_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="9"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_6_loc_load/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="o2_in_imag_V_5_loc_load_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="9"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_5_loc_load/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="o2_in_imag_V_loc_load_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="9"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_loc_load/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="o1_in_imag_V_7_loc_load_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="9"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_7_loc_load/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="o1_in_imag_V_6_loc_load_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="9"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_6_loc_load/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="o1_in_imag_V_5_loc_load_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="9"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_5_loc_load/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="o1_in_imag_V_loc_load_load_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="9"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_loc_load/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="o1_in_real_V_7_loc_load_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="9"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_7_loc_load/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="o1_in_real_V_6_loc_load_load_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="9"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_6_loc_load/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="o1_in_real_V_5_loc_load_load_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="9"/>
<pin id="932" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_5_loc_load/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="o1_in_real_V_loc_load_load_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="9"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_loc_load/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="r_real_V_124_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_124/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="r_imag_V_139_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_139/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="r_real_V_125_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_125/10 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_imag_V_140_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_140/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="cpd_real_V_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_real_V/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="cpd_imag_V_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_imag_V/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="cmd_real_V_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_real_V/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="cmd_imag_V_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_imag_V/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="r_real_V_126_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_126/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="r_imag_V_141_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_141/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="r_real_V_127_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_127/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_imag_V_142_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_142/10 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_real_V_128_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_128/10 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="r_imag_V_143_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_143/10 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="r_real_V_129_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_129/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="r_imag_V_144_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="0" index="1" bw="32" slack="0"/>
<pin id="1036" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_144/10 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="r_real_V_130_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_130/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="r_imag_V_145_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_145/10 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="r_real_V_131_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="0"/>
<pin id="1055" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_131/10 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_imag_V_146_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_146/10 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="cpd_real_V_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_real_V_1/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="cpd_imag_V_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpd_imag_V_1/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="cmd_real_V_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="0"/>
<pin id="1079" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_real_V_1/10 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="cmd_imag_V_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cmd_imag_V_1/10 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="r_real_V_132_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_132/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="r_imag_V_147_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="0"/>
<pin id="1098" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_147/10 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="r_real_V_133_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="0" index="1" bw="32" slack="0"/>
<pin id="1105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_133/10 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="r_imag_V_148_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="0" index="1" bw="32" slack="0"/>
<pin id="1112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_148/10 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="r_real_V_134_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="0" index="1" bw="32" slack="0"/>
<pin id="1119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_134/10 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="r_imag_V_149_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="0"/>
<pin id="1126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_149/10 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="r_real_V_135_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_135/10 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="r_imag_V_150_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_150/10 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="o1_in_real_V_loc_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="3"/>
<pin id="1146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_real_V_loc "/>
</bind>
</comp>

<comp id="1150" class="1005" name="o1_in_real_V_5_loc_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="3"/>
<pin id="1152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_real_V_5_loc "/>
</bind>
</comp>

<comp id="1156" class="1005" name="o1_in_real_V_6_loc_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="3"/>
<pin id="1158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_real_V_6_loc "/>
</bind>
</comp>

<comp id="1162" class="1005" name="o1_in_real_V_7_loc_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="3"/>
<pin id="1164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_real_V_7_loc "/>
</bind>
</comp>

<comp id="1168" class="1005" name="o1_in_imag_V_loc_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="3"/>
<pin id="1170" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_loc "/>
</bind>
</comp>

<comp id="1174" class="1005" name="o1_in_imag_V_5_loc_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="3"/>
<pin id="1176" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_5_loc "/>
</bind>
</comp>

<comp id="1180" class="1005" name="o1_in_imag_V_6_loc_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="3"/>
<pin id="1182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_6_loc "/>
</bind>
</comp>

<comp id="1186" class="1005" name="o1_in_imag_V_7_loc_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="3"/>
<pin id="1188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_7_loc "/>
</bind>
</comp>

<comp id="1192" class="1005" name="o2_in_imag_V_loc_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="3"/>
<pin id="1194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_loc "/>
</bind>
</comp>

<comp id="1198" class="1005" name="o2_in_imag_V_5_loc_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="3"/>
<pin id="1200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_5_loc "/>
</bind>
</comp>

<comp id="1204" class="1005" name="o2_in_imag_V_6_loc_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="3"/>
<pin id="1206" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_6_loc "/>
</bind>
</comp>

<comp id="1210" class="1005" name="o2_in_imag_V_7_loc_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="3"/>
<pin id="1212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_7_loc "/>
</bind>
</comp>

<comp id="1216" class="1005" name="o2_in_real_V_loc_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="3"/>
<pin id="1218" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_real_V_loc "/>
</bind>
</comp>

<comp id="1222" class="1005" name="o2_in_real_V_5_loc_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="3"/>
<pin id="1224" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_real_V_5_loc "/>
</bind>
</comp>

<comp id="1228" class="1005" name="o2_in_real_V_6_loc_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="3"/>
<pin id="1230" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_real_V_6_loc "/>
</bind>
</comp>

<comp id="1234" class="1005" name="o2_in_real_V_7_loc_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="3"/>
<pin id="1236" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o2_in_real_V_7_loc "/>
</bind>
</comp>

<comp id="1240" class="1005" name="in_real_0_addr_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="2" slack="1"/>
<pin id="1242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr "/>
</bind>
</comp>

<comp id="1245" class="1005" name="in_real_1_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="1"/>
<pin id="1247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="in_real_2_addr_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="2" slack="1"/>
<pin id="1252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr "/>
</bind>
</comp>

<comp id="1255" class="1005" name="in_real_3_addr_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="2" slack="1"/>
<pin id="1257" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr "/>
</bind>
</comp>

<comp id="1260" class="1005" name="in_imag_0_addr_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="2" slack="1"/>
<pin id="1262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr "/>
</bind>
</comp>

<comp id="1265" class="1005" name="in_imag_1_addr_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="2" slack="1"/>
<pin id="1267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr "/>
</bind>
</comp>

<comp id="1270" class="1005" name="in_imag_2_addr_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="2" slack="1"/>
<pin id="1272" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr "/>
</bind>
</comp>

<comp id="1275" class="1005" name="in_imag_3_addr_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="1"/>
<pin id="1277" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr "/>
</bind>
</comp>

<comp id="1280" class="1005" name="in_real_0_addr_3_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="2" slack="1"/>
<pin id="1282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr_3 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="in_real_1_addr_3_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="2" slack="1"/>
<pin id="1287" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr_3 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="in_real_2_addr_3_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="2" slack="1"/>
<pin id="1292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr_3 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="in_real_3_addr_3_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="2" slack="1"/>
<pin id="1297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="in_imag_0_addr_3_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="1"/>
<pin id="1302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr_3 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="in_imag_1_addr_3_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="1"/>
<pin id="1307" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr_3 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="in_imag_2_addr_3_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="1"/>
<pin id="1312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr_3 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="in_imag_3_addr_3_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="2" slack="1"/>
<pin id="1317" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr_3 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="in_real_0_load_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_load "/>
</bind>
</comp>

<comp id="1325" class="1005" name="in_real_1_load_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_load "/>
</bind>
</comp>

<comp id="1330" class="1005" name="in_real_2_load_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_load "/>
</bind>
</comp>

<comp id="1335" class="1005" name="in_real_3_load_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_load "/>
</bind>
</comp>

<comp id="1340" class="1005" name="in_imag_0_load_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_load "/>
</bind>
</comp>

<comp id="1345" class="1005" name="in_imag_1_load_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_load "/>
</bind>
</comp>

<comp id="1350" class="1005" name="in_imag_2_load_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_load "/>
</bind>
</comp>

<comp id="1355" class="1005" name="in_imag_3_load_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_load "/>
</bind>
</comp>

<comp id="1360" class="1005" name="in_real_0_load_6_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_load_6 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="in_real_1_load_6_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_load_6 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="b_real_V_35_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_35 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="in_real_3_load_6_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_load_6 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="in_imag_0_load_6_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_load_6 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="in_imag_1_load_6_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_load_6 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="in_imag_2_load_6_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_load_6 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="in_imag_3_load_6_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_load_6 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="e_in_real_V_addr_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="e_in_imag_V_addr_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="e_in_real_V_addr_2_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_addr_2 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="e_in_imag_V_addr_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_addr_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="e_in_real_V_15_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_15_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="e_in_imag_V_15_addr_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_15_addr "/>
</bind>
</comp>

<comp id="1430" class="1005" name="e_in_real_V_15_addr_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="1"/>
<pin id="1432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_15_addr_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="e_in_imag_V_15_addr_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_15_addr_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="a_real_V_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V "/>
</bind>
</comp>

<comp id="1446" class="1005" name="a_imag_V_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V "/>
</bind>
</comp>

<comp id="1452" class="1005" name="b_real_V_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="1458" class="1005" name="b_imag_V_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="1464" class="1005" name="a_real_V_41_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_41 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="a_imag_V_36_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_36 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="b_real_V_30_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_30 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="b_imag_V_40_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="1"/>
<pin id="1484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_40 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="e_in_real_V_16_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="2" slack="1"/>
<pin id="1490" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_16_addr "/>
</bind>
</comp>

<comp id="1493" class="1005" name="e_in_imag_V_16_addr_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="2" slack="1"/>
<pin id="1495" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_16_addr "/>
</bind>
</comp>

<comp id="1498" class="1005" name="e_in_real_V_17_addr_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="2" slack="1"/>
<pin id="1500" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_17_addr "/>
</bind>
</comp>

<comp id="1503" class="1005" name="e_in_imag_V_17_addr_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="2" slack="1"/>
<pin id="1505" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_17_addr "/>
</bind>
</comp>

<comp id="1508" class="1005" name="e_in_real_V_16_addr_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="2" slack="1"/>
<pin id="1510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_16_addr_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="e_in_imag_V_16_addr_1_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="2" slack="1"/>
<pin id="1515" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_16_addr_1 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="e_in_real_V_17_addr_1_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="2" slack="1"/>
<pin id="1520" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_17_addr_1 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="e_in_imag_V_17_addr_1_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="2" slack="1"/>
<pin id="1525" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_17_addr_1 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="r_real_V_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V "/>
</bind>
</comp>

<comp id="1533" class="1005" name="r_imag_V_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="1"/>
<pin id="1535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V "/>
</bind>
</comp>

<comp id="1538" class="1005" name="r_real_V_93_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="1"/>
<pin id="1540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_93 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="r_imag_V_106_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_106 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="r_real_V_94_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_94 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="r_imag_V_107_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="1"/>
<pin id="1555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_107 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="r_real_V_95_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="1"/>
<pin id="1560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_95 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="r_imag_V_108_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="1"/>
<pin id="1565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_108 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="r_real_V_120_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="1"/>
<pin id="1570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_120 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="r_imag_V_135_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="1"/>
<pin id="1575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_135 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="r_real_V_121_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="1"/>
<pin id="1580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_121 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="r_imag_V_136_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="1"/>
<pin id="1585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_136 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="r_real_V_122_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="1"/>
<pin id="1590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_122 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="r_imag_V_137_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="1"/>
<pin id="1595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_137 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="r_real_V_123_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="1"/>
<pin id="1600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_123 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="r_imag_V_138_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="1"/>
<pin id="1605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_138 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="r_real_V_126_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="32" slack="1"/>
<pin id="1610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_126 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="r_imag_V_141_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_141 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="r_real_V_127_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="1"/>
<pin id="1620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_127 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="r_imag_V_142_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="1"/>
<pin id="1625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_142 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="r_real_V_128_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="1"/>
<pin id="1630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_128 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="r_imag_V_143_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="1"/>
<pin id="1635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_143 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="r_real_V_129_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="1"/>
<pin id="1640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_129 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="r_imag_V_144_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_144 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="r_real_V_132_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_132 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="r_imag_V_147_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_147 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="r_real_V_133_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_133 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="r_imag_V_148_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="1"/>
<pin id="1665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_148 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="r_real_V_134_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_134 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="r_imag_V_149_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="1"/>
<pin id="1675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_149 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="r_real_V_135_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_135 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="r_imag_V_150_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="1"/>
<pin id="1685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="237"><net_src comp="164" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="247"><net_src comp="172" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="257"><net_src comp="180" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="267"><net_src comp="188" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="277"><net_src comp="196" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="287"><net_src comp="204" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="297"><net_src comp="212" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="307"><net_src comp="220" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="308" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="373"><net_src comp="316" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="374"><net_src comp="324" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="375"><net_src comp="332" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="376"><net_src comp="340" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="377"><net_src comp="348" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="378"><net_src comp="356" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="379"><net_src comp="364" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="403"><net_src comp="380" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="413"><net_src comp="387" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="428"><net_src comp="414" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="40" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="453"><net_src comp="430" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="463"><net_src comp="437" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="469"><net_src comp="40" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="478"><net_src comp="464" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="479"><net_src comp="471" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="503"><net_src comp="480" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="513"><net_src comp="487" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="537"><net_src comp="514" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="547"><net_src comp="521" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="42" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="40" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="548" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="563"><net_src comp="555" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="569"><net_src comp="40" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="42" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="40" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="578"><net_src comp="564" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="579"><net_src comp="571" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="595"><net_src comp="38" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="596"><net_src comp="144" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="597"><net_src comp="140" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="598"><net_src comp="136" pin="1"/><net_sink comp="580" pin=3"/></net>

<net id="599"><net_src comp="132" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="600"><net_src comp="0" pin="0"/><net_sink comp="580" pin=5"/></net>

<net id="601"><net_src comp="2" pin="0"/><net_sink comp="580" pin=6"/></net>

<net id="602"><net_src comp="4" pin="0"/><net_sink comp="580" pin=7"/></net>

<net id="603"><net_src comp="6" pin="0"/><net_sink comp="580" pin=8"/></net>

<net id="604"><net_src comp="8" pin="0"/><net_sink comp="580" pin=9"/></net>

<net id="605"><net_src comp="10" pin="0"/><net_sink comp="580" pin=10"/></net>

<net id="606"><net_src comp="12" pin="0"/><net_sink comp="580" pin=11"/></net>

<net id="607"><net_src comp="14" pin="0"/><net_sink comp="580" pin=12"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="655"><net_src comp="46" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="656"><net_src comp="258" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="657"><net_src comp="248" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="658"><net_src comp="238" pin="3"/><net_sink comp="620" pin=3"/></net>

<net id="659"><net_src comp="228" pin="3"/><net_sink comp="620" pin=4"/></net>

<net id="660"><net_src comp="268" pin="3"/><net_sink comp="620" pin=5"/></net>

<net id="661"><net_src comp="278" pin="3"/><net_sink comp="620" pin=6"/></net>

<net id="662"><net_src comp="288" pin="3"/><net_sink comp="620" pin=7"/></net>

<net id="663"><net_src comp="298" pin="3"/><net_sink comp="620" pin=8"/></net>

<net id="664"><net_src comp="228" pin="7"/><net_sink comp="620" pin=9"/></net>

<net id="665"><net_src comp="238" pin="7"/><net_sink comp="620" pin=10"/></net>

<net id="666"><net_src comp="248" pin="7"/><net_sink comp="620" pin=11"/></net>

<net id="667"><net_src comp="258" pin="7"/><net_sink comp="620" pin=12"/></net>

<net id="668"><net_src comp="268" pin="7"/><net_sink comp="620" pin=13"/></net>

<net id="669"><net_src comp="278" pin="7"/><net_sink comp="620" pin=14"/></net>

<net id="670"><net_src comp="288" pin="7"/><net_sink comp="620" pin=15"/></net>

<net id="671"><net_src comp="298" pin="7"/><net_sink comp="620" pin=16"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="698"><net_src comp="32" pin="0"/><net_sink comp="672" pin=21"/></net>

<net id="699"><net_src comp="34" pin="0"/><net_sink comp="672" pin=22"/></net>

<net id="733"><net_src comp="50" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="734"><net_src comp="30" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="735"><net_src comp="28" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="736"><net_src comp="26" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="737"><net_src comp="24" pin="0"/><net_sink comp="700" pin=4"/></net>

<net id="738"><net_src comp="22" pin="0"/><net_sink comp="700" pin=5"/></net>

<net id="739"><net_src comp="20" pin="0"/><net_sink comp="700" pin=6"/></net>

<net id="740"><net_src comp="18" pin="0"/><net_sink comp="700" pin=7"/></net>

<net id="741"><net_src comp="16" pin="0"/><net_sink comp="700" pin=8"/></net>

<net id="742"><net_src comp="32" pin="0"/><net_sink comp="700" pin=29"/></net>

<net id="743"><net_src comp="34" pin="0"/><net_sink comp="700" pin=30"/></net>

<net id="780"><net_src comp="760" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="744" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="776" pin="2"/><net_sink comp="672" pin=13"/></net>

<net id="787"><net_src comp="764" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="748" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="783" pin="2"/><net_sink comp="672" pin=15"/></net>

<net id="794"><net_src comp="772" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="752" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="790" pin="2"/><net_sink comp="672" pin=14"/></net>

<net id="801"><net_src comp="756" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="768" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="803"><net_src comp="797" pin="2"/><net_sink comp="672" pin=16"/></net>

<net id="808"><net_src comp="744" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="760" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="810"><net_src comp="804" pin="2"/><net_sink comp="672" pin=17"/></net>

<net id="815"><net_src comp="748" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="764" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="811" pin="2"/><net_sink comp="672" pin=19"/></net>

<net id="822"><net_src comp="752" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="772" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="818" pin="2"/><net_sink comp="672" pin=18"/></net>

<net id="829"><net_src comp="768" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="756" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="825" pin="2"/><net_sink comp="672" pin=20"/></net>

<net id="836"><net_src comp="528" pin="7"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="494" pin="7"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="832" pin="2"/><net_sink comp="672" pin=5"/></net>

<net id="843"><net_src comp="538" pin="7"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="504" pin="7"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="839" pin="2"/><net_sink comp="672" pin=7"/></net>

<net id="850"><net_src comp="494" pin="7"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="528" pin="7"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="846" pin="2"/><net_sink comp="672" pin=6"/></net>

<net id="857"><net_src comp="504" pin="7"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="538" pin="7"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="853" pin="2"/><net_sink comp="672" pin=8"/></net>

<net id="864"><net_src comp="528" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="494" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="860" pin="2"/><net_sink comp="672" pin=9"/></net>

<net id="871"><net_src comp="538" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="504" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="867" pin="2"/><net_sink comp="672" pin=11"/></net>

<net id="878"><net_src comp="494" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="528" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="874" pin="2"/><net_sink comp="672" pin=10"/></net>

<net id="885"><net_src comp="504" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="538" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="881" pin="2"/><net_sink comp="672" pin=12"/></net>

<net id="940"><net_src comp="927" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="915" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="921" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="933" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="927" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="921" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="915" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="924" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="930" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="912" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="918" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="930" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="924" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="918" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="912" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="960" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="936" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="990"><net_src comp="984" pin="2"/><net_sink comp="700" pin=9"/></net>

<net id="995"><net_src comp="966" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="942" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="991" pin="2"/><net_sink comp="700" pin=13"/></net>

<net id="1002"><net_src comp="978" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="948" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1004"><net_src comp="998" pin="2"/><net_sink comp="700" pin=10"/></net>

<net id="1009"><net_src comp="954" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="972" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="2"/><net_sink comp="700" pin=14"/></net>

<net id="1016"><net_src comp="936" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="960" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1018"><net_src comp="1012" pin="2"/><net_sink comp="700" pin=11"/></net>

<net id="1023"><net_src comp="942" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="966" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="1019" pin="2"/><net_sink comp="700" pin=15"/></net>

<net id="1030"><net_src comp="948" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="978" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="1026" pin="2"/><net_sink comp="700" pin=12"/></net>

<net id="1037"><net_src comp="954" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="972" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1039"><net_src comp="1033" pin="2"/><net_sink comp="700" pin=16"/></net>

<net id="1044"><net_src comp="888" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="894" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="900" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="906" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="888" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="894" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="900" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="906" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="891" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="897" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="903" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="909" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="891" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="897" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="903" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="909" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1040" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1064" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1094"><net_src comp="1088" pin="2"/><net_sink comp="700" pin=17"/></net>

<net id="1099"><net_src comp="1046" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1070" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1101"><net_src comp="1095" pin="2"/><net_sink comp="700" pin=21"/></net>

<net id="1106"><net_src comp="1052" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1082" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1108"><net_src comp="1102" pin="2"/><net_sink comp="700" pin=18"/></net>

<net id="1113"><net_src comp="1058" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1076" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1115"><net_src comp="1109" pin="2"/><net_sink comp="700" pin=22"/></net>

<net id="1120"><net_src comp="1040" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1064" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1122"><net_src comp="1116" pin="2"/><net_sink comp="700" pin=19"/></net>

<net id="1127"><net_src comp="1046" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1070" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1129"><net_src comp="1123" pin="2"/><net_sink comp="700" pin=23"/></net>

<net id="1134"><net_src comp="1052" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1082" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1136"><net_src comp="1130" pin="2"/><net_sink comp="700" pin=20"/></net>

<net id="1141"><net_src comp="1076" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1058" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1143"><net_src comp="1137" pin="2"/><net_sink comp="700" pin=24"/></net>

<net id="1147"><net_src comp="52" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="620" pin=32"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1153"><net_src comp="56" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="620" pin=31"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1159"><net_src comp="60" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="620" pin=30"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1165"><net_src comp="64" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="620" pin=29"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1171"><net_src comp="68" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="620" pin=28"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1177"><net_src comp="72" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="620" pin=27"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1183"><net_src comp="76" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="620" pin=26"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1189"><net_src comp="80" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="620" pin=25"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1195"><net_src comp="84" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="620" pin=24"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1201"><net_src comp="88" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="620" pin=23"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1207"><net_src comp="92" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="620" pin=22"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1213"><net_src comp="96" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="620" pin=21"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1219"><net_src comp="100" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="620" pin=20"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1225"><net_src comp="104" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="620" pin=19"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1231"><net_src comp="108" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="620" pin=18"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1237"><net_src comp="112" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="620" pin=17"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1243"><net_src comp="164" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1248"><net_src comp="172" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1253"><net_src comp="180" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1258"><net_src comp="188" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1263"><net_src comp="196" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1268"><net_src comp="204" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1273"><net_src comp="212" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1278"><net_src comp="220" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1283"><net_src comp="308" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1288"><net_src comp="316" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1293"><net_src comp="324" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1298"><net_src comp="332" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1303"><net_src comp="340" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1308"><net_src comp="348" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1313"><net_src comp="356" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1318"><net_src comp="364" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1323"><net_src comp="228" pin="7"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="620" pin=9"/></net>

<net id="1328"><net_src comp="238" pin="7"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="620" pin=10"/></net>

<net id="1333"><net_src comp="248" pin="7"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="620" pin=11"/></net>

<net id="1338"><net_src comp="258" pin="7"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="620" pin=12"/></net>

<net id="1343"><net_src comp="268" pin="7"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="620" pin=13"/></net>

<net id="1348"><net_src comp="278" pin="7"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="620" pin=14"/></net>

<net id="1353"><net_src comp="288" pin="7"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="620" pin=15"/></net>

<net id="1358"><net_src comp="298" pin="7"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="620" pin=16"/></net>

<net id="1363"><net_src comp="228" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="620" pin=4"/></net>

<net id="1368"><net_src comp="238" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="620" pin=3"/></net>

<net id="1373"><net_src comp="248" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1378"><net_src comp="258" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1383"><net_src comp="268" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="620" pin=5"/></net>

<net id="1388"><net_src comp="278" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="620" pin=6"/></net>

<net id="1393"><net_src comp="288" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="620" pin=7"/></net>

<net id="1398"><net_src comp="298" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="620" pin=8"/></net>

<net id="1403"><net_src comp="380" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1408"><net_src comp="387" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1413"><net_src comp="414" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1418"><net_src comp="421" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1423"><net_src comp="430" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1428"><net_src comp="437" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1433"><net_src comp="464" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1438"><net_src comp="471" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1443"><net_src comp="394" pin="7"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1449"><net_src comp="404" pin="7"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1455"><net_src comp="394" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1461"><net_src comp="404" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1467"><net_src comp="444" pin="7"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1473"><net_src comp="454" pin="7"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1479"><net_src comp="444" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1485"><net_src comp="454" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1491"><net_src comp="480" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1496"><net_src comp="487" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1501"><net_src comp="514" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1506"><net_src comp="521" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1511"><net_src comp="548" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1516"><net_src comp="555" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1521"><net_src comp="564" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1526"><net_src comp="571" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1531"><net_src comp="776" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="672" pin=13"/></net>

<net id="1536"><net_src comp="783" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="672" pin=15"/></net>

<net id="1541"><net_src comp="790" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="672" pin=14"/></net>

<net id="1546"><net_src comp="797" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="672" pin=16"/></net>

<net id="1551"><net_src comp="804" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="672" pin=17"/></net>

<net id="1556"><net_src comp="811" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="672" pin=19"/></net>

<net id="1561"><net_src comp="818" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="672" pin=18"/></net>

<net id="1566"><net_src comp="825" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="672" pin=20"/></net>

<net id="1571"><net_src comp="832" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="672" pin=5"/></net>

<net id="1576"><net_src comp="839" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="672" pin=7"/></net>

<net id="1581"><net_src comp="846" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="672" pin=6"/></net>

<net id="1586"><net_src comp="853" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="672" pin=8"/></net>

<net id="1591"><net_src comp="860" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="672" pin=9"/></net>

<net id="1596"><net_src comp="867" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="672" pin=11"/></net>

<net id="1601"><net_src comp="874" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="672" pin=10"/></net>

<net id="1606"><net_src comp="881" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="672" pin=12"/></net>

<net id="1611"><net_src comp="984" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="700" pin=9"/></net>

<net id="1616"><net_src comp="991" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="700" pin=13"/></net>

<net id="1621"><net_src comp="998" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="700" pin=10"/></net>

<net id="1626"><net_src comp="1005" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="700" pin=14"/></net>

<net id="1631"><net_src comp="1012" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="700" pin=11"/></net>

<net id="1636"><net_src comp="1019" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="700" pin=15"/></net>

<net id="1641"><net_src comp="1026" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="700" pin=12"/></net>

<net id="1646"><net_src comp="1033" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="700" pin=16"/></net>

<net id="1651"><net_src comp="1088" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="700" pin=17"/></net>

<net id="1656"><net_src comp="1095" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="700" pin=21"/></net>

<net id="1661"><net_src comp="1102" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="700" pin=18"/></net>

<net id="1666"><net_src comp="1109" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="700" pin=22"/></net>

<net id="1671"><net_src comp="1116" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="700" pin=19"/></net>

<net id="1676"><net_src comp="1123" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="700" pin=23"/></net>

<net id="1681"><net_src comp="1130" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="700" pin=20"/></net>

<net id="1686"><net_src comp="1137" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="700" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real_0 | {10 11 }
	Port: out_real_1 | {10 11 }
	Port: out_real_2 | {10 11 }
	Port: out_real_3 | {10 11 }
	Port: out_imag_0 | {10 11 }
	Port: out_imag_1 | {10 11 }
	Port: out_imag_2 | {10 11 }
	Port: out_imag_3 | {10 11 }
 - Input state : 
	Port: fft_16pt : in_real_0 | {1 2 3 4 }
	Port: fft_16pt : in_real_1 | {1 2 3 4 }
	Port: fft_16pt : in_real_2 | {1 2 3 4 }
	Port: fft_16pt : in_real_3 | {1 2 3 4 }
	Port: fft_16pt : in_imag_0 | {1 2 3 4 }
	Port: fft_16pt : in_imag_1 | {1 2 3 4 }
	Port: fft_16pt : in_imag_2 | {1 2 3 4 }
	Port: fft_16pt : in_imag_3 | {1 2 3 4 }
	Port: fft_16pt : TWIDDLE_REAL_V | {8 9 10 11 }
	Port: fft_16pt : TWIDDLE_IMAG_V | {8 9 10 11 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		in_real_0_load : 1
		in_real_1_load : 1
		in_real_2_load : 1
		in_real_3_load : 1
		in_imag_0_load : 1
		in_imag_1_load : 1
		in_imag_2_load : 1
		in_imag_3_load : 1
		in_real_0_load_6 : 1
		in_real_1_load_6 : 1
		b_real_V_35 : 1
		in_real_3_load_6 : 1
		in_imag_0_load_6 : 1
		in_imag_1_load_6 : 1
		in_imag_2_load_6 : 1
		in_imag_3_load_6 : 1
	State 4
		call_ln0 : 1
	State 5
	State 6
		a_real_V : 1
		a_imag_V : 1
		b_real_V : 1
		b_imag_V : 1
		a_real_V_41 : 1
		a_imag_V_36 : 1
		b_real_V_30 : 1
		b_imag_V_40 : 1
	State 7
		a_real_V_47 : 1
		a_imag_V_42 : 1
		b_real_V_32 : 1
		b_imag_V_43 : 1
		a_real_V_48 : 1
		a_imag_V_43 : 1
		b_real_V_33 : 1
		b_imag_V_44 : 1
	State 8
		r_real_V : 1
		r_imag_V : 1
		r_real_V_93 : 1
		r_imag_V_106 : 1
		r_real_V_94 : 1
		r_imag_V_107 : 1
		r_real_V_95 : 1
		r_imag_V_108 : 1
		r_real_V_120 : 1
		r_imag_V_135 : 1
		r_real_V_121 : 1
		r_imag_V_136 : 1
		r_real_V_122 : 1
		r_imag_V_137 : 1
		r_real_V_123 : 1
		r_imag_V_138 : 1
		call_ln813 : 2
	State 9
	State 10
		r_real_V_124 : 1
		r_imag_V_139 : 1
		r_real_V_125 : 1
		r_imag_V_140 : 1
		cpd_real_V : 1
		cpd_imag_V : 1
		cmd_real_V : 1
		cmd_imag_V : 1
		r_real_V_126 : 2
		r_imag_V_141 : 2
		r_real_V_127 : 2
		r_imag_V_142 : 2
		r_real_V_128 : 2
		r_imag_V_143 : 2
		r_real_V_129 : 2
		r_imag_V_144 : 2
		r_real_V_130 : 1
		r_imag_V_145 : 1
		r_real_V_131 : 1
		r_imag_V_146 : 1
		cpd_real_V_1 : 1
		cpd_imag_V_1 : 1
		cmd_real_V_1 : 1
		cmd_imag_V_1 : 1
		r_real_V_132 : 2
		r_imag_V_147 : 2
		r_real_V_133 : 2
		r_imag_V_148 : 2
		r_real_V_134 : 2
		r_imag_V_149 : 2
		r_real_V_135 : 2
		r_imag_V_150 : 2
		call_ln813 : 3
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          | grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580 |    0    |  12.704 |    25   |   134   |
|          | grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608 |    0    |  6.352  |    13   |    73   |
|   call   | grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |    0    |    0    |   515   |    59   |
|          | grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |    16   | 29.0612 |   2991  |   1478  |
|          | grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |    16   | 25.8852 |   2617  |   1367  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              r_real_V_116_fu_744              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_131_fu_748              |    0    |    0    |    0    |    39   |
|          |              r_real_V_118_fu_760              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_133_fu_764              |    0    |    0    |    0    |    39   |
|          |                r_real_V_fu_776                |    0    |    0    |    0    |    39   |
|          |                r_imag_V_fu_783                |    0    |    0    |    0    |    39   |
|          |               r_real_V_93_fu_790              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_108_fu_825              |    0    |    0    |    0    |    39   |
|          |              r_real_V_120_fu_832              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_135_fu_839              |    0    |    0    |    0    |    39   |
|          |              r_real_V_122_fu_860              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_137_fu_867              |    0    |    0    |    0    |    39   |
|          |              r_real_V_124_fu_936              |    0    |    0    |    0    |    39   |
|    add   |              r_imag_V_139_fu_942              |    0    |    0    |    0    |    39   |
|          |               cpd_real_V_fu_960               |    0    |    0    |    0    |    39   |
|          |               cpd_imag_V_fu_966               |    0    |    0    |    0    |    39   |
|          |              r_real_V_126_fu_984              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_141_fu_991              |    0    |    0    |    0    |    39   |
|          |              r_real_V_127_fu_998              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_144_fu_1033             |    0    |    0    |    0    |    39   |
|          |              r_real_V_130_fu_1040             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_145_fu_1046             |    0    |    0    |    0    |    39   |
|          |              cpd_real_V_1_fu_1064             |    0    |    0    |    0    |    39   |
|          |              cpd_imag_V_1_fu_1070             |    0    |    0    |    0    |    39   |
|          |              r_real_V_132_fu_1088             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_147_fu_1095             |    0    |    0    |    0    |    39   |
|          |              r_real_V_133_fu_1102             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_150_fu_1137             |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              r_real_V_117_fu_752              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_132_fu_756              |    0    |    0    |    0    |    39   |
|          |              r_real_V_119_fu_768              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_134_fu_772              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_106_fu_797              |    0    |    0    |    0    |    39   |
|          |               r_real_V_94_fu_804              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_107_fu_811              |    0    |    0    |    0    |    39   |
|          |               r_real_V_95_fu_818              |    0    |    0    |    0    |    39   |
|          |              r_real_V_121_fu_846              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_136_fu_853              |    0    |    0    |    0    |    39   |
|          |              r_real_V_123_fu_874              |    0    |    0    |    0    |    39   |
|          |              r_imag_V_138_fu_881              |    0    |    0    |    0    |    39   |
|          |              r_real_V_125_fu_948              |    0    |    0    |    0    |    39   |
|    sub   |              r_imag_V_140_fu_954              |    0    |    0    |    0    |    39   |
|          |               cmd_real_V_fu_972               |    0    |    0    |    0    |    39   |
|          |               cmd_imag_V_fu_978               |    0    |    0    |    0    |    39   |
|          |              r_imag_V_142_fu_1005             |    0    |    0    |    0    |    39   |
|          |              r_real_V_128_fu_1012             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_143_fu_1019             |    0    |    0    |    0    |    39   |
|          |              r_real_V_129_fu_1026             |    0    |    0    |    0    |    39   |
|          |              r_real_V_131_fu_1052             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_146_fu_1058             |    0    |    0    |    0    |    39   |
|          |              cmd_real_V_1_fu_1076             |    0    |    0    |    0    |    39   |
|          |              cmd_imag_V_1_fu_1082             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_148_fu_1109             |    0    |    0    |    0    |    39   |
|          |              r_real_V_134_fu_1116             |    0    |    0    |    0    |    39   |
|          |              r_imag_V_149_fu_1123             |    0    |    0    |    0    |    39   |
|          |              r_real_V_135_fu_1130             |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    32   | 74.0024 |   6161  |   5295  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  e_in_imag_V |    0   |   64   |    1   |    0   |
|e_in_imag_V_15|    0   |   64   |    1   |    0   |
|e_in_imag_V_16|    0   |   64   |    2   |    0   |
|e_in_imag_V_17|    0   |   64   |    2   |    0   |
|  e_in_real_V |    0   |   64   |    1   |    0   |
|e_in_real_V_15|    0   |   64   |    1   |    0   |
|e_in_real_V_16|    0   |   64   |    2   |    0   |
|e_in_real_V_17|    0   |   64   |    2   |    0   |
| e_out_imag_V |    0   |   64   |    2   |    0   |
|e_out_imag_V_1|    0   |   64   |    2   |    0   |
| e_out_real_V |    0   |   64   |    2   |    0   |
|e_out_real_V_1|    0   |   64   |    2   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   768  |   20   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     a_imag_V_36_reg_1470     |   32   |
|       a_imag_V_reg_1446      |   32   |
|     a_real_V_41_reg_1464     |   32   |
|       a_real_V_reg_1440      |   32   |
|     b_imag_V_40_reg_1482     |   32   |
|       b_imag_V_reg_1458      |   32   |
|     b_real_V_30_reg_1476     |   32   |
|     b_real_V_35_reg_1370     |   32   |
|       b_real_V_reg_1452      |   32   |
|e_in_imag_V_15_addr_1_reg_1435|    1   |
| e_in_imag_V_15_addr_reg_1425 |    1   |
|e_in_imag_V_16_addr_1_reg_1513|    2   |
| e_in_imag_V_16_addr_reg_1493 |    2   |
|e_in_imag_V_17_addr_1_reg_1523|    2   |
| e_in_imag_V_17_addr_reg_1503 |    2   |
|  e_in_imag_V_addr_2_reg_1415 |    1   |
|   e_in_imag_V_addr_reg_1405  |    1   |
|e_in_real_V_15_addr_1_reg_1430|    1   |
| e_in_real_V_15_addr_reg_1420 |    1   |
|e_in_real_V_16_addr_1_reg_1508|    2   |
| e_in_real_V_16_addr_reg_1488 |    2   |
|e_in_real_V_17_addr_1_reg_1518|    2   |
| e_in_real_V_17_addr_reg_1498 |    2   |
|  e_in_real_V_addr_2_reg_1410 |    1   |
|   e_in_real_V_addr_reg_1400  |    1   |
|   in_imag_0_addr_3_reg_1300  |    2   |
|    in_imag_0_addr_reg_1260   |    2   |
|   in_imag_0_load_6_reg_1380  |   32   |
|    in_imag_0_load_reg_1340   |   32   |
|   in_imag_1_addr_3_reg_1305  |    2   |
|    in_imag_1_addr_reg_1265   |    2   |
|   in_imag_1_load_6_reg_1385  |   32   |
|    in_imag_1_load_reg_1345   |   32   |
|   in_imag_2_addr_3_reg_1310  |    2   |
|    in_imag_2_addr_reg_1270   |    2   |
|   in_imag_2_load_6_reg_1390  |   32   |
|    in_imag_2_load_reg_1350   |   32   |
|   in_imag_3_addr_3_reg_1315  |    2   |
|    in_imag_3_addr_reg_1275   |    2   |
|   in_imag_3_load_6_reg_1395  |   32   |
|    in_imag_3_load_reg_1355   |   32   |
|   in_real_0_addr_3_reg_1280  |    2   |
|    in_real_0_addr_reg_1240   |    2   |
|   in_real_0_load_6_reg_1360  |   32   |
|    in_real_0_load_reg_1320   |   32   |
|   in_real_1_addr_3_reg_1285  |    2   |
|    in_real_1_addr_reg_1245   |    2   |
|   in_real_1_load_6_reg_1365  |   32   |
|    in_real_1_load_reg_1325   |   32   |
|   in_real_2_addr_3_reg_1290  |    2   |
|    in_real_2_addr_reg_1250   |    2   |
|    in_real_2_load_reg_1330   |   32   |
|   in_real_3_addr_3_reg_1295  |    2   |
|    in_real_3_addr_reg_1255   |    2   |
|   in_real_3_load_6_reg_1375  |   32   |
|    in_real_3_load_reg_1335   |   32   |
|  o1_in_imag_V_5_loc_reg_1174 |   32   |
|  o1_in_imag_V_6_loc_reg_1180 |   32   |
|  o1_in_imag_V_7_loc_reg_1186 |   32   |
|   o1_in_imag_V_loc_reg_1168  |   32   |
|  o1_in_real_V_5_loc_reg_1150 |   32   |
|  o1_in_real_V_6_loc_reg_1156 |   32   |
|  o1_in_real_V_7_loc_reg_1162 |   32   |
|   o1_in_real_V_loc_reg_1144  |   32   |
|  o2_in_imag_V_5_loc_reg_1198 |   32   |
|  o2_in_imag_V_6_loc_reg_1204 |   32   |
|  o2_in_imag_V_7_loc_reg_1210 |   32   |
|   o2_in_imag_V_loc_reg_1192  |   32   |
|  o2_in_real_V_5_loc_reg_1222 |   32   |
|  o2_in_real_V_6_loc_reg_1228 |   32   |
|  o2_in_real_V_7_loc_reg_1234 |   32   |
|   o2_in_real_V_loc_reg_1216  |   32   |
|     r_imag_V_106_reg_1543    |   32   |
|     r_imag_V_107_reg_1553    |   32   |
|     r_imag_V_108_reg_1563    |   32   |
|     r_imag_V_135_reg_1573    |   32   |
|     r_imag_V_136_reg_1583    |   32   |
|     r_imag_V_137_reg_1593    |   32   |
|     r_imag_V_138_reg_1603    |   32   |
|     r_imag_V_141_reg_1613    |   32   |
|     r_imag_V_142_reg_1623    |   32   |
|     r_imag_V_143_reg_1633    |   32   |
|     r_imag_V_144_reg_1643    |   32   |
|     r_imag_V_147_reg_1653    |   32   |
|     r_imag_V_148_reg_1663    |   32   |
|     r_imag_V_149_reg_1673    |   32   |
|     r_imag_V_150_reg_1683    |   32   |
|       r_imag_V_reg_1533      |   32   |
|     r_real_V_120_reg_1568    |   32   |
|     r_real_V_121_reg_1578    |   32   |
|     r_real_V_122_reg_1588    |   32   |
|     r_real_V_123_reg_1598    |   32   |
|     r_real_V_126_reg_1608    |   32   |
|     r_real_V_127_reg_1618    |   32   |
|     r_real_V_128_reg_1628    |   32   |
|     r_real_V_129_reg_1638    |   32   |
|     r_real_V_132_reg_1648    |   32   |
|     r_real_V_133_reg_1658    |   32   |
|     r_real_V_134_reg_1668    |   32   |
|     r_real_V_135_reg_1678    |   32   |
|     r_real_V_93_reg_1538     |   32   |
|     r_real_V_94_reg_1548     |   32   |
|     r_real_V_95_reg_1558     |   32   |
|       r_real_V_reg_1528      |   32   |
+------------------------------+--------+
|             Total            |  2360  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_228               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_228               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_238               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_238               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_248               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_248               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_258               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_258               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_268               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_268               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_278               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_278               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_288               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_288               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_298               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_298               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_394               |  p0  |   2  |   1  |    2   ||    9    |
|               grp_access_fu_394               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_404               |  p0  |   2  |   1  |    2   ||    9    |
|               grp_access_fu_404               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_444               |  p0  |   2  |   1  |    2   ||    9    |
|               grp_access_fu_444               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_454               |  p0  |   2  |   1  |    2   ||    9    |
|               grp_access_fu_454               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_494               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_494               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_504               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_504               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_528               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_528               |  p2  |   2  |   0  |    0   ||    9    |
|               grp_access_fu_538               |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_538               |  p2  |   2  |   0  |    0   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p2  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p3  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p4  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p5  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p6  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p7  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p8  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p9  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p10 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p11 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p12 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p13 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p14 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p15 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620 |  p16 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p5  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p6  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p7  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p8  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p9  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p10 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p11 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p12 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p13 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p14 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p15 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p16 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p17 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p18 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p19 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672 |  p20 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p9  |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p10 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p11 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p12 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p13 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p14 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p15 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p16 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p17 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p18 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p19 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p20 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p21 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p22 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p23 |   2  |  32  |   64   ||    9    |
| grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700 |  p24 |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |  3128  ||  127.04 ||   720   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |   74   |  6161  |  5295  |    -   |
|   Memory  |    0   |    -   |    -   |   768  |   20   |    0   |
|Multiplexer|    -   |    -   |   127  |    -   |   720  |    -   |
|  Register |    -   |    -   |    -   |  2360  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   32   |   201  |  9289  |  6035  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
