Verilator Tree Dump (format 0x3900) from <e15122> to <e21555>
     NETLIST 0x55b80b93cf80 <e1> {a0}
    1: MODULE 0x55b80b9508b0 <e10606> {c5}  mips_cpu_harvard  L2
    1:2: VAR 0x55b80b951c80 <e20035#> {c6} @dt=0x55b80b9513a0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80b9646a0 <e20041#> {c9} @dt=0x55b80b963f30@(nw1)  active OUTPUT PORT
    1:2: VAR 0x55b80b973e60 <e20044#> {c10} @dt=0x55b80b9739e0@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x55b80b974280 <e20052#> {c13} @dt=0x55b80b9741a0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x55b80b975100 <e20055#> {c16} @dt=0x55b80b974c80@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x55b80b975f80 <e20063#> {c17} @dt=0x55b80b975b00@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x55b80b976f20 <e20071#> {c20} @dt=0x55b80b976a20@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x55b80b977340 <e20079#> {c21} @dt=0x55b80b977260@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x55b80b977760 <e20082#> {c22} @dt=0x55b80b977680@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x55b80b978760 <e20085#> {c23} @dt=0x55b80b978260@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x55b80b979760 <e20093#> {c24} @dt=0x55b80b979260@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2: VAR 0x55b80b979de0 <e20104#> {c29} @dt=0x55b80b979d00@(nw1)  HI_LO_output VAR
    1:2: VAR 0x55b80b97aee0 <e20107#> {c33} @dt=0x55b80b97aa20@(nw32)  program_counter_prime VAR
    1:2: VAR 0x55b80b97c060 <e20115#> {c34} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x55b80b97d1c0 <e20123#> {c35} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x55b80b97e300 <e20131#> {c36} @dt=0x55b80b97de40@(nw32)  instruction_fetch VAR
    1:2: VAR 0x55b80b97f460 <e20139#> {c37} @dt=0x55b80b97ef60@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x55b80b97f860 <e20147#> {c38} @dt=0x55b80b97f780@(nw1)  halt VAR
    1:2: VAR 0x55b80b97fca0 <e20150#> {c41} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode VAR
    1:2: VAR 0x55b80b980100 <e20153#> {c42} @dt=0x55b80b980020@(nw1)  register_write_decode VAR
    1:2: VAR 0x55b80b980500 <e20156#> {c43} @dt=0x55b80b980420@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x55b80b980960 <e20159#> {c44} @dt=0x55b80b980880@(nw1)  memory_write_decode VAR
    1:2: VAR 0x55b80b980dc0 <e20162#> {c45} @dt=0x55b80b980ce0@(nw1)  ALU_src_B_decode VAR
    1:2: VAR 0x55b80b9811c0 <e20165#> {c46} @dt=0x55b80b9810e0@(nw1)  register_destination_decode VAR
    1:2: VAR 0x55b80b9815c0 <e20168#> {c47} @dt=0x55b80b9814e0@(nw1)  branch_decode VAR
    1:2: VAR 0x55b80b9819c0 <e20171#> {c48} @dt=0x55b80b9818e0@(nw1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x55b80b981dc0 <e20174#> {c49} @dt=0x55b80b981ce0@(nw1)  equal_decode VAR
    1:2: VAR 0x55b80b982f00 <e20177#> {c50} @dt=0x55b80b982a40@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x55b80b983340 <e20185#> {c51} @dt=0x55b80b983260@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55b80b983740 <e20188#> {c52} @dt=0x55b80b983660@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x55b80b9848a0 <e20191#> {c57} @dt=0x55b80b9843a0@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2: VAR 0x55b80b986b40 <e20207#> {c59} @dt=0x55b80b986640@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x55b80b987c60 <e20215#> {c61} @dt=0x55b80b987760@(nw6)  op VAR
    1:2: ASSIGNW 0x55b80b988a20 <e20222#> {c62} @dt=0x55b80b987760@(nw6)
    1:2:1: SEL 0x55b80bbe2850 <e20244#> {c62} @dt=0x55b80ba1d930@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8caf0 <e20235#> {c62} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe2ae0 <e20263#> {c62} @dt=0x55b80bbbfd10@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x55b80bbe2600 <e20237#> {c62} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x55b80bb8cc10 <e20221#> {c62} @dt=0x55b80b987760@(nw6)  op [LV] => VAR 0x55b80b987c60 <e20215#> {c61} @dt=0x55b80b987760@(nw6)  op VAR
    1:2: VAR 0x55b80b989a80 <e20270#> {c63} @dt=0x55b80b989580@(nw5)  read_address_1 VAR
    1:2: VAR 0x55b80b98a180 <e20278#> {c63} @dt=0x55b80b989c80@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x55b80b98af40 <e20285#> {c64} @dt=0x55b80b989580@(nw5)
    1:2:1: SEL 0x55b80bbe3060 <e20307#> {c64} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8cd30 <e20298#> {c64} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe32f0 <e20326#> {c64} @dt=0x55b80bbbfd10@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b80bbe2e10 <e20300#> {c64} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb8ce50 <e20284#> {c64} @dt=0x55b80b989580@(nw5)  read_address_1 [LV] => VAR 0x55b80b989a80 <e20270#> {c63} @dt=0x55b80b989580@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x55b80b98bc40 <e20332#> {c65} @dt=0x55b80b989c80@(nw5)
    1:2:1: SEL 0x55b80bbe3870 <e20354#> {c65} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb8cf70 <e20345#> {c65} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe3b00 <e20373#> {c65} @dt=0x55b80bbbfd10@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b80bbe3620 <e20347#> {c65} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb8d090 <e20331#> {c65} @dt=0x55b80b989c80@(nw5)  Rs_decode [LV] => VAR 0x55b80b98a180 <e20278#> {c63} @dt=0x55b80b989c80@(nw5)  Rs_decode VAR
    1:2: VAR 0x55b80b98cca0 <e20380#> {c66} @dt=0x55b80b98c7a0@(nw5)  read_address_2 VAR
    1:2: VAR 0x55b80b98d320 <e20388#> {c66} @dt=0x55b80b98cea0@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x55b80b98df20 <e20395#> {c67} @dt=0x55b80b98c7a0@(nw5)
    1:2:1: SEL 0x55b80bbe4080 <e20417#> {c67} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7a980 <e20408#> {c67} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe4310 <e20436#> {c67} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b80bbe3e30 <e20410#> {c67} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb7aac0 <e20394#> {c67} @dt=0x55b80b98c7a0@(nw5)  read_address_2 [LV] => VAR 0x55b80b98cca0 <e20380#> {c66} @dt=0x55b80b98c7a0@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x55b80b98ec20 <e20442#> {c68} @dt=0x55b80b98cea0@(nw5)
    1:2:1: SEL 0x55b80bbe4890 <e20464#> {c68} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7abe0 <e20455#> {c68} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe4b20 <e20483#> {c68} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b80bbe4640 <e20457#> {c68} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb7ad20 <e20441#> {c68} @dt=0x55b80b98cea0@(nw5)  Rt_decode [LV] => VAR 0x55b80b98d320 <e20388#> {c66} @dt=0x55b80b98cea0@(nw5)  Rt_decode VAR
    1:2: VAR 0x55b80b98fc80 <e20490#> {c69} @dt=0x55b80b98f780@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x55b80b990a40 <e20497#> {c70} @dt=0x55b80b98f780@(nw5)
    1:2:1: SEL 0x55b80bbe50a0 <e20519#> {c70} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7ae40 <e20510#> {c70} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe5330 <e20538#> {c70} @dt=0x55b80bbbfd10@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55b80bbe4e50 <e20512#> {c70} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb7af80 <e20496#> {c70} @dt=0x55b80b98f780@(nw5)  Rd_decode [LV] => VAR 0x55b80b98fc80 <e20490#> {c69} @dt=0x55b80b98f780@(nw5)  Rd_decode VAR
    1:2: VAR 0x55b80b991aa0 <e20545#> {c71} @dt=0x55b80b9915a0@(nw16)  immediate VAR
    1:2: ASSIGNW 0x55b80b9928c0 <e20552#> {c72} @dt=0x55b80b9915a0@(nw16)
    1:2:1: SEL 0x55b80bbe58b0 <e20574#> {c72} @dt=0x55b80bbbedf0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb7b0a0 <e20565#> {c72} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b80bbe5b40 <e20593#> {c72} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55b80bbe5660 <e20567#> {c72} @dt=0x55b80bbbf090@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x55b80bb7b1e0 <e20551#> {c72} @dt=0x55b80b9915a0@(nw16)  immediate [LV] => VAR 0x55b80b991aa0 <e20545#> {c71} @dt=0x55b80b9915a0@(nw16)  immediate VAR
    1:2: VAR 0x55b80b993970 <e20600#> {c74} @dt=0x55b80b9934b0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x55b80b994b90 <e20608#> {c75} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x55b80b995d70 <e20616#> {c76} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x55b80b996f20 <e20624#> {c77} @dt=0x55b80b996a20@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55b80b998100 <e20632#> {c78} @dt=0x55b80b997c00@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55b80b999280 <e20640#> {c79} @dt=0x55b80b998d80@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x55b80b999780 <e20648#> {c83} @dt=0x55b80b9996a0@(nw1)  register_destination_execute VAR
    1:2: VAR 0x55b80b999c40 <e20651#> {c84} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x55b80b99a0d0 <e20654#> {c85} @dt=0x55b80b999ff0@(nw1)  memory_write_execute VAR
    1:2: VAR 0x55b80b99b240 <e20657#> {c86} @dt=0x55b80b99ad80@(nw5)  write_register_execute VAR
    1:2: VAR 0x55b80b99b710 <e20665#> {c87} @dt=0x55b80b99b630@(nw1)  ALU_src_B_execute VAR
    1:2: VAR 0x55b80b99c880 <e20668#> {c88} @dt=0x55b80b99c3c0@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x55b80b99cd80 <e20676#> {c89} @dt=0x55b80b99cca0@(nw1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x55b80b99d210 <e20679#> {c90} @dt=0x55b80b99d130@(nw1)  register_write_execute VAR
    1:2: VAR 0x55b80b99d700 <e20682#> {c91} @dt=0x55b80b99d620@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55b80b99e920 <e20685#> {c94} @dt=0x55b80b99e420@(nw32)  register_file_output_A_execute VAR
    1:2: VAR 0x55b80b99fb00 <e20693#> {c95} @dt=0x55b80b99f600@(nw32)  register_file_output_B_execute VAR
    1:2: VAR 0x55b80b9a0c70 <e20701#> {c96} @dt=0x55b80b9a07b0@(nw32)  source_A_ALU_execute VAR
    1:2: VAR 0x55b80b9a1e20 <e20709#> {c97} @dt=0x55b80b9a1960@(nw32)  source_B_ALU_execute VAR
    1:2: VAR 0x55b80b9a2fd0 <e20717#> {c98} @dt=0x55b80b9a2b10@(nw32)  write_data_execute VAR
    1:2: VAR 0x55b80b9a4180 <e20725#> {c99} @dt=0x55b80b9a3cc0@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x55b80b9a5330 <e20733#> {c100} @dt=0x55b80b9a4e70@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x55b80b9a64e0 <e20741#> {c101} @dt=0x55b80b9a6020@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x55b80b9a7670 <e20749#> {c102} @dt=0x55b80b9a7170@(nw5)  Rs_execute VAR
    1:2: VAR 0x55b80b9a87c0 <e20757#> {c103} @dt=0x55b80b9a82c0@(nw5)  Rt_execute VAR
    1:2: VAR 0x55b80b9a9910 <e20765#> {c104} @dt=0x55b80b9a9410@(nw5)  Rd_execute VAR
    1:2: VAR 0x55b80b9aaa80 <e20773#> {c105} @dt=0x55b80b9aa5c0@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x55b80b9aaf90 <e20781#> {c108} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory VAR
    1:2: VAR 0x55b80b9ac100 <e20784#> {c109} @dt=0x55b80b9abc40@(nw5)  write_register_memory VAR
    1:2: VAR 0x55b80b9ac600 <e20792#> {c110} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x55b80b9aca90 <e20795#> {c111} @dt=0x55b80b9ac9b0@(nw1)  memory_write_memory VAR
    1:2: VAR 0x55b80b9acf50 <e20798#> {c112} @dt=0x55b80b9ace70@(nw1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x55b80b9ad3e0 <e20801#> {c113} @dt=0x55b80b9ad300@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x55b80b9af770 <e20812#> {c117} @dt=0x55b80b9af2b0@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x55b80b9b0920 <e20820#> {c118} @dt=0x55b80b9b0460@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x55b80b9b1ad0 <e20828#> {c119} @dt=0x55b80b9b1610@(nw32)  read_data_memory VAR
    1:2: VAR 0x55b80b9b2c80 <e20836#> {c120} @dt=0x55b80b9b27c0@(nw32)  write_data_memory VAR
    1:2: VAR 0x55b80b9b31c0 <e20844#> {c123} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback VAR
    1:2: VAR 0x55b80b9b3680 <e20847#> {c124} @dt=0x55b80b9b35a0@(nw1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b80b9b3b40 <e20850#> {c125} @dt=0x55b80b9b3a60@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x55b80b9b4030 <e20853#> {c126} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x55b80b9b5250 <e20856#> {c129} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback VAR
    1:2: VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2: VAR 0x55b80b9b7570 <e20872#> {c131} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x55b80b9b8720 <e20880#> {c132} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x55b80b9b98d0 <e20888#> {c133} @dt=0x55b80b9b9410@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x55b80b9baa80 <e20896#> {c134} @dt=0x55b80b9ba5c0@(nw32)  read_data_writeback VAR
    1:2: VAR 0x55b80b9baf30 <e20904#> {c137} @dt=0x55b80b9bae50@(nw1)  stall_fetch VAR
    1:2: VAR 0x55b80b9bb360 <e20907#> {c138} @dt=0x55b80b9bb280@(nw1)  stall_decode VAR
    1:2: VAR 0x55b80b9bb7f0 <e20910#> {c139} @dt=0x55b80b9bb710@(nw1)  forward_A_decode VAR
    1:2: VAR 0x55b80b9bbc80 <e20913#> {c140} @dt=0x55b80b9bbba0@(nw1)  forward_B_decode VAR
    1:2: VAR 0x55b80b9bc110 <e20916#> {c141} @dt=0x55b80b9bc030@(nw1)  flush_execute_register VAR
    1:2: VAR 0x55b80b9bd280 <e20919#> {c142} @dt=0x55b80b9bcdc0@(nw2)  forward_A_execute VAR
    1:2: VAR 0x55b80b9be430 <e20927#> {c143} @dt=0x55b80b9bdf70@(nw2)  forward_B_execute VAR
    1:2: VAR 0x55b80b9be930 <e20935#> {c144} @dt=0x55b80b9be850@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x55b80b9beeb0 <e20937#> {c147} @dt=0x55b80b9b1610@(nw32)
    1:2:1: VARREF 0x55b80bb7b300 <e20938#> {c147} @dt=0x55b80b979260@(nw32)  data_readdata [RV] <- VAR 0x55b80b979760 <e20093#> {c24} @dt=0x55b80b979260@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x55b80bb7b420 <e20936#> {c147} @dt=0x55b80b9b1610@(nw32)  read_data_memory [LV] => VAR 0x55b80b9b1ad0 <e20828#> {c119} @dt=0x55b80b9b1610@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x55b80b9bf310 <e20940#> {c148} @dt=0x55b80b976a20@(nw32)
    1:2:1: VARREF 0x55b80bb7b560 <e20941#> {c148} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55b80bb7b6a0 <e20939#> {c148} @dt=0x55b80b976a20@(nw32)  data_address [LV] => VAR 0x55b80b976f20 <e20071#> {c20} @dt=0x55b80b976a20@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9bf770 <e20943#> {c149} @dt=0x55b80b978260@(nw32)
    1:2:1: VARREF 0x55b80bb7b7c0 <e20944#> {c149} @dt=0x55b80b9b27c0@(nw32)  write_data_memory [RV] <- VAR 0x55b80b9b2c80 <e20836#> {c120} @dt=0x55b80b9b27c0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x55b80bb8f1c0 <e20942#> {c149} @dt=0x55b80b978260@(nw32)  data_writedata [LV] => VAR 0x55b80b978760 <e20085#> {c23} @dt=0x55b80b978260@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9bfbd0 <e20946#> {c150} @dt=0x55b80b977260@(nw1)
    1:2:1: VARREF 0x55b80bb8f2e0 <e20947#> {c150} @dt=0x55b80b9ac9b0@(nw1)  memory_write_memory [RV] <- VAR 0x55b80b9aca90 <e20795#> {c111} @dt=0x55b80b9ac9b0@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x55b80bb8f400 <e20945#> {c150} @dt=0x55b80b977260@(nw1)  data_write [LV] => VAR 0x55b80b977340 <e20079#> {c21} @dt=0x55b80b977260@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c0080 <e20949#> {c151} @dt=0x55b80b977680@(nw1)
    1:2:1: VARREF 0x55b80bb8f520 <e20950#> {c151} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e20792#> {c110} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory VAR
    1:2:2: VARREF 0x55b80bb8f640 <e20948#> {c151} @dt=0x55b80b977680@(nw1)  data_read [LV] => VAR 0x55b80b977760 <e20082#> {c22} @dt=0x55b80b977680@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c04f0 <e20952#> {c154} @dt=0x55b80b974c80@(nw32)
    1:2:1: VARREF 0x55b80bb8f760 <e20953#> {c154} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch [RV] <- VAR 0x55b80b97c060 <e20115#> {c34} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x55b80bb8f880 <e20951#> {c154} @dt=0x55b80b974c80@(nw32)  instr_address [LV] => VAR 0x55b80b975100 <e20055#> {c16} @dt=0x55b80b974c80@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x55b80b9c0950 <e20955#> {c155} @dt=0x55b80b97de40@(nw32)
    1:2:1: VARREF 0x55b80bb8f9a0 <e20956#> {c155} @dt=0x55b80b975b00@(nw32)  instr_readdata [RV] <- VAR 0x55b80b975f80 <e20063#> {c17} @dt=0x55b80b975b00@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x55b80bb8fac0 <e20954#> {c155} @dt=0x55b80b97de40@(nw32)  instruction_fetch [LV] => VAR 0x55b80b97e300 <e20131#> {c36} @dt=0x55b80b97de40@(nw32)  instruction_fetch VAR
    1:2: CELL 0x55b80b963d10 <e1982> {c157}  register_file -> MODULE 0x55b80badc970 <e10634> {n2}  Register_File  L3
    1:2:1: PIN 0x55b80b949ec0 <e1922> {c158}  clk -> VAR 0x55b80badce60 <e16075#> {n3} @dt=0x55b80badcd80@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fbe0 <e20957#> {c158} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9c1300 <e1932> {c158}  pipelined -> VAR 0x55b80badd380 <e16078#> {n4} @dt=0x55b80badd2a0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x55b80bbe5f50 <e20970#> {c158} @dt=0x55b80badd2a0@(nw1)  1'h1
    1:2:1: PIN 0x55b80b9c16c0 <e1936> {c159}  HI_LO_output -> VAR 0x55b80badd8a0 <e16081#> {n5} @dt=0x55b80badd7c0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fd00 <e20971#> {c159} @dt=0x55b80b979d00@(nw1)  HI_LO_output [RV] <- VAR 0x55b80b979de0 <e20104#> {c29} @dt=0x55b80b979d00@(nw1)  HI_LO_output VAR
    1:2:1: PIN 0x55b80b9c1b10 <e1940> {c160}  write_enable -> VAR 0x55b80badddc0 <e16084#> {n6} @dt=0x55b80baddce0@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8fe20 <e20972#> {c160} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback [RV] <- VAR 0x55b80b9b31c0 <e20844#> {c123} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9c1f60 <e1944> {c161}  hi_lo_register_write_enable -> VAR 0x55b80bade180 <e16087#> {n6} @dt=0x55b80bade0a0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb8ff40 <e20973#> {c161} @dt=0x55b80b9b35a0@(nw1)  hi_lo_register_write_writeback [RV] <- VAR 0x55b80b9b3680 <e20847#> {c124} @dt=0x55b80b9b35a0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b80b9c2320 <e1948> {c162}  read_address_1 -> VAR 0x55b80badf340 <e16090#> {n7} @dt=0x55b80badee40@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90060 <e20974#> {c162} @dt=0x55b80b989580@(nw5)  read_address_1 [RV] <- VAR 0x55b80b989a80 <e20270#> {c63} @dt=0x55b80b989580@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x55b80b9c26e0 <e1952> {c163}  read_address_2 -> VAR 0x55b80badfb20 <e16098#> {n7} @dt=0x55b80badf620@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90180 <e20975#> {c163} @dt=0x55b80b98c7a0@(nw5)  read_address_2 [RV] <- VAR 0x55b80b98cca0 <e20380#> {c66} @dt=0x55b80b98c7a0@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x55b80b9c2b30 <e1956> {c164}  write_address -> VAR 0x55b80bae0300 <e16106#> {n7} @dt=0x55b80badfe00@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x55b80bb902a0 <e20976#> {c164} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback [RV] <- VAR 0x55b80b9b5250 <e20856#> {c129} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9c2f20 <e1960> {c165}  write_data -> VAR 0x55b80bae1540 <e16114#> {n8} @dt=0x55b80bae1040@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb903c0 <e20977#> {c165} @dt=0x55b80b9b5f00@(nw32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9c3320 <e1964> {c166}  HI_write_data -> VAR 0x55b80bae1d20 <e16122#> {n8} @dt=0x55b80bae1820@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb904e0 <e20978#> {c166} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55b80b9b7570 <e20872#> {c131} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9c3720 <e1968> {c167}  LO_write_data -> VAR 0x55b80bae2500 <e16130#> {n8} @dt=0x55b80bae2000@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90600 <e20979#> {c167} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55b80b9b8720 <e20880#> {c132} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9c3b70 <e1972> {c168}  read_data_1 -> VAR 0x55b80bae3770 <e16138#> {n9} @dt=0x55b80bae3270@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90720 <e20980#> {c168} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode [LV] => VAR 0x55b80b994b90 <e20608#> {c75} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9c3f90 <e1976> {c169}  read_data_2 -> VAR 0x55b80bae3f80 <e16146#> {n9} @dt=0x55b80bae3a80@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90840 <e20981#> {c169} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode [LV] => VAR 0x55b80b995d70 <e20616#> {c76} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9c4320 <e1980> {c170}  read_register_2 -> VAR 0x55b80bae51f0 <e16154#> {n10} @dt=0x55b80bae4cf0@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90960 <e20982#> {c170} @dt=0x55b80b9739e0@(nw32)  register_v0 [LV] => VAR 0x55b80b973e60 <e20044#> {c10} @dt=0x55b80b9739e0@(nw32)  register_v0 OUTPUT PORT
    1:2: CELL 0x55b80b95ca20 <e2007> {c174}  pc -> MODULE 0x55b80bad2d20 <e10633> {m1}  Program_Counter  L3
    1:2:1: PIN 0x55b80b9c48c0 <e1984> {c175}  clk -> VAR 0x55b80bad3190 <e16388#> {m2} @dt=0x55b80bad30b0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90a80 <e20983#> {c175} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9c4cc0 <e1989> {c176}  address_input -> VAR 0x55b80bad42d0 <e16391#> {m3} @dt=0x55b80bad3dd0@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90ba0 <e20984#> {c176} @dt=0x55b80b97aa20@(nw32)  program_counter_prime [RV] <- VAR 0x55b80b97aee0 <e20107#> {c33} @dt=0x55b80b97aa20@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x55b80b9c5080 <e1993> {c177}  reset -> VAR 0x55b80bad4d10 <e16402#> {m5} @dt=0x55b80bad4c30@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90cc0 <e20985#> {c177} @dt=0x55b80b9628f0@(nw1)  reset [RV] <- VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9c5440 <e1997> {c178}  enable -> VAR 0x55b80bad47f0 <e16399#> {m4} @dt=0x55b80bad4710@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb90de0 <e20986#> {c178} @dt=0x55b80b9bae50@(nw1)  stall_fetch [RV] <- VAR 0x55b80b9baf30 <e20904#> {c137} @dt=0x55b80b9bae50@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55b80b9c5840 <e2001> {c179}  address_output -> VAR 0x55b80bad64b0 <e16408#> {m7} @dt=0x55b80bad5fb0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb90f00 <e20987#> {c179} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch [LV] => VAR 0x55b80b97c060 <e20115#> {c34} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b80b9c5c00 <e2005> {c180}  halt -> VAR 0x55b80bad5230 <e16405#> {m6} @dt=0x55b80bad5150@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91020 <e20988#> {c180} @dt=0x55b80b97f780@(nw1)  halt [LV] => VAR 0x55b80b97f860 <e20147#> {c38} @dt=0x55b80b97f780@(nw1)  halt VAR
    1:2: CELL 0x55b80b9c7eb0 <e2063> {c183}  plus_four_adder -> MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x55b80b9c61a0 <e2009> {c184}  a -> VAR 0x55b80b9fed50 <e20001#> {d3} @dt=0x55b80b9fe870@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91140 <e20989#> {c184} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch [RV] <- VAR 0x55b80b97c060 <e20115#> {c34} @dt=0x55b80b97bba0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b80b9c7900 <e2057> {c185}  b -> VAR 0x55b80b9ff530 <e20009#> {d3} @dt=0x55b80b9ff050@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x55b80b9c74d0 <e2056> {c185} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1: CONCAT 0x55b80b9c72a0 <e2048> {c185} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x55b80b9c6c70 <e2035> {c185} @dt=0x55b80b9c6d30@(G/w28)
    1:2:1:1:1:1:1: CONST 0x55b80b9c6960 <e2023> {c185} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x55b80b9c6560 <e2024> {c185} @dt=0x55b80b973460@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x55b80b9c6f80 <e2036> {c185} @dt=0x55b80b9c7130@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x55b80b9c7590 <e2049> {c185} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:1: PIN 0x55b80b9c7d70 <e2061> {c186}  z -> VAR 0x55b80ba00770 <e20017#> {d4} @dt=0x55b80ba00290@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91260 <e21002#> {c186} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x55b80b97d1c0 <e20123#> {c35} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x55b80b9c9c20 <e2090> {c189}  program_counter_multiplexer -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9c8b80 <e2072> {c190}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91380 <e21003#> {c190} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode [RV] <- VAR 0x55b80b97fca0 <e20150#> {c41} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b80b9c8fc0 <e2077> {c191}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb914a0 <e21004#> {c191} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80b97d1c0 <e20123#> {c35} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b80b9c9410 <e2081> {c192}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb915c0 <e21005#> {c192} @dt=0x55b80b9843a0@(nw32)  program_counter_branch_decode [RV] <- VAR 0x55b80b9848a0 <e20191#> {c57} @dt=0x55b80b9843a0@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x55b80b9c9830 <e2085> {c193}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb916e0 <e21006#> {c193} @dt=0x55b80b97ef60@(nw32)  program_counter_mux_1_out [LV] => VAR 0x55b80b97f460 <e20139#> {c37} @dt=0x55b80b97ef60@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x55b80b9cb920 <e2118> {c196}  program_counter_multiplexer_two -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9ca950 <e2100> {c197}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91800 <e21007#> {c197} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e20853#> {c126} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9cad60 <e2105> {c198}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91920 <e21008#> {c198} @dt=0x55b80b97ef60@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x55b80b97f460 <e20139#> {c37} @dt=0x55b80b97ef60@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x55b80b9cb150 <e2109> {c199}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91a40 <e21009#> {c199} @dt=0x55b80b9b5f00@(nw32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9cb550 <e2113> {c200}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb91b60 <e21010#> {c200} @dt=0x55b80b97aa20@(nw32)  program_counter_prime [LV] => VAR 0x55b80b97aee0 <e20107#> {c33} @dt=0x55b80b97aa20@(nw32)  program_counter_prime VAR
    1:2: CELL 0x55b80b9cddb0 <e2151> {c203}  fetch_decode_register -> MODULE 0x55b80bb41fe0 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x55b80b9cbf90 <e2120> {c204}  clk -> VAR 0x55b80bb42450 <e15296#> {s3} @dt=0x55b80bb42370@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91c80 <e21011#> {c204} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9cc350 <e2125> {c205}  reset -> VAR 0x55b80bb43330 <e15305#> {s6} @dt=0x55b80bb43250@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91da0 <e21012#> {c205} @dt=0x55b80b9628f0@(nw1)  reset [RV] <- VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9cc710 <e2129> {c206}  enable -> VAR 0x55b80bb428f0 <e15299#> {s4} @dt=0x55b80bb42810@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91ec0 <e21013#> {c206} @dt=0x55b80b9bb280@(nw1)  stall_decode [RV] <- VAR 0x55b80b9bb360 <e20907#> {c138} @dt=0x55b80b9bb280@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55b80b9ccb60 <e2133> {c207}  clear -> VAR 0x55b80bb42e10 <e15302#> {s5} @dt=0x55b80bb42d30@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b80bb91fe0 <e21014#> {c207} @dt=0x55b80b9be850@(nw1)  flush_fetch_decode_register [RV] <- VAR 0x55b80b9be930 <e20935#> {c144} @dt=0x55b80b9be850@(nw1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x55b80b9ccf30 <e2137> {c208}  instruction_fetch -> VAR 0x55b80bb44570 <e15308#> {s8} @dt=0x55b80bb44070@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92100 <e21015#> {c208} @dt=0x55b80b97de40@(nw32)  instruction_fetch [RV] <- VAR 0x55b80b97e300 <e20131#> {c36} @dt=0x55b80b97de40@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x55b80b9cd380 <e2141> {c209}  program_counter_plus_four_fetch -> VAR 0x55b80bb45800 <e15316#> {s9} @dt=0x55b80bb45300@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92220 <e21016#> {c209} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80b97d1c0 <e20123#> {c35} @dt=0x55b80b97ccc0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b80b9cd7f0 <e2145> {c210}  instruction_decode -> VAR 0x55b80bb46b30 <e15324#> {s11} @dt=0x55b80bb46630@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92340 <e21017#> {c210} @dt=0x55b80b985520@(nw32)  instruction_decode [LV] => VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x55b80b9cdc40 <e2149> {c211}  program_counter_plus_four_decode -> VAR 0x55b80bb47e60 <e15332#> {s12} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92460 <e21018#> {c211} @dt=0x55b80b986640@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b80b986b40 <e20207#> {c59} @dt=0x55b80b986640@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x55b80b9d0a70 <e2192> {c214}  control_unit -> MODULE 0x55b80ba486c0 <e10627> {g1}  Control_Unit  L3
    1:2:1: PIN 0x55b80b9ce3d0 <e2153> {c215}  instruction -> VAR 0x55b80ba4cc40 <e17463#> {g3} @dt=0x55b80ba4b340@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x55b80bb92580 <e21019#> {c215} @dt=0x55b80b985520@(nw32)  instruction_decode [RV] <- VAR 0x55b80b9859e0 <e20199#> {c58} @dt=0x55b80b985520@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x55b80b9ce7d0 <e2158> {c216}  register_write -> VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb926a0 <e21020#> {c216} @dt=0x55b80b980020@(nw1)  register_write_decode [LV] => VAR 0x55b80b980100 <e20153#> {c42} @dt=0x55b80b980020@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55b80b9cec60 <e2162> {c217}  memory_to_register -> VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb927c0 <e21021#> {c217} @dt=0x55b80b980420@(nw1)  memory_to_register_decode [LV] => VAR 0x55b80b980500 <e20156#> {c43} @dt=0x55b80b980420@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b80b9cf030 <e2166> {c218}  memory_write -> VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb928e0 <e21022#> {c218} @dt=0x55b80b980880@(nw1)  memory_write_decode [LV] => VAR 0x55b80b980960 <e20159#> {c44} @dt=0x55b80b980880@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55b80b9cf430 <e2170> {c219}  ALU_src_B -> VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92a00 <e21023#> {c219} @dt=0x55b80b980ce0@(nw1)  ALU_src_B_decode [LV] => VAR 0x55b80b980dc0 <e20162#> {c45} @dt=0x55b80b980ce0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b80b9cf8c0 <e2174> {c220}  register_destination -> VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92b20 <e21024#> {c220} @dt=0x55b80b9810e0@(nw1)  register_destination_decode [LV] => VAR 0x55b80b9811c0 <e20165#> {c46} @dt=0x55b80b9810e0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x55b80b9cfc50 <e2178> {c221}  branch -> VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92c40 <e21025#> {c221} @dt=0x55b80b9814e0@(nw1)  branch_decode [LV] => VAR 0x55b80b9815c0 <e20168#> {c47} @dt=0x55b80b9814e0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9d00e0 <e2182> {c222}  hi_lo_register_write -> VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92d60 <e21026#> {c222} @dt=0x55b80b9818e0@(nw1)  hi_lo_register_write_decode [LV] => VAR 0x55b80b9819c0 <e20171#> {c48} @dt=0x55b80b9818e0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b80b9d04b0 <e2186> {c223}  ALU_function -> VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92e80 <e21027#> {c223} @dt=0x55b80b982a40@(nw6)  ALU_function_decode [LV] => VAR 0x55b80b982f00 <e20177#> {c50} @dt=0x55b80b982a40@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b80b9d0900 <e2190> {c224}  program_counter_multiplexer_jump -> VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb92fa0 <e21028#> {c224} @dt=0x55b80b983260@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x55b80b983340 <e20185#> {c51} @dt=0x55b80b983260@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x55b80b9d2700 <e2220> {c227}  register_file_output_A_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9d16f0 <e2202> {c229}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb930c0 <e21029#> {c229} @dt=0x55b80b9bb710@(nw1)  forward_A_decode [RV] <- VAR 0x55b80b9bb7f0 <e20910#> {c139} @dt=0x55b80b9bb710@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x55b80b9d1b40 <e2207> {c230}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb931e0 <e21030#> {c230} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55b80b994b90 <e20608#> {c75} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9d1f10 <e2211> {c231}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93300 <e21031#> {c231} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9d2330 <e2215> {c232}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb93420 <e21032#> {c232} @dt=0x55b80b996a20@(nw32)  register_file_output_A_resolved_decode [LV] => VAR 0x55b80b996f20 <e20624#> {c77} @dt=0x55b80b996a20@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x55b80b96a340 <e2248> {c235}  register_file_output_B_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9d3400 <e2230> {c237}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93540 <e21033#> {c237} @dt=0x55b80b9bbba0@(nw1)  forward_B_decode [RV] <- VAR 0x55b80b9bbc80 <e20913#> {c140} @dt=0x55b80b9bbba0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x55b80b9d3850 <e2235> {c238}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93660 <e21034#> {c238} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55b80b995d70 <e20616#> {c76} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9d3c20 <e2239> {c239}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93780 <e21035#> {c239} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b968920 <e2243> {c240}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb938a0 <e21036#> {c240} @dt=0x55b80b997c00@(nw32)  register_file_output_B_resolved_decode [LV] => VAR 0x55b80b998100 <e20632#> {c78} @dt=0x55b80b997c00@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x55b80b9d3e90 <e2269> {c243}  reg_output_comparator -> MODULE 0x55b80ba86620 <e10628> {h1}  Comparator  L3
    1:2:1: PIN 0x55b80b96b440 <e2250> {c244}  op -> VAR 0x55b80ba87770 <e17216#> {h3} @dt=0x55b80ba872f0@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x55b80bb939c0 <e21037#> {c244} @dt=0x55b80b987760@(nw6)  op [RV] <- VAR 0x55b80b987c60 <e20215#> {c61} @dt=0x55b80b987760@(nw6)  op VAR
    1:2:1: PIN 0x55b80b96be60 <e2255> {c245}  rt -> VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93ae0 <e21038#> {c245} @dt=0x55b80b98cea0@(nw5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e20388#> {c66} @dt=0x55b80b98cea0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b96ca50 <e2259> {c246}  a -> VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93c00 <e21039#> {c246} @dt=0x55b80b996a20@(nw32)  register_file_output_A_resolved_decode [RV] <- VAR 0x55b80b996f20 <e20624#> {c77} @dt=0x55b80b996a20@(nw32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x55b80b96d4d0 <e2263> {c247}  b -> VAR 0x55b80ba8adf0 <e17240#> {h6} @dt=0x55b80ba8a910@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93d20 <e21040#> {c247} @dt=0x55b80b997c00@(nw32)  register_file_output_B_resolved_decode [RV] <- VAR 0x55b80b998100 <e20632#> {c78} @dt=0x55b80b997c00@(nw32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x55b80b96df70 <e2267> {c248}  c -> VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb93e40 <e21041#> {c248} @dt=0x55b80b981ce0@(nw1)  equal_decode [LV] => VAR 0x55b80b981dc0 <e20174#> {c49} @dt=0x55b80b981ce0@(nw1)  equal_decode VAR
    1:2: CELL 0x55b80b9d4490 <e2282> {c251}  program_counter_source_and_gate_decode -> MODULE 0x55b80ba3ee70 <e10626> {f1}  And_Gate  L3
    1:2:1: PIN 0x55b80b9d3fd0 <e2271> {c252}  input_A -> VAR 0x55b80ba3f380 <e18915#> {f3} @dt=0x55b80ba3f2a0@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b80bb93f60 <e21042#> {c252} @dt=0x55b80b9814e0@(nw1)  branch_decode [RV] <- VAR 0x55b80b9815c0 <e20168#> {c47} @dt=0x55b80b9814e0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9d41b0 <e2276> {c253}  input_B -> VAR 0x55b80ba3f8a0 <e18918#> {f4} @dt=0x55b80ba3f7c0@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94080 <e21043#> {c253} @dt=0x55b80b981ce0@(nw1)  equal_decode [RV] <- VAR 0x55b80b981dc0 <e20174#> {c49} @dt=0x55b80b981ce0@(nw1)  equal_decode VAR
    1:2:1: PIN 0x55b80b9d4390 <e2280> {c254}  output_C -> VAR 0x55b80ba3fe00 <e18921#> {f6} @dt=0x55b80ba3fd20@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb941a0 <e21044#> {c254} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode [LV] => VAR 0x55b80b97fca0 <e20150#> {c41} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode VAR
    1:2: CELL 0x55b80b9d4990 <e2291> {c257}  sign_extender_decode -> MODULE 0x55b80baf1ff0 <e10635> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x55b80b9d46b0 <e2284> {c258}  short_input -> VAR 0x55b80baf30e0 <e16006#> {o3} @dt=0x55b80baf2ca0@(nw16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb942c0 <e21045#> {c258} @dt=0x55b80b9915a0@(nw16)  immediate [RV] <- VAR 0x55b80b991aa0 <e20545#> {c71} @dt=0x55b80b9915a0@(nw16)  immediate VAR
    1:2:1: PIN 0x55b80b9d4890 <e2289> {c259}  extended_output -> VAR 0x55b80baf4320 <e16014#> {o4} @dt=0x55b80baf3e20@(nw32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb943e0 <e21046#> {c259} @dt=0x55b80b998d80@(nw32)  sign_imm_decode [LV] => VAR 0x55b80b999280 <e20640#> {c79} @dt=0x55b80b998d80@(nw32)  sign_imm_decode VAR
    1:2: CELL 0x55b80b9d4f90 <e2300> {c262}  shifter_decode -> MODULE 0x55b80bab9660 <e10630> {j1}  Left_Shift  L3
    1:2:1: PIN 0x55b80b9d4bb0 <e2293> {c263}  shift_input -> VAR 0x55b80babb0c0 <e16893#> {j6} @dt=0x55b80bababe0@(nw32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94500 <e21047#> {c263} @dt=0x55b80b998d80@(nw32)  sign_imm_decode [RV] <- VAR 0x55b80b999280 <e20640#> {c79} @dt=0x55b80b998d80@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b80b9d4e50 <e2298> {c264}  shift_output -> VAR 0x55b80babc300 <e16901#> {j7} @dt=0x55b80babbe20@(nw32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb94620 <e21048#> {c264} @dt=0x55b80b9934b0@(nw32)  shifter_output_decode [LV] => VAR 0x55b80b993970 <e20600#> {c74} @dt=0x55b80b9934b0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x55b80b9d5c30 <e2313> {c267}  adder_decode -> MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2:1: PIN 0x55b80b9d5430 <e2302> {c268}  a -> VAR 0x55b80b9fed50 <e20001#> {d3} @dt=0x55b80b9fe870@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94740 <e21049#> {c268} @dt=0x55b80b9934b0@(nw32)  shifter_output_decode [RV] <- VAR 0x55b80b993970 <e20600#> {c74} @dt=0x55b80b9934b0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x55b80b9d5790 <e2307> {c269}  b -> VAR 0x55b80b9ff530 <e20009#> {d3} @dt=0x55b80b9ff050@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94860 <e21050#> {c269} @dt=0x55b80b986640@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55b80b986b40 <e20207#> {c59} @dt=0x55b80b986640@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55b80b9d5af0 <e2311> {c270}  z -> VAR 0x55b80ba00770 <e20017#> {d4} @dt=0x55b80ba00290@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb94980 <e21051#> {c270} @dt=0x55b80b9843a0@(nw32)  program_counter_branch_decode [LV] => VAR 0x55b80b9848a0 <e20191#> {c57} @dt=0x55b80b9843a0@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x55b80b9de150 <e2438> {c273}  decode_execute_register -> MODULE 0x55b80bafefd0 <e10637> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x55b80b9d6180 <e2315> {c274}  clk -> VAR 0x55b80baff440 <e15637#> {q3} @dt=0x55b80baff360@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94aa0 <e21052#> {c274} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9d6560 <e2320> {c275}  clear -> VAR 0x55b80baff860 <e15640#> {q4} @dt=0x55b80baff780@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94bc0 <e21053#> {c275} @dt=0x55b80b9bc030@(nw1)  flush_execute_register [RV] <- VAR 0x55b80b9bc110 <e20916#> {c141} @dt=0x55b80b9bc030@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55b80b9d6920 <e2324> {c276}  reset -> VAR 0x55b80baffc80 <e15643#> {q5} @dt=0x55b80baffba0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94ce0 <e21054#> {c276} @dt=0x55b80b9628f0@(nw1)  reset [RV] <- VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9d6d40 <e2328> {c277}  register_write_decode -> VAR 0x55b80bb000a0 <e15646#> {q7} @dt=0x55b80bafffc0@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94e00 <e21055#> {c277} @dt=0x55b80b980020@(nw1)  register_write_decode [RV] <- VAR 0x55b80b980100 <e20153#> {c42} @dt=0x55b80b980020@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55b80b9d71c0 <e2332> {c278}  memory_to_register_decode -> VAR 0x55b80bb00500 <e15649#> {q8} @dt=0x55b80bb00420@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb94f20 <e21056#> {c278} @dt=0x55b80b980420@(nw1)  memory_to_register_decode [RV] <- VAR 0x55b80b980500 <e20156#> {c43} @dt=0x55b80b980420@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b80b9d7600 <e2336> {c279}  memory_write_decode -> VAR 0x55b80bb00cb0 <e15652#> {q9} @dt=0x55b80bb008c0@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95040 <e21057#> {c279} @dt=0x55b80b980880@(nw1)  memory_write_decode [RV] <- VAR 0x55b80b980960 <e20159#> {c44} @dt=0x55b80b980880@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55b80b9d7a40 <e2340> {c280}  ALU_src_B_decode -> VAR 0x55b80bb011b0 <e15655#> {q10} @dt=0x55b80bb010d0@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95160 <e21058#> {c280} @dt=0x55b80b980ce0@(nw1)  ALU_src_B_decode [RV] <- VAR 0x55b80b980dc0 <e20162#> {c45} @dt=0x55b80b980ce0@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b80b9d7ec0 <e2344> {c281}  register_destination_decode -> VAR 0x55b80bb01710 <e15658#> {q11} @dt=0x55b80bb01630@(nw1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95280 <e21059#> {c281} @dt=0x55b80b9810e0@(nw1)  register_destination_decode [RV] <- VAR 0x55b80b9811c0 <e20165#> {c46} @dt=0x55b80b9810e0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x55b80b9d8340 <e2348> {c282}  hi_lo_register_write_decode -> VAR 0x55b80bb01c30 <e15661#> {q12} @dt=0x55b80bb01b50@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb953a0 <e21060#> {c282} @dt=0x55b80b9818e0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x55b80b9819c0 <e20171#> {c48} @dt=0x55b80b9818e0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b80b9d8780 <e2352> {c283}  ALU_function_decode -> VAR 0x55b80bb02eb0 <e15664#> {q13} @dt=0x55b80bb029b0@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb954c0 <e21061#> {c283} @dt=0x55b80b982a40@(nw6)  ALU_function_decode [RV] <- VAR 0x55b80b982f00 <e20177#> {c50} @dt=0x55b80b982a40@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b80b9d8b40 <e2356> {c284}  Rs_decode -> VAR 0x55b80bb04110 <e15672#> {q14} @dt=0x55b80bb03c10@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb955e0 <e21062#> {c284} @dt=0x55b80b989c80@(nw5)  Rs_decode [RV] <- VAR 0x55b80b98a180 <e20278#> {c63} @dt=0x55b80b989c80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55b80b9d8f00 <e2360> {c285}  Rt_decode -> VAR 0x55b80bb05350 <e15680#> {q15} @dt=0x55b80bb04e50@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95700 <e21063#> {c285} @dt=0x55b80b98cea0@(nw5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e20388#> {c66} @dt=0x55b80b98cea0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b9d92c0 <e2364> {c286}  Rd_decode -> VAR 0x55b80bb06590 <e15688#> {q16} @dt=0x55b80bb06090@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95820 <e21064#> {c286} @dt=0x55b80b98f780@(nw5)  Rd_decode [RV] <- VAR 0x55b80b98fc80 <e20490#> {c69} @dt=0x55b80b98f780@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x55b80b9d9680 <e2368> {c287}  sign_imm_decode -> VAR 0x55b80bb077d0 <e15696#> {q17} @dt=0x55b80bb072d0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95940 <e21065#> {c287} @dt=0x55b80b998d80@(nw32)  sign_imm_decode [RV] <- VAR 0x55b80b999280 <e20640#> {c79} @dt=0x55b80b998d80@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b80b9d9ad0 <e2372> {c288}  program_counter_multiplexer_jump_decode -> VAR 0x55b80bb07cf0 <e15704#> {q18} @dt=0x55b80bb07c10@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb95a60 <e21066#> {c288} @dt=0x55b80b983260@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55b80b983340 <e20185#> {c51} @dt=0x55b80b983260@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x55b80b9d9f80 <e2376> {c290}  register_write_execute -> VAR 0x55b80bb082e0 <e15707#> {q20} @dt=0x55b80bb08200@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95b80 <e21067#> {c290} @dt=0x55b80b99d130@(nw1)  register_write_execute [LV] => VAR 0x55b80b99d210 <e20679#> {c90} @dt=0x55b80b99d130@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9da400 <e2380> {c291}  memory_to_register_execute -> VAR 0x55b80bb08900 <e15710#> {q21} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95ca0 <e21068#> {c291} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute [LV] => VAR 0x55b80b999c40 <e20651#> {c84} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9da840 <e2384> {c292}  memory_write_execute -> VAR 0x55b80bb08ec0 <e15713#> {q22} @dt=0x55b80bb08de0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95dc0 <e21069#> {c292} @dt=0x55b80b999ff0@(nw1)  memory_write_execute [LV] => VAR 0x55b80b99a0d0 <e20654#> {c85} @dt=0x55b80b999ff0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55b80b9dac80 <e2388> {c293}  ALU_src_B_execute -> VAR 0x55b80bb09490 <e15716#> {q23} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb95ee0 <e21070#> {c293} @dt=0x55b80b99b630@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b80b99b710 <e20665#> {c87} @dt=0x55b80b99b630@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b80b9db100 <e2392> {c294}  register_destination_execute -> VAR 0x55b80bb09ab0 <e15719#> {q24} @dt=0x55b80bb099d0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96000 <e21071#> {c294} @dt=0x55b80b9996a0@(nw1)  register_destination_execute [LV] => VAR 0x55b80b999780 <e20648#> {c83} @dt=0x55b80b9996a0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x55b80b9db580 <e2396> {c295}  hi_lo_register_write_execute -> VAR 0x55b80bb0a0c0 <e15722#> {q25} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96120 <e21072#> {c295} @dt=0x55b80b99cca0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b80b99cd80 <e20676#> {c89} @dt=0x55b80b99cca0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b80b9db9c0 <e2400> {c296}  ALU_function_execute -> VAR 0x55b80bb0b3a0 <e15725#> {q26} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96240 <e21073#> {c296} @dt=0x55b80b99c3c0@(nw6)  ALU_function_execute [LV] => VAR 0x55b80b99c880 <e20668#> {c88} @dt=0x55b80b99c3c0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b80b9dbd80 <e2404> {c297}  Rs_execute -> VAR 0x55b80bb0c600 <e15733#> {q27} @dt=0x55b80bb0c100@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96360 <e21074#> {c297} @dt=0x55b80b9a7170@(nw5)  Rs_execute [LV] => VAR 0x55b80b9a7670 <e20749#> {c102} @dt=0x55b80b9a7170@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55b80b9dc140 <e2408> {c298}  Rt_execute -> VAR 0x55b80bb0d870 <e15741#> {q28} @dt=0x55b80bb0d370@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96480 <e21075#> {c298} @dt=0x55b80b9a82c0@(nw5)  Rt_execute [LV] => VAR 0x55b80b9a87c0 <e20757#> {c103} @dt=0x55b80b9a82c0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9dc500 <e2412> {c299}  Rd_execute -> VAR 0x55b80bb0eae0 <e15749#> {q29} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb965a0 <e21076#> {c299} @dt=0x55b80b9a9410@(nw5)  Rd_execute [LV] => VAR 0x55b80b9a9910 <e20765#> {c104} @dt=0x55b80b9a9410@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55b80b9dc940 <e2416> {c300}  sign_imm_execute -> VAR 0x55b80bb0fde0 <e15757#> {q30} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb966c0 <e21077#> {c300} @dt=0x55b80b9aa5c0@(nw32)  sign_imm_execute [LV] => VAR 0x55b80b9aaa80 <e20773#> {c105} @dt=0x55b80b9aa5c0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b80b9dce00 <e2420> {c301}  program_counter_multiplexer_jump_execute -> VAR 0x55b80bb10400 <e15765#> {q31} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb967e0 <e21078#> {c301} @dt=0x55b80b99d620@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80b99d700 <e20682#> {c91} @dt=0x55b80b99d620@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55b80b9dd2f0 <e2424> {c303}  read_data_one_decode -> VAR 0x55b80bb11760 <e15768#> {q34} @dt=0x55b80bb11260@(nw32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96900 <e21079#> {c303} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55b80b994b90 <e20608#> {c75} @dt=0x55b80b994690@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b80b9dd750 <e2428> {c304}  read_data_two_decode -> VAR 0x55b80bb12a50 <e15776#> {q35} @dt=0x55b80bb12550@(nw32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96a20 <e21080#> {c304} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55b80b995d70 <e20616#> {c76} @dt=0x55b80b995870@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b80b9ddbb0 <e2432> {c305}  read_data_one_execute -> VAR 0x55b80bb13d80 <e15784#> {q37} @dt=0x55b80bb13880@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96b40 <e21081#> {c305} @dt=0x55b80b99e420@(nw32)  register_file_output_A_execute [LV] => VAR 0x55b80b99e920 <e20685#> {c94} @dt=0x55b80b99e420@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b80b9de010 <e2436> {c306}  read_data_two_execute -> VAR 0x55b80bb150b0 <e15792#> {q38} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb96c60 <e21082#> {c306} @dt=0x55b80b99f600@(nw32)  register_file_output_B_execute [LV] => VAR 0x55b80b99fb00 <e20693#> {c95} @dt=0x55b80b99f600@(nw32)  register_file_output_B_execute VAR
    1:2: CELL 0x55b80b9dfd70 <e2466> {c309}  write_register_execute_mux -> MODULE 0x55b80bb9f1f0 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x55b80b9dee30 <e2448> {c310}  control -> VAR 0x55b80bb9f6f0 <e16768#> {k6} @dt=0x55b80bb9f870@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96d80 <e21083#> {c310} @dt=0x55b80b9996a0@(nw1)  register_destination_execute [RV] <- VAR 0x55b80b999780 <e20648#> {c83} @dt=0x55b80b9996a0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x55b80b9df1c0 <e2453> {c311}  input_0 -> VAR 0x55b80bb9f950 <e16771#> {k7} @dt=0x55b80bb9fad0@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96ea0 <e21084#> {c311} @dt=0x55b80b9a82c0@(nw5)  Rt_execute [RV] <- VAR 0x55b80b9a87c0 <e20757#> {c103} @dt=0x55b80b9a82c0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9df580 <e2457> {c312}  input_1 -> VAR 0x55b80bba01b0 <e16808#> {k8} @dt=0x55b80bba0330@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb96fc0 <e21085#> {c312} @dt=0x55b80b9a9410@(nw5)  Rd_execute [RV] <- VAR 0x55b80b9a9910 <e20765#> {c104} @dt=0x55b80b9a9410@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55b80b9df9a0 <e2461> {c313}  resolved -> VAR 0x55b80bba0a10 <e16845#> {k10} @dt=0x55b80bba0b90@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb970e0 <e21086#> {c313} @dt=0x55b80b99ad80@(nw5)  write_register_execute [LV] => VAR 0x55b80b99b240 <e20657#> {c86} @dt=0x55b80b99ad80@(nw5)  write_register_execute VAR
    1:2: CELL 0x55b80b9e22a0 <e2502> {c316}  register_file_output_A_execute_mux -> MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e0a70 <e2476> {c317}  control -> VAR 0x55b80bba1f60 <e16433#> {l6} @dt=0x55b80bba20e0@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97200 <e21087#> {c317} @dt=0x55b80b9bcdc0@(nw2)  forward_A_execute [RV] <- VAR 0x55b80b9bd280 <e20919#> {c142} @dt=0x55b80b9bcdc0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x55b80b9e0ec0 <e2481> {c318}  input_0 -> VAR 0x55b80bba25e0 <e16441#> {l7} @dt=0x55b80bba2760@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97320 <e21088#> {c318} @dt=0x55b80b99e420@(nw32)  register_file_output_A_execute [RV] <- VAR 0x55b80b99e920 <e20685#> {c94} @dt=0x55b80b99e420@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b80b9e1290 <e2485> {c319}  input_1 -> VAR 0x55b80bba85d0 <e16478#> {l8} @dt=0x55b80b98b780@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97440 <e21089#> {c319} @dt=0x55b80b9b5f00@(nw32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9e1690 <e2489> {c320}  input_2 -> VAR 0x55b80bba8b50 <e16515#> {l9} @dt=0x55b80b9a3730@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97560 <e21090#> {c320} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9e1a90 <e2493> {c321}  input_3 -> VAR 0x55b80bba90d0 <e16552#> {l10} @dt=0x55b80b9820e0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97680 <e21091#> {c321} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55b80b9b8720 <e20880#> {c132} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9e1ed0 <e2497> {c323}  resolved -> VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb977a0 <e21092#> {c323} @dt=0x55b80b9a07b0@(nw32)  source_A_ALU_execute [LV] => VAR 0x55b80b9a0c70 <e20701#> {c96} @dt=0x55b80b9a07b0@(nw32)  source_A_ALU_execute VAR
    1:2: CELL 0x55b80b9e47d0 <e2538> {c326}  register_file_output_B_execute_mux -> MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e2fa0 <e2512> {c327}  control -> VAR 0x55b80bba1f60 <e16433#> {l6} @dt=0x55b80bba20e0@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb978c0 <e21093#> {c327} @dt=0x55b80b9bdf70@(nw2)  forward_B_execute [RV] <- VAR 0x55b80b9be430 <e20927#> {c143} @dt=0x55b80b9bdf70@(nw2)  forward_B_execute VAR
    1:2:1: PIN 0x55b80b9e33f0 <e2517> {c328}  input_0 -> VAR 0x55b80bba25e0 <e16441#> {l7} @dt=0x55b80bba2760@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb979e0 <e21094#> {c328} @dt=0x55b80b99f600@(nw32)  register_file_output_B_execute [RV] <- VAR 0x55b80b99fb00 <e20693#> {c95} @dt=0x55b80b99f600@(nw32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x55b80b9e37c0 <e2521> {c329}  input_1 -> VAR 0x55b80bba85d0 <e16478#> {l8} @dt=0x55b80b98b780@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97b00 <e21095#> {c329} @dt=0x55b80b9b5f00@(nw32)  result_writeback [RV] <- VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b80b9e3bc0 <e2525> {c330}  input_2 -> VAR 0x55b80bba8b50 <e16515#> {l9} @dt=0x55b80b9a3730@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97c20 <e21096#> {c330} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9e3fc0 <e2529> {c331}  input_3 -> VAR 0x55b80bba90d0 <e16552#> {l10} @dt=0x55b80b9820e0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97d40 <e21097#> {c331} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55b80b9b7570 <e20872#> {c131} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9e4400 <e2533> {c333}  resolved -> VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb97e60 <e21098#> {c333} @dt=0x55b80b9a2b10@(nw32)  write_data_execute [LV] => VAR 0x55b80b9a2fd0 <e20717#> {c98} @dt=0x55b80b9a2b10@(nw32)  write_data_execute VAR
    1:2: CELL 0x55b80b9e64d0 <e2566> {c336}  source_B_ALU_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9e54c0 <e2548> {c337}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb97f80 <e21099#> {c337} @dt=0x55b80b99b630@(nw1)  ALU_src_B_execute [RV] <- VAR 0x55b80b99b710 <e20665#> {c87} @dt=0x55b80b99b630@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b80b9e58c0 <e2553> {c338}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb980a0 <e21100#> {c338} @dt=0x55b80b9a2b10@(nw32)  write_data_execute [RV] <- VAR 0x55b80b9a2fd0 <e20717#> {c98} @dt=0x55b80b9a2b10@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x55b80b9e5cc0 <e2557> {c339}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb981c0 <e21101#> {c339} @dt=0x55b80b9aa5c0@(nw32)  sign_imm_execute [RV] <- VAR 0x55b80b9aaa80 <e20773#> {c105} @dt=0x55b80b9aa5c0@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b80b9e6100 <e2561> {c341}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb982e0 <e21102#> {c341} @dt=0x55b80b9a1960@(nw32)  source_B_ALU_execute [LV] => VAR 0x55b80b9a1e20 <e20709#> {c97} @dt=0x55b80b9a1960@(nw32)  source_B_ALU_execute VAR
    1:2: CELL 0x55b80b9e8050 <e2591> {c344}  alu -> MODULE 0x55b80ba07240 <e10625> {e2}  ALU  L3
    1:2:1: PIN 0x55b80b9e6ad0 <e2568> {c345}  ALU_operation -> VAR 0x55b80ba081f0 <e18928#> {e4} @dt=0x55b80ba07cf0@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98400 <e21103#> {c345} @dt=0x55b80b99c3c0@(nw6)  ALU_function_execute [RV] <- VAR 0x55b80b99c880 <e20668#> {c88} @dt=0x55b80b99c3c0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b80b9e6ed0 <e2573> {c346}  input_1 -> VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98520 <e21104#> {c346} @dt=0x55b80b9a07b0@(nw32)  source_A_ALU_execute [RV] <- VAR 0x55b80b9a0c70 <e20701#> {c96} @dt=0x55b80b9a07b0@(nw32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x55b80b9e72d0 <e2577> {c347}  input_2 -> VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98640 <e21105#> {c347} @dt=0x55b80b9a1960@(nw32)  source_B_ALU_execute [RV] <- VAR 0x55b80b9a1e20 <e20709#> {c97} @dt=0x55b80b9a1960@(nw32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x55b80b9e7710 <e2581> {c349}  ALU_output -> VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb98760 <e21106#> {c349} @dt=0x55b80b9a3cc0@(nw32)  ALU_output_execute [LV] => VAR 0x55b80b9a4180 <e20725#> {c99} @dt=0x55b80b9a3cc0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b80b9e7b10 <e2585> {c350}  ALU_HI_output -> VAR 0x55b80ba0ca30 <e18960#> {e9} @dt=0x55b80ba0c530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb98880 <e21107#> {c350} @dt=0x55b80b9a4e70@(nw32)  ALU_HI_output_execute [LV] => VAR 0x55b80b9a5330 <e20733#> {c100} @dt=0x55b80b9a4e70@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b80b9e7f10 <e2589> {c351}  ALU_LO_output -> VAR 0x55b80ba0dcb0 <e18968#> {e10} @dt=0x55b80ba0d7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb989a0 <e21108#> {c351} @dt=0x55b80b9a6020@(nw32)  ALU_LO_output_execute [LV] => VAR 0x55b80b9a64e0 <e20741#> {c101} @dt=0x55b80b9a6020@(nw32)  ALU_LO_output_execute VAR
    1:2: CELL 0x55b80b9ee250 <e2680> {c354}  execute_memory_register -> MODULE 0x55b80bb27740 <e10638> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x55b80b9e8610 <e2593> {c355}  clk -> VAR 0x55b80bb27bb0 <e15374#> {r3} @dt=0x55b80bb27ad0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98ac0 <e21109#> {c355} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9e89d0 <e2598> {c356}  reset -> VAR 0x55b80bb27fd0 <e15377#> {r4} @dt=0x55b80bb27ef0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98be0 <e21110#> {c356} @dt=0x55b80b9628f0@(nw1)  reset [RV] <- VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9e8dd0 <e2602> {c357}  register_write_execute -> VAR 0x55b80bb28410 <e15380#> {r7} @dt=0x55b80bb28330@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98d00 <e21111#> {c357} @dt=0x55b80b99d130@(nw1)  register_write_execute [RV] <- VAR 0x55b80b99d210 <e20679#> {c90} @dt=0x55b80b99d130@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9e9250 <e2606> {c358}  memory_to_register_execute -> VAR 0x55b80bb28870 <e15383#> {r8} @dt=0x55b80bb28790@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98e20 <e21112#> {c358} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b80b999c40 <e20651#> {c84} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9e9690 <e2610> {c359}  memory_write_execute -> VAR 0x55b80bb28cd0 <e15386#> {r9} @dt=0x55b80bb28bf0@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb98f40 <e21113#> {c359} @dt=0x55b80b999ff0@(nw1)  memory_write_execute [RV] <- VAR 0x55b80b99a0d0 <e20654#> {c85} @dt=0x55b80b999ff0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55b80b9e9b10 <e2614> {c360}  hi_lo_register_write_execute -> VAR 0x55b80bb29170 <e15389#> {r10} @dt=0x55b80bb29090@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99060 <e21114#> {c360} @dt=0x55b80b99cca0@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x55b80b99cd80 <e20676#> {c89} @dt=0x55b80b99cca0@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b80b9e9fd0 <e2618> {c361}  program_counter_multiplexer_jump_execute -> VAR 0x55b80bb29750 <e15392#> {r11} @dt=0x55b80bb29670@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99180 <e21115#> {c361} @dt=0x55b80b99d620@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55b80b99d700 <e20682#> {c91} @dt=0x55b80b99d620@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55b80b9ea450 <e2622> {c363}  register_write_memory -> VAR 0x55b80bb29d90 <e15395#> {r13} @dt=0x55b80bb29cb0@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb992a0 <e21116#> {c363} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory [LV] => VAR 0x55b80b9aaf90 <e20781#> {c108} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9ea8d0 <e2626> {c364}  memory_to_register_memory -> VAR 0x55b80bb2a3b0 <e15398#> {r14} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb993c0 <e21117#> {c364} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory [LV] => VAR 0x55b80b9ac600 <e20792#> {c110} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9ead10 <e2630> {c365}  memory_write_memory -> VAR 0x55b80bb2a970 <e15401#> {r15} @dt=0x55b80bb2a890@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb994e0 <e21118#> {c365} @dt=0x55b80b9ac9b0@(nw1)  memory_write_memory [LV] => VAR 0x55b80b9aca90 <e20795#> {c111} @dt=0x55b80b9ac9b0@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x55b80b9eb190 <e2634> {c366}  hi_lo_register_write_memory -> VAR 0x55b80bb2af90 <e15404#> {r16} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99600 <e21119#> {c366} @dt=0x55b80b9ace70@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x55b80b9acf50 <e20798#> {c112} @dt=0x55b80b9ace70@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b80b9eb5e0 <e2638> {c367}  program_counter_multiplexer_jump_memory -> VAR 0x55b80bb2b570 <e15407#> {r17} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99720 <e21120#> {c367} @dt=0x55b80b9ad300@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80b9ad3e0 <e20801#> {c113} @dt=0x55b80b9ad300@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55b80b9eba90 <e2642> {c370}  ALU_output_execute -> VAR 0x55b80bb2c8c0 <e15410#> {r20} @dt=0x55b80bb2c3c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99840 <e21121#> {c370} @dt=0x55b80b9a3cc0@(nw32)  ALU_output_execute [RV] <- VAR 0x55b80b9a4180 <e20725#> {c99} @dt=0x55b80b9a3cc0@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b80b9ebed0 <e2646> {c371}  ALU_HI_output_execute -> VAR 0x55b80bb2dbb0 <e15418#> {r21} @dt=0x55b80bb2d6b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99960 <e21122#> {c371} @dt=0x55b80b9a4e70@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55b80b9a5330 <e20733#> {c100} @dt=0x55b80b9a4e70@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b80b9ec310 <e2650> {c372}  ALU_LO_output_execute -> VAR 0x55b80bb2eea0 <e15426#> {r22} @dt=0x55b80bb2e9a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99a80 <e21123#> {c372} @dt=0x55b80b9a6020@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55b80b9a64e0 <e20741#> {c101} @dt=0x55b80b9a6020@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x55b80b9ec750 <e2654> {c373}  write_data_execute -> VAR 0x55b80bb30190 <e15434#> {r23} @dt=0x55b80bb2fc90@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99ba0 <e21124#> {c373} @dt=0x55b80b9a2b10@(nw32)  write_data_execute [RV] <- VAR 0x55b80b9a2fd0 <e20717#> {c98} @dt=0x55b80b9a2b10@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x55b80b9ecb90 <e2658> {c374}  write_register_execute -> VAR 0x55b80bb31480 <e15442#> {r24} @dt=0x55b80bb30f80@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb99cc0 <e21125#> {c374} @dt=0x55b80b99ad80@(nw5)  write_register_execute [RV] <- VAR 0x55b80b99b240 <e20657#> {c86} @dt=0x55b80b99ad80@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55b80b9ed010 <e2662> {c376}  ALU_output_memory -> VAR 0x55b80bb327b0 <e15450#> {r26} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99de0 <e21126#> {c376} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [LV] => VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9ed450 <e2666> {c377}  ALU_HI_output_memory -> VAR 0x55b80bb33aa0 <e15458#> {r27} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb99f00 <e21127#> {c377} @dt=0x55b80b9af2b0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55b80b9af770 <e20812#> {c117} @dt=0x55b80b9af2b0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b80b9ed890 <e2670> {c378}  ALU_LO_output_memory -> VAR 0x55b80bb34d90 <e15466#> {r28} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a020 <e21128#> {c378} @dt=0x55b80b9b0460@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55b80b9b0920 <e20820#> {c118} @dt=0x55b80b9b0460@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b80b9edcd0 <e2674> {c379}  write_data_memory -> VAR 0x55b80bb36080 <e15474#> {r29} @dt=0x55b80bb35b80@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a140 <e21129#> {c379} @dt=0x55b80b9b27c0@(nw32)  write_data_memory [LV] => VAR 0x55b80b9b2c80 <e20836#> {c120} @dt=0x55b80b9b27c0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x55b80b9ee110 <e2678> {c380}  write_register_memory -> VAR 0x55b80bb373b0 <e15482#> {r30} @dt=0x55b80bb36eb0@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a260 <e21130#> {c380} @dt=0x55b80b9abc40@(nw5)  write_register_memory [LV] => VAR 0x55b80b9ac100 <e20784#> {c109} @dt=0x55b80b9abc40@(nw5)  write_register_memory VAR
    1:2: CELL 0x55b80b9f3670 <e2761> {c384}  memory_writeback_register -> MODULE 0x55b80bb51e00 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x55b80b9ee870 <e2682> {c385}  clk -> VAR 0x55b80bb52270 <e15125#> {t3} @dt=0x55b80bb52190@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a380 <e21131#> {c385} @dt=0x55b80b9799c0@(nw1)  internal_clk [RV] <- VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b80b9eec30 <e2687> {c386}  reset -> VAR 0x55b80bb52690 <e15128#> {t4} @dt=0x55b80bb525b0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a4a0 <e21132#> {c386} @dt=0x55b80b9628f0@(nw1)  reset [RV] <- VAR 0x55b80b963280 <e20038#> {c8} @dt=0x55b80b9628f0@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55b80b9ef070 <e2691> {c387}  register_write_memory -> VAR 0x55b80bb52ae0 <e15131#> {t6} @dt=0x55b80bb52a00@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a5c0 <e21133#> {c387} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory [RV] <- VAR 0x55b80b9aaf90 <e20781#> {c108} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9ef4f0 <e2695> {c388}  memory_to_register_memory -> VAR 0x55b80bb52fc0 <e15134#> {t7} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a6e0 <e21134#> {c388} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e20792#> {c110} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9ef970 <e2699> {c389}  hi_lo_register_write_memory -> VAR 0x55b80bb534d0 <e15137#> {t8} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a800 <e21135#> {c389} @dt=0x55b80b9ace70@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80b9acf50 <e20798#> {c112} @dt=0x55b80b9ace70@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b80b9efdc0 <e2703> {c390}  program_counter_multiplexer_jump_memory -> VAR 0x55b80bb539b0 <e15140#> {t9} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9a920 <e21136#> {c390} @dt=0x55b80b9ad300@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80b9ad3e0 <e20801#> {c113} @dt=0x55b80b9ad300@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55b80b9f00c0 <e2707> {c391}  register_write_writeback -> VAR 0x55b80bb53ff0 <e15143#> {t11} @dt=0x55b80bb53f10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9aa40 <e21137#> {c391} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback [LV] => VAR 0x55b80b9b31c0 <e20844#> {c123} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f02a0 <e2711> {c392}  memory_to_register_writeback -> VAR 0x55b80bb54600 <e15146#> {t12} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ab60 <e21138#> {c392} @dt=0x55b80b9b3a60@(nw1)  memory_to_register_writeback [LV] => VAR 0x55b80b9b3b40 <e20850#> {c125} @dt=0x55b80b9b3a60@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b80b9f0660 <e2715> {c393}  hi_lo_register_write_writeback -> VAR 0x55b80bb54c10 <e15149#> {t13} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ac80 <e21139#> {c393} @dt=0x55b80b9b35a0@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80b9b3680 <e20847#> {c124} @dt=0x55b80b9b35a0@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f0b20 <e2719> {c394}  program_counter_multiplexer_jump_writeback -> VAR 0x55b80bb55220 <e15152#> {t14} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ada0 <e21140#> {c394} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80b9b4030 <e20853#> {c126} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9f0f20 <e2723> {c397}  ALU_output_memory -> VAR 0x55b80bb56560 <e15155#> {t17} @dt=0x55b80bb56060@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9aec0 <e21141#> {c397} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80b9ae5c0 <e20804#> {c116} @dt=0x55b80b9ae100@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b80b9f12e0 <e2727> {c398}  write_register_memory -> VAR 0x55b80bb57850 <e15163#> {t18} @dt=0x55b80bb57350@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9afe0 <e21142#> {c398} @dt=0x55b80b9abc40@(nw5)  write_register_memory [RV] <- VAR 0x55b80b9ac100 <e20784#> {c109} @dt=0x55b80b9abc40@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55b80b9f16c0 <e2731> {c399}  ALU_HI_output_memory -> VAR 0x55b80bb58b40 <e15171#> {t19} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b100 <e21143#> {c399} @dt=0x55b80b9af2b0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55b80b9af770 <e20812#> {c117} @dt=0x55b80b9af2b0@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b80b9f1b00 <e2735> {c400}  ALU_LO_output_memory -> VAR 0x55b80bb59b80 <e15179#> {t20} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b220 <e21144#> {c400} @dt=0x55b80b9b0460@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55b80b9b0920 <e20820#> {c118} @dt=0x55b80b9b0460@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b80b9f1f40 <e2739> {c401}  read_data_memory -> VAR 0x55b80bb5ae40 <e15187#> {t21} @dt=0x55b80bb5a940@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b340 <e21145#> {c401} @dt=0x55b80b9b1610@(nw32)  read_data_memory [RV] <- VAR 0x55b80b9b1ad0 <e20828#> {c119} @dt=0x55b80b9b1610@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x55b80b9f2380 <e2743> {c402}  ALU_output_writeback -> VAR 0x55b80bb5c170 <e15195#> {t23} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b460 <e21146#> {c402} @dt=0x55b80b9b9410@(nw32)  ALU_output_writeback [LV] => VAR 0x55b80b9b98d0 <e20888#> {c133} @dt=0x55b80b9b9410@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b80b9f2800 <e2747> {c403}  write_register_writeback -> VAR 0x55b80bb5d490 <e15203#> {t24} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b580 <e21147#> {c403} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback [LV] => VAR 0x55b80b9b5250 <e20856#> {c129} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9f2c40 <e2751> {c404}  ALU_HI_output_writeback -> VAR 0x55b80bb5e790 <e15211#> {t25} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b6a0 <e21148#> {c404} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55b80b9b7570 <e20872#> {c131} @dt=0x55b80b9b70b0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b80b9f3080 <e2755> {c405}  ALU_LO_output_writeback -> VAR 0x55b80bb5fa80 <e15219#> {t26} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b7c0 <e21149#> {c405} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55b80b9b8720 <e20880#> {c132} @dt=0x55b80b9b8260@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b80b9f34c0 <e2759> {c406}  read_data_writeback -> VAR 0x55b80bb60d70 <e15227#> {t27} @dt=0x55b80bb60870@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9b8e0 <e21150#> {c406} @dt=0x55b80b9ba5c0@(nw32)  read_data_writeback [LV] => VAR 0x55b80b9baa80 <e20896#> {c134} @dt=0x55b80b9ba5c0@(nw32)  read_data_writeback VAR
    1:2: CELL 0x55b80b9f5330 <e2789> {c410}  writeback_mux -> MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b80b9f4370 <e2771> {c411}  control -> VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ba00 <e21151#> {c411} @dt=0x55b80b9b3a60@(nw1)  memory_to_register_writeback [RV] <- VAR 0x55b80b9b3b40 <e20850#> {c125} @dt=0x55b80b9b3a60@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b80b9f4760 <e2776> {c412}  input_0 -> VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bb20 <e21152#> {c412} @dt=0x55b80b9b9410@(nw32)  ALU_output_writeback [RV] <- VAR 0x55b80b9b98d0 <e20888#> {c133} @dt=0x55b80b9b9410@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b80b9f4b60 <e2780> {c413}  input_1 -> VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bc40 <e21153#> {c413} @dt=0x55b80b9ba5c0@(nw32)  read_data_writeback [RV] <- VAR 0x55b80b9baa80 <e20896#> {c134} @dt=0x55b80b9ba5c0@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x55b80b9f4f60 <e2784> {c414}  resolved -> VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bd60 <e21154#> {c414} @dt=0x55b80b9b5f00@(nw32)  result_writeback [LV] => VAR 0x55b80b9b63c0 <e20864#> {c130} @dt=0x55b80b9b5f00@(nw32)  result_writeback VAR
    1:2: CELL 0x55b80b9fadb0 <e2874> {c416}  hazard_unit -> MODULE 0x55b80ba9b2a0 <e10629> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x55b80b9f5850 <e2791> {c417}  branch_decode -> VAR 0x55b80ba9b710 <e16920#> {i2} @dt=0x55b80ba9b630@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9be80 <e21155#> {c417} @dt=0x55b80b9814e0@(nw1)  branch_decode [RV] <- VAR 0x55b80b9815c0 <e20168#> {c47} @dt=0x55b80b9814e0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b80b9f5c10 <e2796> {c418}  Rs_decode -> VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9bfa0 <e21156#> {c418} @dt=0x55b80b989c80@(nw5)  Rs_decode [RV] <- VAR 0x55b80b98a180 <e20278#> {c63} @dt=0x55b80b989c80@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55b80b9f5fd0 <e2800> {c419}  Rt_decode -> VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c0c0 <e21157#> {c419} @dt=0x55b80b98cea0@(nw5)  Rt_decode [RV] <- VAR 0x55b80b98d320 <e20388#> {c66} @dt=0x55b80b98cea0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55b80b9f6390 <e2804> {c420}  Rs_execute -> VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c1e0 <e21158#> {c420} @dt=0x55b80b9a7170@(nw5)  Rs_execute [RV] <- VAR 0x55b80b9a7670 <e20749#> {c102} @dt=0x55b80b9a7170@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55b80b9f6750 <e2808> {c421}  Rt_execute -> VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c300 <e21159#> {c421} @dt=0x55b80b9a82c0@(nw5)  Rt_execute [RV] <- VAR 0x55b80b9a87c0 <e20757#> {c103} @dt=0x55b80b9a82c0@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b80b9f6b90 <e2812> {c422}  write_register_execute -> VAR 0x55b80baa0e80 <e16955#> {i7} @dt=0x55b80baa0980@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c420 <e21160#> {c422} @dt=0x55b80b99ad80@(nw5)  write_register_execute [RV] <- VAR 0x55b80b99b240 <e20657#> {c86} @dt=0x55b80b99ad80@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55b80b9f7010 <e2816> {c423}  memory_to_register_execute -> VAR 0x55b80baa13e0 <e16963#> {i8} @dt=0x55b80baa1300@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c540 <e21161#> {c423} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b80b999c40 <e20651#> {c84} @dt=0x55b80b999b60@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b80b9f7450 <e2820> {c424}  register_write_execute -> VAR 0x55b80baa1940 <e16966#> {i9} @dt=0x55b80baa1860@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c660 <e21162#> {c424} @dt=0x55b80b99d130@(nw1)  register_write_execute [RV] <- VAR 0x55b80b99d210 <e20679#> {c90} @dt=0x55b80b99d130@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b80b9f7890 <e2824> {c425}  write_register_memory -> VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c780 <e21163#> {c425} @dt=0x55b80b9abc40@(nw5)  write_register_memory [RV] <- VAR 0x55b80b9ac100 <e20784#> {c109} @dt=0x55b80b9abc40@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55b80b9f7d10 <e2828> {c426}  memory_to_register_memory -> VAR 0x55b80baa3160 <e16977#> {i11} @dt=0x55b80baa3080@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c8a0 <e21164#> {c426} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80b9ac600 <e20792#> {c110} @dt=0x55b80b9ac520@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b80b9f8150 <e2832> {c427}  register_write_memory -> VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9c9c0 <e21165#> {c427} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory [RV] <- VAR 0x55b80b9aaf90 <e20781#> {c108} @dt=0x55b80b9aaeb0@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b80b9f85d0 <e2836> {c428}  write_register_writeback -> VAR 0x55b80baa4920 <e16983#> {i13} @dt=0x55b80baa4440@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cae0 <e21166#> {c428} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback [RV] <- VAR 0x55b80b9b5250 <e20856#> {c129} @dt=0x55b80b9b4d50@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b80b9f8a50 <e2840> {c429}  register_write_writeback -> VAR 0x55b80baa4f20 <e16991#> {i14} @dt=0x55b80baa4e40@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cc00 <e21167#> {c429} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback [RV] <- VAR 0x55b80b9b31c0 <e20844#> {c123} @dt=0x55b80b9b30e0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b80b9f8f10 <e2844> {c430}  program_counter_multiplexer_jump_writeback -> VAR 0x55b80baa5530 <e16994#> {i15} @dt=0x55b80baa5450@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cd20 <e21168#> {c430} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e20853#> {c126} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9f92d0 <e2848> {c431}  stall_fetch -> VAR 0x55b80baa5b00 <e16997#> {i17} @dt=0x55b80baa5a20@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9ce40 <e21169#> {c431} @dt=0x55b80b9bae50@(nw1)  stall_fetch [LV] => VAR 0x55b80b9baf30 <e20904#> {c137} @dt=0x55b80b9bae50@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55b80b9f9690 <e2852> {c432}  stall_decode -> VAR 0x55b80baa6050 <e17000#> {i18} @dt=0x55b80baa5f70@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9cf60 <e21170#> {c432} @dt=0x55b80b9bb280@(nw1)  stall_decode [LV] => VAR 0x55b80b9bb360 <e20907#> {c138} @dt=0x55b80b9bb280@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55b80b9f9ae0 <e2856> {c433}  forward_register_file_output_1_decode -> VAR 0x55b80baa6630 <e17003#> {i19} @dt=0x55b80baa6550@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d080 <e21171#> {c433} @dt=0x55b80b9bb710@(nw1)  forward_A_decode [LV] => VAR 0x55b80b9bb7f0 <e20910#> {c139} @dt=0x55b80b9bb710@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x55b80b9f9f40 <e2860> {c434}  forward_register_file_output_2_decode -> VAR 0x55b80baa6c40 <e17006#> {i20} @dt=0x55b80baa6b60@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d1a0 <e21172#> {c434} @dt=0x55b80b9bbba0@(nw1)  forward_B_decode [LV] => VAR 0x55b80b9bbc80 <e20913#> {c140} @dt=0x55b80b9bbba0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x55b80b9fa390 <e2864> {c435}  flush_execute_register -> VAR 0x55b80baa7230 <e17009#> {i21} @dt=0x55b80baa7150@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d2c0 <e21173#> {c435} @dt=0x55b80b9bc030@(nw1)  flush_execute_register [LV] => VAR 0x55b80b9bc110 <e20916#> {c141} @dt=0x55b80b9bc030@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55b80b9fa7e0 <e2868> {c436}  forward_register_file_output_1_execute -> VAR 0x55b80baa8520 <e17012#> {i22} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d3e0 <e21174#> {c436} @dt=0x55b80b9bcdc0@(nw2)  forward_A_execute [LV] => VAR 0x55b80b9bd280 <e20919#> {c142} @dt=0x55b80b9bcdc0@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x55b80b9fac40 <e2872> {c437}  forward_register_file_output_2_execute -> VAR 0x55b80baa9850 <e17020#> {i23} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d500 <e21175#> {c437} @dt=0x55b80b9bdf70@(nw2)  forward_B_execute [LV] => VAR 0x55b80b9be430 <e20927#> {c143} @dt=0x55b80b9bdf70@(nw2)  forward_B_execute VAR
    1:2: CELL 0x55b80b9fbd00 <e2887> {c440}  or_gate -> MODULE 0x55b80baf6fe0 <e10636> {p1}  Or_Gate  L3
    1:2:1: PIN 0x55b80b9fb390 <e2876> {c441}  input_A -> VAR 0x55b80baf74f0 <e15993#> {p3} @dt=0x55b80baf7410@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d620 <e21176#> {c441} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80b9b4030 <e20853#> {c126} @dt=0x55b80b9b3f50@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x55b80b9fb7a0 <e2881> {c442}  input_B -> VAR 0x55b80baf7a10 <e15996#> {p4} @dt=0x55b80baf7930@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d740 <e21177#> {c442} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode [RV] <- VAR 0x55b80b97fca0 <e20150#> {c41} @dt=0x55b80b97fbc0@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b80b9fbbc0 <e2885> {c443}  output_C -> VAR 0x55b80baf7f70 <e15999#> {p6} @dt=0x55b80baf7e90@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b80bb9d860 <e21178#> {c443} @dt=0x55b80b9be850@(nw1)  flush_fetch_decode_register [LV] => VAR 0x55b80b9be930 <e20935#> {c144} @dt=0x55b80b9be850@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x55b80b9fc4e0 <e21180#> {c445} @dt=0x55b80b9799c0@(nw1)
    1:2:1: LOGAND 0x55b80b9fc340 <e2899> {c445} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1: VARREF 0x55b80bb9d980 <e21181#> {c445} @dt=0x55b80b9513a0@(nw1)  clk [RV] <- VAR 0x55b80b951c80 <e20035#> {c6} @dt=0x55b80b9513a0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b80bb9daa0 <e21182#> {c445} @dt=0x55b80b9741a0@(nw1)  clk_enable [RV] <- VAR 0x55b80b974280 <e20052#> {c13} @dt=0x55b80b9741a0@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x55b80bb9dbc0 <e21179#> {c445} @dt=0x55b80b9799c0@(nw1)  internal_clk [LV] => VAR 0x55b80b979aa0 <e20101#> {c27} @dt=0x55b80b9799c0@(nw1)  internal_clk VAR
    1:2: ASSIGNW 0x55b80b9fca00 <e21184#> {c446} @dt=0x55b80b963f30@(nw1)
    1:2:1: LOGNOT 0x55b80b9fc940 <e2908> {c446} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1: VARREF 0x55b80bb9dce0 <e21185#> {c446} @dt=0x55b80b97f780@(nw1)  halt [RV] <- VAR 0x55b80b97f860 <e20147#> {c38} @dt=0x55b80b97f780@(nw1)  halt VAR
    1:2:2: VARREF 0x55b80bb9de00 <e21183#> {c446} @dt=0x55b80b963f30@(nw1)  active [LV] => VAR 0x55b80b9646a0 <e20041#> {c9} @dt=0x55b80b963f30@(nw1)  active OUTPUT PORT
    1: MODULE 0x55b80b9fdae0 <e10624> {d1}  Adder  L3
    1:2: VAR 0x55b80b9fed50 <e20001#> {d3} @dt=0x55b80b9fe870@(nw32)  a INPUT PORT
    1:2: VAR 0x55b80b9ff530 <e20009#> {d3} @dt=0x55b80b9ff050@(nw32)  b INPUT PORT
    1:2: VAR 0x55b80ba00770 <e20017#> {d4} @dt=0x55b80ba00290@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba00ed0 <e20024#> {d7} @dt=0x55b80ba00290@(nw32)
    1:2:1: ADD 0x55b80ba00e10 <e20032#> {d7} @dt=0x55b80ba00290@(nw32)
    1:2:1:1: VARREF 0x55b80bb8c790 <e20025#> {d7} @dt=0x55b80b9fe870@(nw32)  a [RV] <- VAR 0x55b80b9fed50 <e20001#> {d3} @dt=0x55b80b9fe870@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b80bb8c8b0 <e20026#> {d7} @dt=0x55b80b9ff050@(nw32)  b [RV] <- VAR 0x55b80b9ff530 <e20009#> {d3} @dt=0x55b80b9ff050@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x55b80bb8c9d0 <e20023#> {d7} @dt=0x55b80ba00290@(nw32)  z [LV] => VAR 0x55b80ba00770 <e20017#> {d4} @dt=0x55b80ba00290@(nw32)  z OUTPUT PORT
    1: MODULE 0x55b80ba07240 <e10625> {e2}  ALU  L3
    1:2: VAR 0x55b80ba081f0 <e18928#> {e4} @dt=0x55b80ba07cf0@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x55b80ba0ca30 <e18960#> {e9} @dt=0x55b80ba0c530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x55b80ba0dcb0 <e18968#> {e10} @dt=0x55b80ba0d7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x55b80ba0ee50 <e18976#> {e14} @dt=0x55b80ba0e950@(nw5)  shift_amount VAR
    1:2: VAR 0x55b80ba0ff90 <e18984#> {e15} @dt=0x55b80ba0fad0@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x55b80ba110d0 <e18992#> {e16} @dt=0x55b80ba10c50@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x55b80ba11e70 <e19000#> {e17} @dt=0x55b80ba119f0@(nw64)  extended_input_1 VAR
    1:2: VAR 0x55b80ba12ff0 <e19008#> {e18} @dt=0x55b80ba12b30@(nw64)  extended_input_2 VAR
    1:2: VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55b80ba14f30 <e19023#> {e21} @dt=0x55b80ba0e950@(nw5)
    1:2:1: SEL 0x55b80bbd9510 <e19045#> {e21} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b80bb854d0 <e19036#> {e21} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b80bbd97a0 <e19064#> {e21} @dt=0x55b80bbbfd10@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55b80bbd92c0 <e19038#> {e21} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b80bb855f0 <e19022#> {e21} @dt=0x55b80ba0e950@(nw5)  shift_amount [LV] => VAR 0x55b80ba0ee50 <e18976#> {e14} @dt=0x55b80ba0e950@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x55b80ba16e90 <e19070#> {e22} @dt=0x55b80ba0fad0@(nw64)
    1:2:1: REPLICATE 0x55b80ba16a60 <e19163#> {e22} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1: CONCAT 0x55b80ba16960 <e19158#> {e22} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b80ba15cf0 <e19113#> {e22} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1:1: SEL 0x55b80bbd9d20 <e19091#> {e22} @dt=0x55b80b9c6b10@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55b80bb85710 <e19082#> {e22} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b80bbd9fb0 <e19108#> {e22} @dt=0x55b80bbbfd10@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55b80bbd9ad0 <e19084#> {e22} @dt=0x55b80bbbe830@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b80ba15380 <e3344> {e22} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55b80bbda530 <e19134#> {e22} @dt=0x55b80b9c7360@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55b80bb85830 <e19125#> {e22} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x55b80bbda7c0 <e19153#> {e22} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55b80bbda2e0 <e19127#> {e22} @dt=0x55b80bbda450@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55b80ba16b20 <e3377> {e22} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2: VARREF 0x55b80bb85950 <e19069#> {e22} @dt=0x55b80ba0fad0@(nw64)  sign_extened_input_1 [LV] => VAR 0x55b80ba0ff90 <e18984#> {e15} @dt=0x55b80ba0fad0@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55b80ba18e50 <e19165#> {e23} @dt=0x55b80ba10c50@(nw64)
    1:2:1: REPLICATE 0x55b80ba18a20 <e19259#> {e23} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1: CONCAT 0x55b80ba18920 <e19254#> {e23} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b80ba17cb0 <e19208#> {e23} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1:1: SEL 0x55b80bbdae20 <e19186#> {e23} @dt=0x55b80b9c6b10@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55b80bb85a70 <e19177#> {e23} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b80bbdb0b0 <e19203#> {e23} @dt=0x55b80bbbfd10@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55b80bbdabd0 <e19179#> {e23} @dt=0x55b80bbbe830@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b80ba17340 <e3406> {e23} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55b80bbdb630 <e19230#> {e23} @dt=0x55b80b9c7360@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55b80bb85b90 <e19221#> {e23} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x55b80bbdb8c0 <e19249#> {e23} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55b80bbdb3e0 <e19223#> {e23} @dt=0x55b80bbda450@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55b80ba18ae0 <e3440> {e23} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2: VARREF 0x55b80bb85cb0 <e19164#> {e23} @dt=0x55b80ba10c50@(nw64)  sign_extened_input_2 [LV] => VAR 0x55b80ba110d0 <e18992#> {e16} @dt=0x55b80ba10c50@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55b80ba1a280 <e19261#> {e24} @dt=0x55b80ba119f0@(nw64)
    1:2:1: REPLICATE 0x55b80ba19e50 <e19276#> {e24} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1: CONCAT 0x55b80ba19d50 <e19271#> {e24} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b80ba19a10 <e3473> {e24} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1:1: CONST 0x55b80ba19700 <e3464> {e24} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55b80ba19300 <e3465> {e24} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55b80bb85dd0 <e19266#> {e24} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b80ba19f10 <e3483> {e24} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2: VARREF 0x55b80bb85ef0 <e19260#> {e24} @dt=0x55b80ba119f0@(nw64)  extended_input_1 [LV] => VAR 0x55b80ba11e70 <e19000#> {e17} @dt=0x55b80ba119f0@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x55b80ba1b6b0 <e19278#> {e25} @dt=0x55b80ba12b30@(nw64)
    1:2:1: REPLICATE 0x55b80ba1b280 <e19293#> {e25} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1: CONCAT 0x55b80ba1b180 <e19288#> {e25} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b80ba1ae40 <e3516> {e25} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1:1: CONST 0x55b80ba1ab30 <e3507> {e25} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55b80ba1a730 <e3508> {e25} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55b80bb86010 <e19283#> {e25} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x55b80ba1b340 <e3526> {e25} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2: VARREF 0x55b80bb86130 <e19277#> {e25} @dt=0x55b80ba12b30@(nw64)  extended_input_2 [LV] => VAR 0x55b80ba12ff0 <e19008#> {e18} @dt=0x55b80ba12b30@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x55b80ba3de00 <e4487> {e29} [always_comb]
    1:2:2: BEGIN 0x55b80ba1b8c0 <e3536> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x55b80ba1c5c0 <e19295#> {e30} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:1: REPLICATE 0x55b80ba1c3e0 <e3559> {e30} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:1:1: CONST 0x55b80ba1c0d0 <e3551> {e30} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55b80ba1bcd0 <e3552> {e30} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x55b80bb86250 <e19294#> {e30} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80ba1d2e0 <e19301#> {e31} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:1: REPLICATE 0x55b80ba1d100 <e3581> {e31} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:1:1: CONST 0x55b80ba1cdf0 <e3574> {e31} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55b80ba1c9f0 <e3575> {e31} @dt=0x55b80ba1cba0@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x55b80bb86370 <e19300#> {e31} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x55b80ba1d580 <e4441> {e32}
    1:2:2:1:1: VARREF 0x55b80bb86490 <e19306#> {e32} @dt=0x55b80ba07cf0@(nw6)  ALU_operation [RV] <- VAR 0x55b80ba081f0 <e18928#> {e4} @dt=0x55b80ba07cf0@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba1e080 <e3601> {e33}
    1:2:2:1:2:1: CONST 0x55b80ba1d780 <e3591> {e33} @dt=0x55b80ba1d930@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x55b80ba1dfc0 <e19308#> {e33} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55b80ba1df00 <e19317#> {e33} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb865b0 <e19309#> {e33} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb866d0 <e19310#> {e33} @dt=0x55b80ba0e950@(nw5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e18976#> {e14} @dt=0x55b80ba0e950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb867f0 <e19307#> {e33} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba1eb70 <e3618> {e34}
    1:2:2:1:2:1: CONST 0x55b80ba1e270 <e3607> {e34} @dt=0x55b80ba1d930@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x55b80ba1eab0 <e19319#> {e34} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b80ba1e9f0 <e19328#> {e34} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb86910 <e19320#> {e34} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb86a30 <e19321#> {e34} @dt=0x55b80ba0e950@(nw5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e18976#> {e14} @dt=0x55b80ba0e950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb86b50 <e19318#> {e34} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba1f660 <e3635> {e35}
    1:2:2:1:2:1: CONST 0x55b80ba1ed60 <e3624> {e35} @dt=0x55b80ba1d930@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x55b80ba1f5a0 <e19330#> {e35} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b80bbdc670 <e19347#> {e35} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb86c70 <e19343#> {e35} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb86d90 <e19344#> {e35} @dt=0x55b80ba0e950@(nw5)  shift_amount [RV] <- VAR 0x55b80ba0ee50 <e18976#> {e14} @dt=0x55b80ba0e950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb86eb0 <e19329#> {e35} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba20a50 <e3668> {e36}
    1:2:2:1:2:1: CONST 0x55b80ba1f850 <e3641> {e36} @dt=0x55b80ba1d930@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x55b80ba20990 <e19349#> {e36} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55b80ba208d0 <e19398#> {e36} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb86fd0 <e19350#> {e36} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b80bbdc980 <e19372#> {e36} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b80bb870f0 <e19363#> {e36} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b80bbdcc10 <e19391#> {e36} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b80bbdc730 <e19365#> {e36} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b80bb87210 <e19348#> {e36} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba21e40 <e3701> {e37}
    1:2:2:1:2:1: CONST 0x55b80ba20c40 <e3674> {e37} @dt=0x55b80ba1d930@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x55b80ba21d80 <e19400#> {e37} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b80ba21cc0 <e19449#> {e37} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb87330 <e19401#> {e37} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b80bbdd190 <e19423#> {e37} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b80bb87450 <e19414#> {e37} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b80bbdd420 <e19442#> {e37} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b80bbdcf40 <e19416#> {e37} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b80bb87570 <e19399#> {e37} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba23230 <e3734> {e38}
    1:2:2:1:2:1: CONST 0x55b80ba22030 <e3707> {e38} @dt=0x55b80ba1d930@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x55b80ba23170 <e19451#> {e38} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b80bbddf60 <e19508#> {e38} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb87690 <e19504#> {e38} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b80bbdd9a0 <e19505#> {e38} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b80bb877b0 <e19465#> {e38} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b80bbddc30 <e19493#> {e38} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b80bbdd750 <e19467#> {e38} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b80bb878d0 <e19450#> {e38} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba23ad0 <e3747> {e39}
    1:2:2:1:2:1: CONST 0x55b80ba23420 <e3740> {e39} @dt=0x55b80ba1d930@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x55b80ba23a10 <e19510#> {e39} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb879f0 <e19511#> {e39} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb87b10 <e19509#> {e39} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba24370 <e3760> {e40}
    1:2:2:1:2:1: CONST 0x55b80ba23cc0 <e3753> {e40} @dt=0x55b80ba1d930@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x55b80ba242b0 <e19513#> {e40} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb87c30 <e19514#> {e40} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb87d50 <e19512#> {e40} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba24c10 <e3773> {e41}
    1:2:2:1:2:1: CONST 0x55b80ba24560 <e3766> {e41} @dt=0x55b80ba1d930@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x55b80ba24b50 <e19516#> {e41} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb87e70 <e19517#> {e41} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb87f90 <e19515#> {e41} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba254b0 <e3786> {e42}
    1:2:2:1:2:1: CONST 0x55b80ba24e00 <e3779> {e42} @dt=0x55b80ba1d930@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x55b80ba253f0 <e19519#> {e42} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb880b0 <e19520#> {e42} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb881d0 <e19518#> {e42} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba25d50 <e3799> {e43}
    1:2:2:1:2:1: CONST 0x55b80ba256a0 <e3792> {e43} @dt=0x55b80ba1d930@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x55b80ba25c90 <e19522#> {e43} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb882f0 <e19523#> {e43} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb88410 <e19521#> {e43} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba265f0 <e3812> {e44}
    1:2:2:1:2:1: CONST 0x55b80ba25f40 <e3805> {e44} @dt=0x55b80ba1d930@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x55b80ba26530 <e19525#> {e44} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb88530 <e19526#> {e44} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb88650 <e19524#> {e44} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba274f0 <e3833> {e45}
    1:2:2:1:2:1: CONST 0x55b80ba267e0 <e3818> {e45} @dt=0x55b80ba1d930@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x55b80ba27430 <e19528#> {e45} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1: MULS 0x55b80bbde3a0 <e19556#> {e45} @dt=0x55b80bbde020@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb88770 <e21189#> {e45} @dt=0x55b80bbde020@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x55b80ba0ff90 <e18984#> {e15} @dt=0x55b80ba0fad0@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb88890 <e21193#> {e45} @dt=0x55b80bbde020@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x55b80ba110d0 <e18992#> {e16} @dt=0x55b80ba10c50@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb889b0 <e19527#> {e45} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b80ba280a0 <e3850> {e46}
    1:2:2:1:2:1: CONST 0x55b80ba276c0 <e3839> {e46} @dt=0x55b80ba1d930@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x55b80ba27fe0 <e19558#> {e46} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1: MUL 0x55b80ba27f20 <e19566#> {e46} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb88ad0 <e19559#> {e46} @dt=0x55b80ba119f0@(nw64)  extended_input_1 [RV] <- VAR 0x55b80ba11e70 <e19000#> {e17} @dt=0x55b80ba119f0@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb88bf0 <e19560#> {e46} @dt=0x55b80ba12b30@(nw64)  extended_input_2 [RV] <- VAR 0x55b80ba12ff0 <e19008#> {e18} @dt=0x55b80ba12b30@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb88d10 <e19557#> {e46} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b80ba2bdb0 <e3964> {e47}
    1:2:2:1:2:1: CONST 0x55b80ba28270 <e3856> {e47} @dt=0x55b80ba1d930@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x55b80ba28650 <e3857> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba29fb0 <e19568#> {e48} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55b80ba29b80 <e19607#> {e48} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55b80ba29a80 <e19602#> {e48} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x55b80bbde7e0 <e19593#> {e48} @dt=0x55b80bbb5950@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55b80bb88e30 <e21197#> {e48} @dt=0x55b80bbb5950@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55b80bb88f50 <e21201#> {e48} @dt=0x55b80bbb5950@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55b80ba298a0 <e3890> {e48} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55b80ba29590 <e3881> {e48} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b80ba29190 <e3882> {e48} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55b80ba29c40 <e3899> {e48} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb89070 <e19567#> {e48} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba2bb80 <e19609#> {e49} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55b80ba2bac0 <e19655#> {e49} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb89190 <e19610#> {e49} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55b80ba2b690 <e19649#> {e49} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55b80ba2b590 <e19644#> {e49} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55b80ba2ad00 <e3940> {e49} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55b80ba2a9f0 <e3923> {e49} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55b80ba2a5f0 <e3924> {e49} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x55b80bbdeec0 <e19639#> {e49} @dt=0x55b80bbb5950@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55b80bb892b0 <e21205#> {e49} @dt=0x55b80bbb5950@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55b80bb893d0 <e21209#> {e49} @dt=0x55b80bbb5950@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b80ba2b750 <e3950> {e49} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb894f0 <e19608#> {e49} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b80ba2f3e0 <e4070> {e51}
    1:2:2:1:2:1: CONST 0x55b80ba2be70 <e3970> {e51} @dt=0x55b80ba1d930@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x55b80ba2c280 <e3971> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba2d8e0 <e19657#> {e52} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55b80ba2d4b0 <e19678#> {e52} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55b80ba2d3b0 <e19673#> {e52} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x55b80ba2c8b0 <e19664#> {e52} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55b80bb89610 <e19658#> {e52} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55b80bb89730 <e19659#> {e52} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55b80ba2d1d0 <e4000> {e52} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55b80ba2cec0 <e3991> {e52} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b80ba2cac0 <e3992> {e52} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55b80ba2d570 <e4009> {e52} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb89850 <e19656#> {e52} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba2f1b0 <e19680#> {e53} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55b80ba2f0f0 <e19708#> {e53} @dt=0x55b80ba13cb0@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb89970 <e19681#> {e53} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55b80ba2ecc0 <e19702#> {e53} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55b80ba2ebc0 <e19697#> {e53} @dt=0x55b80ba1d1c0@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55b80ba2e630 <e4046> {e53} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55b80ba2e320 <e4033> {e53} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55b80ba2df20 <e4034> {e53} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x55b80ba2eb00 <e19692#> {e53} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55b80bb89a90 <e19686#> {e53} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55b80bb89bb0 <e19687#> {e53} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b80ba2ed80 <e4056> {e53} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb89cd0 <e19679#> {e53} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b80ba300a0 <e4091> {e55}
    1:2:2:1:2:1: CONST 0x55b80ba2f4a0 <e4076> {e55} @dt=0x55b80ba1d930@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x55b80ba2ffe0 <e19710#> {e55} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: ADD 0x55b80ba2ff20 <e19727#> {e55} @dt=0x55b80bbb5950@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb89df0 <e21213#> {e55} @dt=0x55b80bbb5950@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb89f10 <e21217#> {e55} @dt=0x55b80bbb5950@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8a030 <e19709#> {e55} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba30b90 <e4108> {e56}
    1:2:2:1:2:1: CONST 0x55b80ba30290 <e4097> {e56} @dt=0x55b80ba1d930@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x55b80ba30ad0 <e19733#> {e56} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: ADD 0x55b80ba30a10 <e19741#> {e56} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8a150 <e19734#> {e56} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8a270 <e19735#> {e56} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8a390 <e19732#> {e56} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba31980 <e4129> {e57}
    1:2:2:1:2:1: CONST 0x55b80ba30d80 <e4114> {e57} @dt=0x55b80ba1d930@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x55b80ba318c0 <e19743#> {e57} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SUB 0x55b80ba31800 <e19760#> {e57} @dt=0x55b80bbb5950@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8a4b0 <e21221#> {e57} @dt=0x55b80bbb5950@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8a5d0 <e21225#> {e57} @dt=0x55b80bbb5950@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8a6f0 <e19742#> {e57} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba32470 <e4146> {e58}
    1:2:2:1:2:1: CONST 0x55b80ba31b70 <e4135> {e58} @dt=0x55b80ba1d930@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x55b80ba323b0 <e19766#> {e58} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: SUB 0x55b80ba322f0 <e19774#> {e58} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8a810 <e19767#> {e58} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8a930 <e19768#> {e58} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8aa50 <e19765#> {e58} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba32f60 <e4163> {e59}
    1:2:2:1:2:1: CONST 0x55b80ba32660 <e4152> {e59} @dt=0x55b80ba1d930@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x55b80ba32ea0 <e19776#> {e59} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: AND 0x55b80ba32de0 <e19784#> {e59} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8ab70 <e19777#> {e59} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8ac90 <e19778#> {e59} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8adb0 <e19775#> {e59} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba33a50 <e4180> {e60}
    1:2:2:1:2:1: CONST 0x55b80ba33150 <e4169> {e60} @dt=0x55b80ba1d930@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x55b80ba33990 <e19786#> {e60} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: OR 0x55b80ba338d0 <e19794#> {e60} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8aed0 <e19787#> {e60} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8aff0 <e19788#> {e60} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8b110 <e19785#> {e60} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba34540 <e4197> {e61}
    1:2:2:1:2:1: CONST 0x55b80ba33c40 <e4186> {e61} @dt=0x55b80ba1d930@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x55b80ba34480 <e19796#> {e61} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: XNOR 0x55b80ba343c0 <e19804#> {e61} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb8b230 <e19797#> {e61} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb8b350 <e19798#> {e61} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8b470 <e19795#> {e61} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba351b0 <e4216> {e62}
    1:2:2:1:2:1: CONST 0x55b80ba34730 <e4203> {e62} @dt=0x55b80ba1d930@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x55b80ba350f0 <e19806#> {e62} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: NOT 0x55b80ba35030 <e19815#> {e62} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: OR 0x55b80ba34f30 <e19816#> {e62} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb8b590 <e19807#> {e62} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b80bb8b6b0 <e19808#> {e62} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8b7d0 <e19805#> {e62} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba38040 <e4310> {e63}
    1:2:2:1:2:1: CONST 0x55b80ba353a0 <e4222> {e63} @dt=0x55b80ba1d930@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x55b80ba37f80 <e19818#> {e63} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: COND 0x55b80ba37ec0 <e19863#> {e63} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x55b80bbe0800 <e19838#> {e63} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb8b8f0 <e21229#> {e63} @dt=0x55b80bbb5950@(G/sw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b80bb8ba10 <e21233#> {e63} @dt=0x55b80bbb5950@(G/sw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55b80ba37030 <e4303> {e63} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55b80ba36e50 <e4274> {e63} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55b80ba36820 <e4260> {e63} @dt=0x55b80ba368e0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55b80ba36510 <e4247> {e63} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55b80ba36110 <e4248> {e63} @dt=0x55b80b973460@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55b80ba36b80 <e4261> {e63} @dt=0x55b80b9c6b10@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55b80ba370f0 <e4275> {e63} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55b80ba37ce0 <e4304> {e63} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55b80ba379d0 <e4294> {e63} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55b80ba375d0 <e4295> {e63} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b80bb8bb30 <e19817#> {e63} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba3ab80 <e4401> {e64}
    1:2:2:1:2:1: CONST 0x55b80ba38230 <e4316> {e64} @dt=0x55b80ba1d930@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x55b80ba3aac0 <e19865#> {e64} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: COND 0x55b80ba3aa00 <e19892#> {e64} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1:1: LT 0x55b80ba389f0 <e4393> {e64} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb8bc50 <e19866#> {e64} @dt=0x55b80ba08e30@(nw32)  input_1 [RV] <- VAR 0x55b80ba09330 <e18936#> {e5} @dt=0x55b80ba08e30@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b80bb8bd70 <e19867#> {e64} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55b80ba39b70 <e4394> {e64} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55b80ba39990 <e4365> {e64} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55b80ba393b0 <e4351> {e64} @dt=0x55b80ba368e0@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55b80ba390a0 <e4337> {e64} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55b80ba38ca0 <e4338> {e64} @dt=0x55b80b973460@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55b80ba396c0 <e4352> {e64} @dt=0x55b80b9c6b10@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55b80ba39c30 <e4366> {e64} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55b80ba3a820 <e4395> {e64} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55b80ba3a510 <e4385> {e64} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55b80ba3a110 <e4386> {e64} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b80bb8be90 <e19864#> {e64} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba3b420 <e4414> {e65}
    1:2:2:1:2:1: CONST 0x55b80ba3ad70 <e4407> {e65} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x55b80ba3b360 <e19894#> {e65} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb8bfb0 <e19895#> {e65} @dt=0x55b80ba0a070@(nw32)  input_2 [RV] <- VAR 0x55b80ba0a570 <e18944#> {e6} @dt=0x55b80ba0a070@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bb8c0d0 <e19893#> {e65} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba3c210 <e4440> {e66}
    1:2:2:1:2:2: ASSIGN 0x55b80ba3c150 <e19897#> {e66} @dt=0x55b80ba0b2f0@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x55b80ba3bf70 <e4437> {e66} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba3bc60 <e4429> {e66} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x55b80ba3b860 <e4430> {e66} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b80bb8c1f0 <e19896#> {e66} @dt=0x55b80ba0b2f0@(nw32)  ALU_output [LV] => VAR 0x55b80ba0b7f0 <e18952#> {e8} @dt=0x55b80ba0b2f0@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80ba3cfa0 <e19907#> {e68} @dt=0x55b80ba0c530@(nw32)
    1:2:2:1:1: SEL 0x55b80bbe1750 <e19929#> {e68} @dt=0x55b80b9c7360@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55b80bb8c310 <e19920#> {e68} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55b80bbe19e0 <e19947#> {e68} @dt=0x55b80bbe1900@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x55b80bbe1500 <e19922#> {e68} @dt=0x55b80bbda450@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55b80bb8c430 <e19906#> {e68} @dt=0x55b80ba0c530@(nw32)  ALU_HI_output [LV] => VAR 0x55b80ba0ca30 <e18960#> {e9} @dt=0x55b80ba0c530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80ba3dcc0 <e19953#> {e69} @dt=0x55b80ba0d7d0@(nw32)
    1:2:2:1:1: SEL 0x55b80bbe1f60 <e19975#> {e69} @dt=0x55b80b9c7360@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55b80bb8c550 <e19966#> {e69} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b80ba14170 <e19016#> {e19} @dt=0x55b80ba13cb0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55b80bbe21f0 <e19994#> {e69} @dt=0x55b80bbe1900@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x55b80bbe1d10 <e19968#> {e69} @dt=0x55b80bbda450@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55b80bb8c670 <e19952#> {e69} @dt=0x55b80ba0d7d0@(nw32)  ALU_LO_output [LV] => VAR 0x55b80ba0dcb0 <e18968#> {e10} @dt=0x55b80ba0d7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x55b80ba3ee70 <e10626> {f1}  And_Gate  L3
    1:2: VAR 0x55b80ba3f380 <e18915#> {f3} @dt=0x55b80ba3f2a0@(nw1)  input_A INPUT PORT
    1:2: VAR 0x55b80ba3f8a0 <e18918#> {f4} @dt=0x55b80ba3f7c0@(nw1)  input_B INPUT PORT
    1:2: VAR 0x55b80ba3fe00 <e18921#> {f6} @dt=0x55b80ba3fd20@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba404e0 <e18923#> {f8} @dt=0x55b80ba3fd20@(nw1)
    1:2:1: LOGAND 0x55b80ba40420 <e4530> {f8} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1: VARREF 0x55b80bb85170 <e18924#> {f8} @dt=0x55b80ba3f2a0@(nw1)  input_A [RV] <- VAR 0x55b80ba3f380 <e18915#> {f3} @dt=0x55b80ba3f2a0@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b80bb85290 <e18925#> {f8} @dt=0x55b80ba3f7c0@(nw1)  input_B [RV] <- VAR 0x55b80ba3f8a0 <e18918#> {f4} @dt=0x55b80ba3f7c0@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b80bb853b0 <e18922#> {f8} @dt=0x55b80ba3fd20@(nw1)  output_C [LV] => VAR 0x55b80ba3fe00 <e18921#> {f6} @dt=0x55b80ba3fd20@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x55b80ba486c0 <e10627> {g1}  Control_Unit  L3
    1:2: VAR 0x55b80ba4cc40 <e17463#> {g3} @dt=0x55b80ba4b340@(nw32)  instruction INPUT PORT
    1:2: VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2: VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x55b80ba51540 <e17503#> {g17} @dt=0x55b80ba51040@(nw6)  op VAR
    1:2: VAR 0x55b80ba52660 <e17511#> {g18} @dt=0x55b80ba52160@(nw5)  rt VAR
    1:2: VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2: ALWAYS 0x55b80ba84150 <e6040> {g21} [always_comb]
    1:2:2: BEGIN 0x55b80ba53780 <e4734> {g21} [UNNAMED]
    1:2:2:1: ASSIGN 0x55b80ba54290 <e17526#> {g22} @dt=0x55b80ba51040@(nw6)
    1:2:2:1:1: SEL 0x55b80bbc7e20 <e17547#> {g22} @dt=0x55b80ba1d930@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b80bb7d250 <e17538#> {g22} @dt=0x55b80ba4b340@(nw32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e17463#> {g3} @dt=0x55b80ba4b340@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b80bbc80b0 <e17566#> {g22} @dt=0x55b80bbbfd10@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x55b80bbc7bd0 <e17540#> {g22} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55b80bb7d370 <e17525#> {g22} @dt=0x55b80ba51040@(nw6)  op [LV] => VAR 0x55b80ba51540 <e17503#> {g17} @dt=0x55b80ba51040@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x55b80ba54e10 <e17572#> {g23} @dt=0x55b80ba52160@(nw5)
    1:2:2:1:1: SEL 0x55b80bbc8630 <e17594#> {g23} @dt=0x55b80ba8c4c0@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b80bb7d490 <e17585#> {g23} @dt=0x55b80ba4b340@(nw32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e17463#> {g3} @dt=0x55b80ba4b340@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b80bbc88c0 <e17613#> {g23} @dt=0x55b80bbbfd10@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x55b80bbc83e0 <e17587#> {g23} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x55b80bb7d5b0 <e17571#> {g23} @dt=0x55b80ba52160@(nw5)  rt [LV] => VAR 0x55b80ba52660 <e17511#> {g18} @dt=0x55b80ba52160@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x55b80ba55990 <e17619#> {g24} @dt=0x55b80ba53180@(nw6)
    1:2:2:1:1: SEL 0x55b80bbc8e40 <e17641#> {g24} @dt=0x55b80ba1d930@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b80bb7d6d0 <e17632#> {g24} @dt=0x55b80ba4b340@(nw32)  instruction [RV] <- VAR 0x55b80ba4cc40 <e17463#> {g3} @dt=0x55b80ba4b340@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b80bbc90d0 <e17660#> {g24} @dt=0x55b80bbbfd10@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x55b80bbc8bf0 <e17634#> {g24} @dt=0x55b80bbc7d40@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55b80bb7d7f0 <e17618#> {g24} @dt=0x55b80ba53180@(nw6)  funct [LV] => VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1: CASE 0x55b80ba4b060 <e6038> {g25}
    1:2:2:1:1: VARREF 0x55b80bb7d910 <e17665#> {g25} @dt=0x55b80ba51040@(nw6)  op [RV] <- VAR 0x55b80ba51540 <e17503#> {g17} @dt=0x55b80ba51040@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x55b80ba5b670 <e4973> {g26}
    1:2:2:1:2:1: CONST 0x55b80ba55d20 <e4808> {g26} @dt=0x55b80ba1d930@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x55b80ba56030 <e4809> {g26} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba566b0 <e17667#> {g27} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbc94e0 <e17680#> {g27} @dt=0x55b80ba4cea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7da30 <e17666#> {g27} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba56c50 <e17682#> {g28} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbc9810 <e17695#> {g28} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7db50 <e17681#> {g28} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba571f0 <e17697#> {g29} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbc9b40 <e17710#> {g29} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7dc70 <e17696#> {g29} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba57790 <e17712#> {g30} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbc9e70 <e17725#> {g30} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7dd90 <e17711#> {g30} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba57d30 <e17727#> {g31} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbca1a0 <e17740#> {g31} @dt=0x55b80ba4e260@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7deb0 <e17726#> {g31} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba582d0 <e17742#> {g32} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbca4d0 <e17755#> {g32} @dt=0x55b80ba4e780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7dfd0 <e17741#> {g32} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5a070 <e17757#> {g33} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55b80ba59f70 <e4933> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x55b80ba59890 <e4929> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x55b80ba591b0 <e4914> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x55b80ba58ad0 <e4899> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x55b80bb7e0f0 <e17758#> {g33} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x55b80ba58800 <e4885> {g33} @dt=0x55b80ba1d930@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x55b80ba590f0 <e4900> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x55b80bb7e210 <e17763#> {g33} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x55b80ba58e20 <e4896> {g33} @dt=0x55b80ba1d930@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x55b80ba597d0 <e4915> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x55b80bb7e330 <e17768#> {g33} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b80ba59500 <e4911> {g33} @dt=0x55b80ba1d930@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x55b80ba59eb0 <e4930> {g33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55b80bb7e450 <e17773#> {g33} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b80ba59be0 <e4926> {g33} @dt=0x55b80ba1d930@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7e570 <e17756#> {g33} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5a3f0 <e17779#> {g34} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x55b80bb7e690 <e17780#> {g34} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7e7b0 <e17778#> {g34} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5b440 <e17782#> {g35} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55b80ba5b340 <e4970> {g35} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55b80ba5ac30 <e4966> {g35} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55b80bb7e8d0 <e17783#> {g35} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x55b80ba5a960 <e4952> {g35} @dt=0x55b80ba1d930@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x55b80ba5b280 <e4967> {g35} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55b80bb7e9f0 <e17788#> {g35} @dt=0x55b80ba53180@(nw6)  funct [RV] <- VAR 0x55b80ba53600 <e17519#> {g19} @dt=0x55b80ba53180@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b80ba5afb0 <e4963> {g35} @dt=0x55b80ba1d930@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7eb10 <e17781#> {g35} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba5f830 <e5080> {g38}
    1:2:2:1:2:1: CONST 0x55b80ba5b730 <e4979> {g38} @dt=0x55b80ba1d930@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x55b80ba5ba80 <e4980> {g38} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5c160 <e17794#> {g39} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcad40 <e17807#> {g39} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ec30 <e17793#> {g39} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5c7f0 <e17809#> {g40} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcb070 <e17822#> {g40} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ed50 <e17808#> {g40} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5ce40 <e17824#> {g41} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcb3a0 <e17837#> {g41} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ee70 <e17823#> {g41} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5d490 <e17839#> {g42} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcb6d0 <e17852#> {g42} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ef90 <e17838#> {g42} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5db20 <e17854#> {g43} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcba00 <e17867#> {g43} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f0b0 <e17853#> {g43} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5e170 <e17869#> {g44} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcbd30 <e17882#> {g44} @dt=0x55b80ba4e780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f1d0 <e17868#> {g44} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5e800 <e17884#> {g45} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcc060 <e17897#> {g45} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f2f0 <e17883#> {g45} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5ee50 <e17899#> {g46} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba5eb80 <e5065> {g46} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f410 <e17898#> {g46} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba5f550 <e17901#> {g47} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcc390 <e17914#> {g47} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f530 <e17900#> {g47} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba63a50 <e5187> {g55}
    1:2:2:1:2:1: CONST 0x55b80ba5f8f0 <e5086> {g55} @dt=0x55b80ba1d930@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x55b80ba5fc40 <e5087> {g55} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba602f0 <e17916#> {g56} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcc6c0 <e17929#> {g56} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f650 <e17915#> {g56} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba60980 <e17931#> {g57} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcc9f0 <e17944#> {g57} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f770 <e17930#> {g57} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba60fd0 <e17946#> {g58} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbccd20 <e17959#> {g58} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f890 <e17945#> {g58} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba61620 <e17961#> {g59} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcd050 <e17974#> {g59} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7f9b0 <e17960#> {g59} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba61cb0 <e17976#> {g60} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcd380 <e17989#> {g60} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7fad0 <e17975#> {g60} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba62440 <e17991#> {g61} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcd6b0 <e18004#> {g61} @dt=0x55b80ba4e780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7fbf0 <e17990#> {g61} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba62ad0 <e18006#> {g62} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcd9e0 <e18019#> {g62} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7fd10 <e18005#> {g62} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba63120 <e18021#> {g63} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba62e50 <e5172> {g63} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7fe30 <e18020#> {g63} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba63820 <e18023#> {g64} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcdd10 <e18036#> {g64} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ff50 <e18022#> {g64} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba67ac0 <e5294> {g67}
    1:2:2:1:2:1: CONST 0x55b80ba63b10 <e5193> {g67} @dt=0x55b80ba1d930@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x55b80ba63e60 <e5194> {g67} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba644a0 <e18038#> {g68} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbce040 <e18051#> {g68} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80070 <e18037#> {g68} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba64b30 <e18053#> {g69} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbce370 <e18066#> {g69} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80190 <e18052#> {g69} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba65180 <e18068#> {g70} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbce6a0 <e18081#> {g70} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb802b0 <e18067#> {g70} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba657d0 <e18083#> {g71} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbce9d0 <e18096#> {g71} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb803d0 <e18082#> {g71} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba65e60 <e18098#> {g72} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbced00 <e18111#> {g72} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb804f0 <e18097#> {g72} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba664b0 <e18113#> {g73} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcf030 <e18126#> {g73} @dt=0x55b80ba4e780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80610 <e18112#> {g73} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba66b40 <e18128#> {g74} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcf360 <e18141#> {g74} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80730 <e18127#> {g74} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba67190 <e18143#> {g75} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba66ec0 <e5279> {g75} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80850 <e18142#> {g75} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba67890 <e18145#> {g76} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcf690 <e18158#> {g76} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80970 <e18144#> {g76} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba6bbd0 <e5401> {g80}
    1:2:2:1:2:1: CONST 0x55b80ba67b80 <e5300> {g80} @dt=0x55b80ba1d930@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x55b80ba67ed0 <e5301> {g80} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba685b0 <e18160#> {g81} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcf9c0 <e18173#> {g81} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80a90 <e18159#> {g81} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba68c40 <e18175#> {g82} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbcfcf0 <e18188#> {g82} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80bb0 <e18174#> {g82} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba69290 <e18190#> {g83} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd0020 <e18203#> {g83} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80cd0 <e18189#> {g83} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba698e0 <e18205#> {g84} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd0350 <e18218#> {g84} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80df0 <e18204#> {g84} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba69f70 <e18220#> {g85} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd0680 <e18233#> {g85} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb80f10 <e18219#> {g85} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6a5c0 <e18235#> {g86} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd09b0 <e18248#> {g86} @dt=0x55b80ba4e780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81030 <e18234#> {g86} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6ac50 <e18250#> {g87} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd0ce0 <e18263#> {g87} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81150 <e18249#> {g87} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6b2a0 <e18265#> {g88} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba6afd0 <e5386> {g88} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81270 <e18264#> {g88} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6b9a0 <e18267#> {g89} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd1010 <e18280#> {g89} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81390 <e18266#> {g89} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba6fd50 <e5508> {g91}
    1:2:2:1:2:1: CONST 0x55b80ba6bc90 <e5407> {g91} @dt=0x55b80ba1d930@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x55b80ba6bfe0 <e5408> {g91} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6c6c0 <e18282#> {g92} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd1340 <e18295#> {g92} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb814b0 <e18281#> {g92} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6cd50 <e18297#> {g93} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd1670 <e18310#> {g93} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb815d0 <e18296#> {g93} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6d3a0 <e18312#> {g94} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd19a0 <e18325#> {g94} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb816f0 <e18311#> {g94} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6d9f0 <e18327#> {g95} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd1cd0 <e18340#> {g95} @dt=0x55b80ba4dd40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81810 <e18326#> {g95} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6e080 <e18342#> {g96} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2000 <e18355#> {g96} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81930 <e18341#> {g96} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6e6d0 <e18357#> {g97} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2330 <e18370#> {g97} @dt=0x55b80ba4e780@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81a50 <e18356#> {g97} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6ed60 <e18372#> {g98} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2660 <e18385#> {g98} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81b70 <e18371#> {g98} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6f3b0 <e18387#> {g99} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba6f0e0 <e5493> {g99} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81c90 <e18386#> {g99} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba6fab0 <e18389#> {g100} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2990 <e18402#> {g100} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81db0 <e18388#> {g100} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba73f30 <e5615> {g105}
    1:2:2:1:2:1: CONST 0x55b80ba6fe10 <e5514> {g105} @dt=0x55b80ba1d930@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x55b80ba70160 <e5515> {g105} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba70810 <e18404#> {g106} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2cc0 <e18417#> {g106} @dt=0x55b80ba4cea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81ed0 <e18403#> {g106} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba70f40 <e18419#> {g107} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd2ff0 <e18432#> {g107} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb81ff0 <e18418#> {g107} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba71590 <e18434#> {g108} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd3320 <e18447#> {g108} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82110 <e18433#> {g108} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba71be0 <e18449#> {g109} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd3650 <e18462#> {g109} @dt=0x55b80ba4dd40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82230 <e18448#> {g109} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba72270 <e18464#> {g110} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd3980 <e18477#> {g110} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82350 <e18463#> {g110} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba728c0 <e18479#> {g111} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd3cb0 <e18492#> {g111} @dt=0x55b80ba4e780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82470 <e18478#> {g111} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba72f50 <e18494#> {g112} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd3fe0 <e18507#> {g112} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82590 <e18493#> {g112} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba735a0 <e18509#> {g113} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba732d0 <e5600> {g113} @dt=0x55b80ba1d930@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb826b0 <e18508#> {g113} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba73c50 <e18511#> {g114} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd4310 <e18524#> {g114} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb827d0 <e18510#> {g114} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba780c0 <e5722> {g123}
    1:2:2:1:2:1: CONST 0x55b80ba73ff0 <e5621> {g123} @dt=0x55b80ba1d930@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x55b80ba74340 <e5622> {g123} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba749f0 <e18526#> {g124} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd4640 <e18539#> {g124} @dt=0x55b80ba4cea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb828f0 <e18525#> {g124} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba75080 <e18541#> {g125} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd4970 <e18554#> {g125} @dt=0x55b80ba4d300@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82a10 <e18540#> {g125} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba756d0 <e18556#> {g126} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd4ca0 <e18569#> {g126} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82b30 <e18555#> {g126} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba75d20 <e18571#> {g127} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd4fd0 <e18584#> {g127} @dt=0x55b80ba4dd40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82c50 <e18570#> {g127} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba763b0 <e18586#> {g128} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd5300 <e18599#> {g128} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82d70 <e18585#> {g128} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba76a00 <e18601#> {g129} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd5630 <e18614#> {g129} @dt=0x55b80ba4e780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82e90 <e18600#> {g129} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba77090 <e18616#> {g130} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd5960 <e18629#> {g130} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb82fb0 <e18615#> {g130} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba776e0 <e18631#> {g131} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba77410 <e5707> {g131} @dt=0x55b80ba1d930@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb830d0 <e18630#> {g131} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba77de0 <e18633#> {g132} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd5c90 <e18646#> {g132} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb831f0 <e18632#> {g132} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba7c250 <e5829> {g139}
    1:2:2:1:2:1: CONST 0x55b80ba78180 <e5728> {g139} @dt=0x55b80ba1d930@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x55b80ba784d0 <e5729> {g139} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba78b80 <e18648#> {g140} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd5fc0 <e18661#> {g140} @dt=0x55b80ba4cea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83310 <e18647#> {g140} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba79210 <e18663#> {g141} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd62f0 <e18676#> {g141} @dt=0x55b80ba4d300@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83430 <e18662#> {g141} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba79860 <e18678#> {g142} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd6620 <e18691#> {g142} @dt=0x55b80ba4d820@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83550 <e18677#> {g142} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba79eb0 <e18693#> {g143} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd6950 <e18706#> {g143} @dt=0x55b80ba4dd40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83670 <e18692#> {g143} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7a540 <e18708#> {g144} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd6c80 <e18721#> {g144} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83790 <e18707#> {g144} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7ab90 <e18723#> {g145} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd6fb0 <e18736#> {g145} @dt=0x55b80ba4e780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb838b0 <e18722#> {g145} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7b220 <e18738#> {g146} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd72e0 <e18751#> {g146} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb839d0 <e18737#> {g146} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7b870 <e18753#> {g147} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba7b5a0 <e5814> {g147} @dt=0x55b80ba1d930@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83af0 <e18752#> {g147} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7bf70 <e18755#> {g148} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd7610 <e18768#> {g148} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83c10 <e18754#> {g148} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba802b0 <e5936> {g156}
    1:2:2:1:2:1: CONST 0x55b80ba7c310 <e5835> {g156} @dt=0x55b80ba1d930@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x55b80ba7c660 <e5836> {g156} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7cd10 <e18770#> {g157} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd7940 <e18783#> {g157} @dt=0x55b80ba4cea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83d30 <e18769#> {g157} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7d3a0 <e18785#> {g158} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd7c70 <e18798#> {g158} @dt=0x55b80ba4d300@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83e50 <e18784#> {g158} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7d9f0 <e18800#> {g159} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd7fa0 <e18813#> {g159} @dt=0x55b80ba4d820@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb83f70 <e18799#> {g159} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7e040 <e18815#> {g160} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd82d0 <e18828#> {g160} @dt=0x55b80ba4dd40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84090 <e18814#> {g160} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7e6d0 <e18830#> {g161} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd8600 <e18843#> {g161} @dt=0x55b80ba4e260@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb841b0 <e18829#> {g161} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7ed20 <e18845#> {g162} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd8930 <e18858#> {g162} @dt=0x55b80ba4e780@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb842d0 <e18844#> {g162} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7f3b0 <e18860#> {g163} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd8c60 <e18873#> {g163} @dt=0x55b80ba4eca0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb843f0 <e18859#> {g163} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba7fa00 <e18875#> {g164} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba7f730 <e5921> {g164} @dt=0x55b80ba1d930@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84510 <e18874#> {g164} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba80100 <e18877#> {g165} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbd8f90 <e18890#> {g165} @dt=0x55b80ba502c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84630 <e18876#> {g165} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba84010 <e6037> {g170}
    1:2:2:1:2:2: BEGIN 0x55b80ba80430 <e5937> {g170} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba80ae0 <e18892#> {g171} @dt=0x55b80ba4cea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba80810 <e5946> {g171} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84750 <e18891#> {g171} @dt=0x55b80ba4cea0@(nw1)  register_write [LV] => VAR 0x55b80ba4cf80 <e17471#> {g5} @dt=0x55b80ba4cea0@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba81170 <e18894#> {g172} @dt=0x55b80ba4d300@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba80ea0 <e5956> {g172} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84870 <e18893#> {g172} @dt=0x55b80ba4d300@(nw1)  memory_to_register [LV] => VAR 0x55b80ba4d3e0 <e17474#> {g6} @dt=0x55b80ba4d300@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba817c0 <e18896#> {g173} @dt=0x55b80ba4d820@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba814f0 <e5967> {g173} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84990 <e18895#> {g173} @dt=0x55b80ba4d820@(nw1)  memory_write [LV] => VAR 0x55b80ba4d900 <e17477#> {g7} @dt=0x55b80ba4d820@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba81e10 <e18898#> {g174} @dt=0x55b80ba4dd40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba81b40 <e5978> {g174} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84ab0 <e18897#> {g174} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B [LV] => VAR 0x55b80ba4de20 <e17480#> {g8} @dt=0x55b80ba4dd40@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba824a0 <e18900#> {g175} @dt=0x55b80ba4e260@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba821d0 <e5989> {g175} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84bd0 <e18899#> {g175} @dt=0x55b80ba4e260@(nw1)  register_destination [LV] => VAR 0x55b80ba4e340 <e17483#> {g9} @dt=0x55b80ba4e260@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba82af0 <e18902#> {g176} @dt=0x55b80ba4e780@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba82820 <e6000> {g176} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84cf0 <e18901#> {g176} @dt=0x55b80ba4e780@(nw1)  branch [LV] => VAR 0x55b80ba4e860 <e17486#> {g10} @dt=0x55b80ba4e780@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba83180 <e18904#> {g177} @dt=0x55b80ba4eca0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba82eb0 <e6011> {g177} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84e10 <e18903#> {g177} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write [LV] => VAR 0x55b80ba4ed80 <e17489#> {g11} @dt=0x55b80ba4eca0@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba837d0 <e18906#> {g178} @dt=0x55b80ba4f9c0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba83500 <e6022> {g178} @dt=0x55b80ba1d930@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb84f30 <e18905#> {g178} @dt=0x55b80ba4f9c0@(nw6)  ALU_function [LV] => VAR 0x55b80ba4fe40 <e17492#> {g12} @dt=0x55b80ba4f9c0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba83ed0 <e18908#> {g179} @dt=0x55b80ba502c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80ba83c00 <e6033> {g179} @dt=0x55b80b9c6b10@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb85050 <e18907#> {g179} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55b80ba503a0 <e17500#> {g13} @dt=0x55b80ba502c0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x55b80ba86620 <e10628> {h1}  Comparator  L3
    1:2: VAR 0x55b80ba87770 <e17216#> {h3} @dt=0x55b80ba872f0@(nw6)  op INPUT PORT
    1:2: VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2: VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2: VAR 0x55b80ba8adf0 <e17240#> {h6} @dt=0x55b80ba8a910@(nw32)  b INPUT PORT
    1:2: VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x55b80ba94580 <e6399> {h9} [always_comb]
    1:2:2: BEGIN 0x55b80ba8b5b0 <e6169> {h9} [UNNAMED]
    1:2:2:1: CASE 0x55b80ba8b930 <e6171> {h10}
    1:2:2:1:1: VARREF 0x55b80bb71850 <e17249#> {h10} @dt=0x55b80ba872f0@(nw6)  op [RV] <- VAR 0x55b80ba87770 <e17216#> {h3} @dt=0x55b80ba872f0@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba8fa30 <e6277> {h11}
    1:2:2:1:2:1: CONST 0x55b80ba8bb10 <e6178> {h11} @dt=0x55b80ba1d930@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x55b80ba8be80 <e6179> {h11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x55b80ba8f850 <e6275> {h12}
    1:2:2:1:2:2:1:1: LOGOR 0x55b80ba8cd30 <e6276> {h12} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55b80ba8c650 <e6202> {h12} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55b80bb7b990 <e17334#> {h12} @dt=0x55b80ba88490@(nw5)  rt [RV] <- VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x55b80ba8c310 <e6188> {h12} @dt=0x55b80ba8c4c0@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x55b80ba8cc70 <e6203> {h12} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55b80bb7bab0 <e17339#> {h12} @dt=0x55b80ba88490@(nw5)  rt [RV] <- VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b80ba8c980 <e6199> {h12} @dt=0x55b80ba8c4c0@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x55b80ba8ce70 <e6205> {h12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x55b80ba8dae0 <e17251#> {h13} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x55b80bbc5b60 <e17270#> {h13} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x55b80bb7bbd0 <e21237#> {h13} @dt=0x55b80bbb5950@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55b80ba8d630 <e21241#> {h13} @dt=0x55b80bbb5950@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x55b80bb7bcf0 <e17250#> {h13} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x55b80ba8f780 <e6273> {h15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x55b80ba8e8e0 <e6274> {h15} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x55b80ba8e200 <e6249> {h15} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x55b80bb7be10 <e17324#> {h15} @dt=0x55b80ba88490@(nw5)  rt [RV] <- VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x55b80ba8df10 <e6235> {h15} @dt=0x55b80ba8c4c0@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x55b80ba8e820 <e6250> {h15} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x55b80bb7bf30 <e17329#> {h15} @dt=0x55b80ba88490@(nw5)  rt [RV] <- VAR 0x55b80ba88970 <e17224#> {h4} @dt=0x55b80ba88490@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x55b80ba8e530 <e6246> {h15} @dt=0x55b80ba8c4c0@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x55b80ba8ea20 <e6252> {h15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x55b80ba8f640 <e17288#> {h16} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x55b80bbc6160 <e17307#> {h16} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x55b80bb7c050 <e21245#> {h16} @dt=0x55b80bbb5950@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x55b80ba8f190 <e21249#> {h16} @dt=0x55b80bbb5950@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x55b80bb7c170 <e17287#> {h16} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba907d0 <e6296> {h19}
    1:2:2:1:2:1: CONST 0x55b80ba8faf0 <e6283> {h19} @dt=0x55b80ba1d930@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x55b80ba8fe60 <e6284> {h19} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba905c0 <e17345#> {h20} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x55b80ba904c0 <e6293> {h20} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb7c290 <e17346#> {h20} @dt=0x55b80ba896d0@(nw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b80bb7c3b0 <e17347#> {h20} @dt=0x55b80ba8a910@(nw32)  b [RV] <- VAR 0x55b80ba8adf0 <e17240#> {h6} @dt=0x55b80ba8a910@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7c4d0 <e17344#> {h20} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba915a0 <e6315> {h22}
    1:2:2:1:2:1: CONST 0x55b80ba90890 <e6302> {h22} @dt=0x55b80ba1d930@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x55b80ba90c30 <e6303> {h22} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba91390 <e17353#> {h23} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x55b80ba91290 <e6312> {h23} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb7c5f0 <e17354#> {h23} @dt=0x55b80ba896d0@(nw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b80bb7c710 <e17355#> {h23} @dt=0x55b80ba8a910@(nw32)  b [RV] <- VAR 0x55b80ba8adf0 <e17240#> {h6} @dt=0x55b80ba8a910@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7c830 <e17352#> {h23} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba92860 <e6344> {h25}
    1:2:2:1:2:1: CONST 0x55b80ba91660 <e6321> {h25} @dt=0x55b80ba1d930@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x55b80ba91a00 <e6322> {h25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba92650 <e17361#> {h26} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x55b80bbc6ca0 <e17380#> {h26} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb7c950 <e21253#> {h26} @dt=0x55b80bbb5950@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x55b80ba921a0 <e21257#> {h26} @dt=0x55b80bbb5950@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ca70 <e17360#> {h26} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba93a50 <e6373> {h28}
    1:2:2:1:2:1: CONST 0x55b80ba92920 <e6350> {h28} @dt=0x55b80ba1d930@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x55b80ba92cc0 <e6351> {h28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba93910 <e17398#> {h29} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x55b80bbc72a0 <e17417#> {h29} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b80bb7cb90 <e21261#> {h29} @dt=0x55b80bbb5950@(G/sw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x55b80ba93460 <e21265#> {h29} @dt=0x55b80bbb5950@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7ccb0 <e17397#> {h29} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80ba94440 <e6386> {h31}
    1:2:2:1:2:2: BEGIN 0x55b80ba93c00 <e6374> {h31} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b80ba94300 <e17435#> {h32} @dt=0x55b80ba8b250@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b80bbc77c0 <e17448#> {h32} @dt=0x55b80ba8b250@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b80bb7cdd0 <e17434#> {h32} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1:2: ASSIGNW 0x55b80ba94c30 <e17454#> {h36} @dt=0x55b80ba8b250@(nw1)
    1:2:1: EQ 0x55b80ba94b30 <e6396> {h36} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1: VARREF 0x55b80bb7cef0 <e17455#> {h36} @dt=0x55b80ba896d0@(nw32)  a [RV] <- VAR 0x55b80ba89bb0 <e17232#> {h5} @dt=0x55b80ba896d0@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b80bb7d010 <e17456#> {h36} @dt=0x55b80ba8a910@(nw32)  b [RV] <- VAR 0x55b80ba8adf0 <e17240#> {h6} @dt=0x55b80ba8a910@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x55b80bb7d130 <e17453#> {h36} @dt=0x55b80ba8b250@(nw1)  c [LV] => VAR 0x55b80ba8b330 <e17248#> {h7} @dt=0x55b80ba8b250@(nw1)  c OUTPUT PORT
    1: MODULE 0x55b80ba9b2a0 <e10629> {i1}  Hazard_Unit  L3
    1:2: VAR 0x55b80ba9b710 <e16920#> {i2} @dt=0x55b80ba9b630@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x55b80baa0e80 <e16955#> {i7} @dt=0x55b80baa0980@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b80baa13e0 <e16963#> {i8} @dt=0x55b80baa1300@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b80baa1940 <e16966#> {i9} @dt=0x55b80baa1860@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b80baa3160 <e16977#> {i11} @dt=0x55b80baa3080@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b80baa4920 <e16983#> {i13} @dt=0x55b80baa4440@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x55b80baa4f20 <e16991#> {i14} @dt=0x55b80baa4e40@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x55b80baa5530 <e16994#> {i15} @dt=0x55b80baa5450@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x55b80baa5b00 <e16997#> {i17} @dt=0x55b80baa5a20@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x55b80baa6050 <e17000#> {i18} @dt=0x55b80baa5f70@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x55b80baa6630 <e17003#> {i19} @dt=0x55b80baa6550@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x55b80baa6c40 <e17006#> {i20} @dt=0x55b80baa6b60@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x55b80baa7230 <e17009#> {i21} @dt=0x55b80baa7150@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x55b80baa8520 <e17012#> {i22} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x55b80baa9850 <e17020#> {i23} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x55b80baa9d50 <e17028#> {i26} @dt=0x55b80baa9c70@(nw1)  lwstall VAR
    1:2: VAR 0x55b80baaa180 <e17031#> {i27} @dt=0x55b80baaa0a0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x55b80bab85f0 <e7139> {i29} [always_comb]
    1:2:2: BEGIN 0x55b80baaa430 <e6772> {i29} [UNNAMED]
    1:2:2:1: IF 0x55b80baae050 <e6859> {i31}
    1:2:2:1:1: LOGAND 0x55b80baab400 <e6860> {i31} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b80baab170 <e6796> {i31} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b80baaaba0 <e6791> {i31} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b80bbc48c0 <e17066#> {i31} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b80bb76ba0 <e17064#> {i31} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b80baaa8b0 <e6782> {i31} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b80baab070 <e6792> {i31} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b80bb76cc0 <e17067#> {i31} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b80bb76de0 <e17068#> {i31} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb76f00 <e17073#> {i31} @dt=0x55b80baa35e0@(nw1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80baab5d0 <e6799> {i31} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55b80baabc80 <e17033#> {i32} @dt=0x55b80baa8040@(nw2)
    1:2:2:1:2:1:1: CONST 0x55b80baab990 <e6807> {i32} @dt=0x55b80baabb40@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x55b80bb77020 <e17032#> {i32} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e17012#> {i22} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55b80baadf80 <e6857> {i33}
    1:2:2:1:3:1: LOGAND 0x55b80baaccb0 <e6858> {i33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x55b80baaca00 <e6832> {i33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x55b80baac3e0 <e6827> {i33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x55b80bbc4640 <e17048#> {i33} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x55b80bb77140 <e17046#> {i33} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x55b80baac0f0 <e6818> {i33} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x55b80baac900 <e6828> {i33} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x55b80bb77260 <e17049#> {i33} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute [RV] <- VAR 0x55b80ba9e9a0 <e16939#> {i5} @dt=0x55b80ba9e4c0@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x55b80bb77380 <e17050#> {i33} @dt=0x55b80baa4440@(nw5)  write_register_writeback [RV] <- VAR 0x55b80baa4920 <e16983#> {i13} @dt=0x55b80baa4440@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb774a0 <e17055#> {i33} @dt=0x55b80baa4e40@(nw1)  register_write_writeback [RV] <- VAR 0x55b80baa4f20 <e16991#> {i14} @dt=0x55b80baa4e40@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55b80baace50 <e6835> {i33} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55b80baad500 <e17035#> {i34} @dt=0x55b80baa8040@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55b80baad210 <e6844> {i34} @dt=0x55b80baabb40@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x55b80bb775c0 <e17034#> {i34} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e17012#> {i22} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55b80baad750 <e6846> {i35} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x55b80baade00 <e17037#> {i36} @dt=0x55b80baa8040@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x55b80baadb10 <e6855> {i36} @dt=0x55b80baabb40@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x55b80bb776e0 <e17036#> {i36} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b80baa8520 <e17012#> {i22} @dt=0x55b80baa8040@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x55b80bab1c50 <e6950> {i39}
    1:2:2:1:1: LOGAND 0x55b80baaef60 <e6949> {i39} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b80baaecd0 <e6884> {i39} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b80baae700 <e6879> {i39} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b80bbc4dc0 <e17108#> {i39} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b80bb77800 <e17106#> {i39} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b80baae410 <e6870> {i39} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b80baaebd0 <e6880> {i39} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b80bb77920 <e17109#> {i39} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b80bb77a40 <e17110#> {i39} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb77b60 <e17115#> {i39} @dt=0x55b80baa35e0@(nw1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80baaf130 <e6887> {i39} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55b80baaf7e0 <e17075#> {i40} @dt=0x55b80baa9370@(nw2)
    1:2:2:1:2:1:1: CONST 0x55b80baaf4f0 <e6896> {i40} @dt=0x55b80baabb40@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x55b80bb77c80 <e17074#> {i40} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e17020#> {i23} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55b80bab1b80 <e6946> {i41}
    1:2:2:1:3:1: LOGAND 0x55b80bab0810 <e6947> {i41} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x55b80bab0560 <e6921> {i41} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x55b80baaff40 <e6916> {i41} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x55b80bbc4b40 <e17090#> {i41} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x55b80bb77da0 <e17088#> {i41} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x55b80baafc50 <e6907> {i41} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x55b80bab0460 <e6917> {i41} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x55b80bb77ec0 <e17091#> {i41} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x55b80bb77fe0 <e17092#> {i41} @dt=0x55b80baa4440@(nw5)  write_register_writeback [RV] <- VAR 0x55b80baa4920 <e16983#> {i13} @dt=0x55b80baa4440@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb78100 <e17097#> {i41} @dt=0x55b80baa4e40@(nw1)  register_write_writeback [RV] <- VAR 0x55b80baa4f20 <e16991#> {i14} @dt=0x55b80baa4e40@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55b80bab0a00 <e6924> {i41} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55b80bab10b0 <e17077#> {i42} @dt=0x55b80baa9370@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55b80bab0dc0 <e6933> {i42} @dt=0x55b80baabb40@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x55b80bb78220 <e17076#> {i42} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e17020#> {i23} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55b80bab1350 <e6935> {i43} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x55b80bab1a00 <e17079#> {i44} @dt=0x55b80baa9370@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x55b80bab1710 <e6944> {i44} @dt=0x55b80baabb40@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x55b80bb78340 <e17078#> {i44} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b80baa9850 <e17020#> {i23} @dt=0x55b80baa9370@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80bab2b50 <e17117#> {i49} @dt=0x55b80baa9c70@(nw1)
    1:2:2:1:1: LOGAND 0x55b80bab2a90 <e6974> {i49} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55b80bab2740 <e6970> {i49} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x55b80bab21e0 <e6965> {i49} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55b80bb78460 <e17118#> {i49} @dt=0x55b80ba9c080@(nw5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55b80bb78580 <e17119#> {i49} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x55b80bab2640 <e6966> {i49} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b80bb786a0 <e17124#> {i49} @dt=0x55b80ba9d280@(nw5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b80bb787c0 <e17125#> {i49} @dt=0x55b80ba9f700@(nw5)  Rt_execute [RV] <- VAR 0x55b80ba9fbe0 <e16947#> {i6} @dt=0x55b80ba9f700@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb788e0 <e17130#> {i49} @dt=0x55b80baa1300@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b80baa13e0 <e16963#> {i8} @dt=0x55b80baa1300@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb78a00 <e17116#> {i49} @dt=0x55b80baa9c70@(nw1)  lwstall [LV] => VAR 0x55b80baa9d50 <e17028#> {i26} @dt=0x55b80baa9c70@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x55b80bab3d60 <e17132#> {i54} @dt=0x55b80baa6550@(nw1)
    1:2:2:1:1: LOGAND 0x55b80bab3ca0 <e7005> {i54} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b80bab3a10 <e7001> {i54} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b80bab3440 <e6996> {i54} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b80bbc5200 <e17143#> {i54} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b80bb78b20 <e17141#> {i54} @dt=0x55b80ba9c080@(nw5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b80bab3150 <e6987> {i54} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b80bab3910 <e6997> {i54} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b80bb78c40 <e17144#> {i54} @dt=0x55b80ba9c080@(nw5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b80bb78d60 <e17145#> {i54} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb78e80 <e17150#> {i54} @dt=0x55b80baa35e0@(nw1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb78fa0 <e17131#> {i54} @dt=0x55b80baa6550@(nw1)  forward_register_file_output_1_decode [LV] => VAR 0x55b80baa6630 <e17003#> {i19} @dt=0x55b80baa6550@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80bab4ed0 <e17152#> {i55} @dt=0x55b80baa6b60@(nw1)
    1:2:2:1:1: LOGAND 0x55b80bab4e10 <e7036> {i55} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b80bab4b80 <e7032> {i55} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b80bab45b0 <e7027> {i55} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b80bbc5480 <e17163#> {i55} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b80bb790c0 <e17161#> {i55} @dt=0x55b80ba9d280@(nw5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b80bab42c0 <e7018> {i55} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b80bab4a80 <e7028> {i55} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b80bb791e0 <e17164#> {i55} @dt=0x55b80ba9d280@(nw5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b80bb79300 <e17165#> {i55} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb79420 <e17170#> {i55} @dt=0x55b80baa35e0@(nw1)  register_write_memory [RV] <- VAR 0x55b80baa36c0 <e16980#> {i12} @dt=0x55b80baa35e0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb79540 <e17151#> {i55} @dt=0x55b80baa6b60@(nw1)  forward_register_file_output_2_decode [LV] => VAR 0x55b80baa6c40 <e17006#> {i20} @dt=0x55b80baa6b60@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80bab6e60 <e17172#> {i57} @dt=0x55b80baaa0a0@(nw1)
    1:2:2:1:1: LOGOR 0x55b80bab6da0 <e7097> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b80bab5ed0 <e7093> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x55b80bab54c0 <e7063> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55b80bb79660 <e17173#> {i57} @dt=0x55b80ba9b630@(nw1)  branch_decode [RV] <- VAR 0x55b80ba9b710 <e16920#> {i2} @dt=0x55b80ba9b630@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55b80bb79780 <e17174#> {i57} @dt=0x55b80baa1860@(nw1)  register_write_execute [RV] <- VAR 0x55b80baa1940 <e16966#> {i9} @dt=0x55b80baa1860@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x55b80bab5dd0 <e7064> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x55b80bab58f0 <e7059> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x55b80bb798a0 <e17175#> {i57} @dt=0x55b80baa0980@(nw5)  write_register_execute [RV] <- VAR 0x55b80baa0e80 <e16955#> {i7} @dt=0x55b80baa0980@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x55b80bb799c0 <e17176#> {i57} @dt=0x55b80ba9c080@(nw5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x55b80bab5d10 <e7060> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x55b80bb79ae0 <e17181#> {i57} @dt=0x55b80baa0980@(nw5)  write_register_execute [RV] <- VAR 0x55b80baa0e80 <e16955#> {i7} @dt=0x55b80baa0980@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x55b80bb79c00 <e17182#> {i57} @dt=0x55b80ba9d280@(nw5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x55b80bab6ce0 <e7094> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x55b80bab6300 <e7089> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x55b80bb79d20 <e17187#> {i57} @dt=0x55b80ba9b630@(nw1)  branch_decode [RV] <- VAR 0x55b80ba9b710 <e16920#> {i2} @dt=0x55b80ba9b630@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x55b80bb79e40 <e17188#> {i57} @dt=0x55b80baa3080@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80baa3160 <e16977#> {i11} @dt=0x55b80baa3080@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x55b80bab6be0 <e7090> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x55b80bab6700 <e7085> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x55b80bb79f60 <e17189#> {i57} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x55b80bb7a080 <e17190#> {i57} @dt=0x55b80ba9c080@(nw5)  Rs_decode [RV] <- VAR 0x55b80ba9c560 <e16923#> {i3} @dt=0x55b80ba9c080@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x55b80bab6b20 <e7086> {i57} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x55b80bb7a1a0 <e17195#> {i57} @dt=0x55b80baa2700@(nw5)  write_register_memory [RV] <- VAR 0x55b80baa2c00 <e16969#> {i10} @dt=0x55b80baa2700@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x55b80bb7a2c0 <e17196#> {i57} @dt=0x55b80ba9d280@(nw5)  Rt_decode [RV] <- VAR 0x55b80ba9d760 <e16931#> {i4} @dt=0x55b80ba9d280@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb7a3e0 <e17171#> {i57} @dt=0x55b80baaa0a0@(nw1)  branchstall [LV] => VAR 0x55b80baaa180 <e17031#> {i27} @dt=0x55b80baaa0a0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x55b80bab74d0 <e17202#> {i60} @dt=0x55b80baa5a20@(nw1)
    1:2:2:1:1: LOGOR 0x55b80bab7410 <e7108> {i60} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b80bb7a500 <e17203#> {i60} @dt=0x55b80baaa0a0@(nw1)  branchstall [RV] <- VAR 0x55b80baaa180 <e17031#> {i27} @dt=0x55b80baaa0a0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b80bb7a620 <e17204#> {i60} @dt=0x55b80baa9c70@(nw1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e17028#> {i26} @dt=0x55b80baa9c70@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b80bb7a740 <e17201#> {i60} @dt=0x55b80baa5a20@(nw1)  stall_fetch [LV] => VAR 0x55b80baa5b00 <e16997#> {i17} @dt=0x55b80baa5a20@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80bab7b00 <e17206#> {i61} @dt=0x55b80baa5f70@(nw1)
    1:2:2:1:1: LOGOR 0x55b80bab7a40 <e7119> {i61} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b80bb7a860 <e17207#> {i61} @dt=0x55b80baaa0a0@(nw1)  branchstall [RV] <- VAR 0x55b80baaa180 <e17031#> {i27} @dt=0x55b80baaa0a0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b80bb71170 <e17208#> {i61} @dt=0x55b80baa9c70@(nw1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e17028#> {i26} @dt=0x55b80baa9c70@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b80bb71290 <e17205#> {i61} @dt=0x55b80baa5f70@(nw1)  stall_decode [LV] => VAR 0x55b80baa6050 <e17000#> {i18} @dt=0x55b80baa5f70@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b80bab8480 <e17210#> {i62} @dt=0x55b80baa7150@(nw1)
    1:2:2:1:1: LOGOR 0x55b80bab83c0 <e7135> {i62} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55b80bab80b0 <e7131> {i62} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x55b80bb713b0 <e17211#> {i62} @dt=0x55b80baaa0a0@(nw1)  branchstall [RV] <- VAR 0x55b80baaa180 <e17031#> {i27} @dt=0x55b80baaa0a0@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x55b80bb714d0 <e17212#> {i62} @dt=0x55b80baa9c70@(nw1)  lwstall [RV] <- VAR 0x55b80baa9d50 <e17028#> {i26} @dt=0x55b80baa9c70@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x55b80bb715f0 <e17213#> {i62} @dt=0x55b80baa5450@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55b80baa5530 <e16994#> {i15} @dt=0x55b80baa5450@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:1:2: VARREF 0x55b80bb71710 <e17209#> {i62} @dt=0x55b80baa7150@(nw1)  flush_execute_register [LV] => VAR 0x55b80baa7230 <e17009#> {i21} @dt=0x55b80baa7150@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x55b80bab9660 <e10630> {j1}  Left_Shift  L3
    1:2: VAR 0x55b80bab9e60 <e15001> {j3} @dt=0x55b80bab9bf0@(G/swu32/2)  shift_distance GPARAM
    1:2:3: CONST 0x55b80bab9a60 <e7154> {j3} @dt=0x55b80bab9bf0@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x55b80babb0c0 <e16893#> {j6} @dt=0x55b80bababe0@(nw32)  shift_input INPUT PORT
    1:2: VAR 0x55b80babc300 <e16901#> {j7} @dt=0x55b80babbe20@(nw32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x55b80babca00 <e16908#> {j10} @dt=0x55b80babbe20@(nw32)
    1:2:1: SHIFTL 0x55b80babc940 <e16917#> {j10} @dt=0x55b80babbe20@(nw32)
    1:2:1:1: VARREF 0x55b80bb76840 <e16909#> {j10} @dt=0x55b80bababe0@(nw32)  shift_input [RV] <- VAR 0x55b80babb0c0 <e16893#> {j6} @dt=0x55b80bababe0@(nw32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x55b80bb76960 <e16910#> {j10} @dt=0x55b80bab9bf0@(G/swu32/2)  shift_distance [RV] <- VAR 0x55b80bab9e60 <e15001> {j3} @dt=0x55b80bab9bf0@(G/swu32/2)  shift_distance GPARAM
    1:2:2: VARREF 0x55b80bb76a80 <e16907#> {j10} @dt=0x55b80babbe20@(nw32)  shift_output [LV] => VAR 0x55b80babc300 <e16901#> {j7} @dt=0x55b80babbe20@(nw32)  shift_output OUTPUT PORT
    1: MODULE 0x55b80bb9f1f0 <e14956> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x55b80bb9f320 <e15009> {k3} @dt=0x55b80b982380@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bba1870 <e14960> {c309} @dt=0x55b80b982380@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x55b80bb9f6f0 <e16768#> {k6} @dt=0x55b80bb9f870@(nw1)  control INPUT PORT
    1:2: VAR 0x55b80bb9f950 <e16771#> {k7} @dt=0x55b80bb9fad0@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x55b80bba01b0 <e16808#> {k8} @dt=0x55b80bba0330@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x55b80bba0a10 <e16845#> {k10} @dt=0x55b80bba0b90@(nw5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b80bba1270 <e16881#> {k13} @dt=0x55b80bba0b90@(nw5)
    1:2:1: COND 0x55b80bba1330 <e16890#> {k13} @dt=0x55b80bba0b90@(nw5)
    1:2:1:1: VARREF 0x55b80bba13f0 <e16882#> {k13} @dt=0x55b80bb9f870@(nw1)  control [RV] <- VAR 0x55b80bb9f6f0 <e16768#> {k6} @dt=0x55b80bb9f870@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b80bba1510 <e16883#> {k13} @dt=0x55b80bba0330@(nw5)  input_1 [RV] <- VAR 0x55b80bba01b0 <e16808#> {k8} @dt=0x55b80bba0330@(nw5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b80bba1630 <e16884#> {k13} @dt=0x55b80bb9fad0@(nw5)  input_0 [RV] <- VAR 0x55b80bb9f950 <e16771#> {k7} @dt=0x55b80bb9fad0@(nw5)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b80bba1750 <e16880#> {k13} @dt=0x55b80bba0b90@(nw5)  resolved [LV] => VAR 0x55b80bba0a10 <e16845#> {k10} @dt=0x55b80bba0b90@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x55b80bb69110 <e14935> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x55b80b950460 <e14993> {k3} @dt=0x55b80b9c8530@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bb9f000 <e14939> {c189} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2: VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b80bb9ea00 <e16756#> {k13} @dt=0x55b80bb8f0e0@(nw32)
    1:2:1: COND 0x55b80bb9eac0 <e16765#> {k13} @dt=0x55b80bb8f0e0@(nw32)
    1:2:1:1: VARREF 0x55b80bb9eb80 <e16757#> {k13} @dt=0x55b80bb68640@(nw1)  control [RV] <- VAR 0x55b80bb69440 <e16643#> {k6} @dt=0x55b80bb68640@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b80bb9eca0 <e16758#> {k13} @dt=0x55b80bb8ed60@(nw32)  input_1 [RV] <- VAR 0x55b80bb8ebe0 <e16683#> {k8} @dt=0x55b80bb8ed60@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b80bb9edc0 <e16759#> {k13} @dt=0x55b80bb8e500@(nw32)  input_0 [RV] <- VAR 0x55b80bb8e380 <e16646#> {k7} @dt=0x55b80bb8e500@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b80bb9eee0 <e16755#> {k13} @dt=0x55b80bb8f0e0@(nw32)  resolved [LV] => VAR 0x55b80bb9e280 <e16720#> {k10} @dt=0x55b80bb8f0e0@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x55b80bba1a40 <e14965> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x55b80bba1b70 <e15017> {l3} @dt=0x55b80b9c8530@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b80bbab1b0 <e14969> {c316} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x55b80bba1f60 <e16433#> {l6} @dt=0x55b80bba20e0@(nw2)  control INPUT PORT
    1:2: VAR 0x55b80bba25e0 <e16441#> {l7} @dt=0x55b80bba2760@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x55b80bba85d0 <e16478#> {l8} @dt=0x55b80b98b780@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b80bba8b50 <e16515#> {l9} @dt=0x55b80b9a3730@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x55b80bba90d0 <e16552#> {l10} @dt=0x55b80b9820e0@(nw32)  input_3 INPUT PORT
    1:2: VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x55b80b986140 <e7624> {l15} [always_comb]
    1:2:2: BEGIN 0x55b80bb4e530 <e7567> {l15} [UNNAMED]
    1:2:2:1: CASE 0x55b80bab8a20 <e7569> {l16}
    1:2:2:1:1: VARREF 0x55b80bba9bd0 <e16624#> {l16} @dt=0x55b80bba20e0@(nw2)  control [RV] <- VAR 0x55b80bba1f60 <e16433#> {l6} @dt=0x55b80bba20e0@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80bba9cf0 <e7582> {l17}
    1:2:2:1:2:1: CONST 0x55b80bba9db0 <e7576> {l17} @dt=0x55b80baabb40@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x55b80bba9f20 <e16626#> {l17} @dt=0x55b80b98e760@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bba9fe0 <e16627#> {l17} @dt=0x55b80bba2760@(nw32)  input_0 [RV] <- VAR 0x55b80bba25e0 <e16441#> {l7} @dt=0x55b80bba2760@(nw32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bbaa100 <e16625#> {l17} @dt=0x55b80b98e760@(nw32)  resolved [LV] => VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80bbaa220 <e7595> {l18}
    1:2:2:1:2:1: CONST 0x55b80bbaa2e0 <e7588> {l18} @dt=0x55b80baabb40@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x55b80bbaa450 <e16629#> {l18} @dt=0x55b80b98e760@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bbaa510 <e16630#> {l18} @dt=0x55b80b98b780@(nw32)  input_1 [RV] <- VAR 0x55b80bba85d0 <e16478#> {l8} @dt=0x55b80b98b780@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bbaa630 <e16628#> {l18} @dt=0x55b80b98e760@(nw32)  resolved [LV] => VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80bbaa750 <e7608> {l19}
    1:2:2:1:2:1: CONST 0x55b80bbaa810 <e7601> {l19} @dt=0x55b80baabb40@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x55b80bbaa980 <e16632#> {l19} @dt=0x55b80b98e760@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bbaaa40 <e16633#> {l19} @dt=0x55b80b9a3730@(nw32)  input_2 [RV] <- VAR 0x55b80bba8b50 <e16515#> {l9} @dt=0x55b80b9a3730@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bbaab60 <e16631#> {l19} @dt=0x55b80b98e760@(nw32)  resolved [LV] => VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b80bbaac80 <e7621> {l20}
    1:2:2:1:2:1: CONST 0x55b80bbaad40 <e7614> {l20} @dt=0x55b80baabb40@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x55b80bbaaeb0 <e16635#> {l20} @dt=0x55b80b98e760@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bbaaf70 <e16636#> {l20} @dt=0x55b80b9820e0@(nw32)  input_3 [RV] <- VAR 0x55b80bba90d0 <e16552#> {l10} @dt=0x55b80b9820e0@(nw32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b80bbab090 <e16634#> {l20} @dt=0x55b80b98e760@(nw32)  resolved [LV] => VAR 0x55b80bba9650 <e16589#> {l12} @dt=0x55b80b98e760@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x55b80bad2d20 <e10633> {m1}  Program_Counter  L3
    1:2: VAR 0x55b80bad3190 <e16388#> {m2} @dt=0x55b80bad30b0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80bad42d0 <e16391#> {m3} @dt=0x55b80bad3dd0@(nw32)  address_input INPUT PORT
    1:2: VAR 0x55b80bad47f0 <e16399#> {m4} @dt=0x55b80bad4710@(nw1)  enable INPUT PORT
    1:2: VAR 0x55b80bad4d10 <e16402#> {m5} @dt=0x55b80bad4c30@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80bad5230 <e16405#> {m6} @dt=0x55b80bad5150@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x55b80bad64b0 <e16408#> {m7} @dt=0x55b80bad5fb0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x55b80bad7210 <e7781> {m10} [always_comb]
    1:2:2: BEGIN 0x55b80bad6730 <e7718> {m10} [UNNAMED]
    1:2:2:1: ASSIGN 0x55b80bad70d0 <e16415#> {m11} @dt=0x55b80bad5150@(nw1)
    1:2:2:1:1: EQ 0x55b80bad6fd0 <e7732> {m11} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b80bb74560 <e16416#> {m11} @dt=0x55b80bad5fb0@(nw32)  address_output [RV] <- VAR 0x55b80bad64b0 <e16408#> {m7} @dt=0x55b80bad5fb0@(nw32)  address_output OUTPUT PORT
    1:2:2:1:1:2: CONST 0x55b80bad6d00 <e7729> {m11} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2: VARREF 0x55b80bb74680 <e16414#> {m11} @dt=0x55b80bad5150@(nw1)  halt [LV] => VAR 0x55b80bad5230 <e16405#> {m6} @dt=0x55b80bad5150@(nw1)  halt OUTPUT PORT
    1:2: ALWAYS 0x55b80bad9410 <e7780> {m13} [always_ff]
    1:2:1: SENTREE 0x55b80bad7810 <e7742> {m13}
    1:2:1:1: SENITEM 0x55b80bad74f0 <e7736> {m13} [POS]
    1:2:1:1:1: VARREF 0x55b80bb747a0 <e16421#> {m13} @dt=0x55b80bad30b0@(nw1)  clk [RV] <- VAR 0x55b80bad3190 <e16388#> {m2} @dt=0x55b80bad30b0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bad7750 <e7741> {m13} [POS]
    1:2:1:1:1: VARREF 0x55b80bb748c0 <e16422#> {m13} @dt=0x55b80bad4c30@(nw1)  reset [RV] <- VAR 0x55b80bad4d10 <e16402#> {m5} @dt=0x55b80bad4c30@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55b80bad7950 <e7743> {m13} [UNNAMED]
    1:2:2:1: IF 0x55b80bab8c10 <e7756> {m14}
    1:2:2:1:1: VARREF 0x55b80bb749e0 <e16425#> {m14} @dt=0x55b80bad4c30@(nw1)  reset [RV] <- VAR 0x55b80bad4d10 <e16402#> {m5} @dt=0x55b80bad4c30@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bad7d80 <e7745> {m14} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bad84b0 <e16424#> {m15} @dt=0x55b80bad5fb0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bad81e0 <e7754> {m15} @dt=0x55b80b9c7360@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x55b80bb74b00 <e16423#> {m15} @dt=0x55b80bad5fb0@(nw32)  address_output [LV] => VAR 0x55b80bad64b0 <e16408#> {m7} @dt=0x55b80bad5fb0@(nw32)  address_output OUTPUT PORT
    1:2:2:1: IF 0x55b80bad9290 <e7778> {m17}
    1:2:2:1:1: LOGAND 0x55b80bad8b50 <e7777> {m17} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: LOGNOT 0x55b80bad8800 <e7767> {m17} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x55b80bb74c20 <e16429#> {m17} @dt=0x55b80bad4710@(nw1)  enable [RV] <- VAR 0x55b80bad47f0 <e16399#> {m4} @dt=0x55b80bad4710@(nw1)  enable INPUT PORT
    1:2:2:1:1:2: LOGNOT 0x55b80bad8a90 <e7768> {m17} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x55b80bb74d40 <e16430#> {m17} @dt=0x55b80bad4c30@(nw1)  reset [RV] <- VAR 0x55b80bad4d10 <e16402#> {m5} @dt=0x55b80bad4c30@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bad8c90 <e7770> {m17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bad9150 <e16427#> {m18} @dt=0x55b80bad5fb0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80bb74e60 <e16428#> {m18} @dt=0x55b80bad3dd0@(nw32)  address_input [RV] <- VAR 0x55b80bad42d0 <e16391#> {m3} @dt=0x55b80bad3dd0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80bb74f80 <e16426#> {m18} @dt=0x55b80bad5fb0@(nw32)  address_output [LV] => VAR 0x55b80bad64b0 <e16408#> {m7} @dt=0x55b80bad5fb0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x55b80badc970 <e10634> {n2}  Register_File  L3
    1:2: VAR 0x55b80badce60 <e16075#> {n3} @dt=0x55b80badcd80@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80badd380 <e16078#> {n4} @dt=0x55b80badd2a0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x55b80badd8a0 <e16081#> {n5} @dt=0x55b80badd7c0@(nw1)  HI_LO_output INPUT PORT
    1:2: VAR 0x55b80badddc0 <e16084#> {n6} @dt=0x55b80baddce0@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x55b80bade180 <e16087#> {n6} @dt=0x55b80bade0a0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x55b80badf340 <e16090#> {n7} @dt=0x55b80badee40@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x55b80badfb20 <e16098#> {n7} @dt=0x55b80badf620@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x55b80bae0300 <e16106#> {n7} @dt=0x55b80badfe00@(nw5)  write_address INPUT PORT
    1:2: VAR 0x55b80bae1540 <e16114#> {n8} @dt=0x55b80bae1040@(nw32)  write_data INPUT PORT
    1:2: VAR 0x55b80bae1d20 <e16122#> {n8} @dt=0x55b80bae1820@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x55b80bae2500 <e16130#> {n8} @dt=0x55b80bae2000@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x55b80bae3770 <e16138#> {n9} @dt=0x55b80bae3270@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x55b80bae3f80 <e16146#> {n9} @dt=0x55b80bae3a80@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b80bae51f0 <e16154#> {n10} @dt=0x55b80bae4cf0@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55b80bae6d60 <e16162#> {n13} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x55b80bae7eb0 <e16173#> {n14} @dt=0x55b80bae79b0@(nw32)  HI_reg VAR
    1:2: VAR 0x55b80bae85e0 <e16181#> {n14} @dt=0x55b80bae80e0@(nw32)  LO_reg VAR
    1:2: VAR 0x55b80bae9750 <e16189#> {n15} @dt=0x55b80bae9290@(nw32)  read_data_1_pre_mux VAR
    1:2: VAR 0x55b80baea900 <e16197#> {n16} @dt=0x55b80baea440@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b80baebc80 <e16204#> {n20} @dt=0x55b80bae9290@(nw32)
    1:2:1: COND 0x55b80baebbc0 <e16242#> {n20} @dt=0x55b80bae9290@(nw32)
    1:2:1:1: NEQ 0x55b80baeb2a0 <e8104> {n20} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1:1: EXTEND 0x55b80bbbf170 <e16214#> {n20} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x55b80bb72280 <e16212#> {n20} @dt=0x55b80badee40@(nw5)  read_address_1 [RV] <- VAR 0x55b80badf340 <e16090#> {n7} @dt=0x55b80badee40@(nw5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x55b80baeafd0 <e8090> {n20} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x55b80bbbf230 <e16225#> {n20} @dt=0x55b80bae6780@(nw32)
    1:2:1:2:1: VARREF 0x55b80bb723a0 <e16221#> {n20} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162#> {n13} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b80bb724c0 <e16222#> {n20} @dt=0x55b80badee40@(nw5)  read_address_1 [RV] <- VAR 0x55b80badf340 <e16090#> {n7} @dt=0x55b80badee40@(nw5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x55b80baeb8f0 <e8106> {n20} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x55b80bb725e0 <e16203#> {n20} @dt=0x55b80bae9290@(nw32)  read_data_1_pre_mux [LV] => VAR 0x55b80bae9750 <e16189#> {n15} @dt=0x55b80bae9290@(nw32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x55b80baecf00 <e16244#> {n21} @dt=0x55b80baea440@(nw32)
    1:2:1: COND 0x55b80baece40 <e16284#> {n21} @dt=0x55b80baea440@(nw32)
    1:2:1:1: NEQ 0x55b80baec520 <e8135> {n21} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1:1: EXTEND 0x55b80bbbf670 <e16255#> {n21} @dt=0x55b80bbbf090@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x55b80bb72700 <e16253#> {n21} @dt=0x55b80badf620@(nw5)  read_address_2 [RV] <- VAR 0x55b80badfb20 <e16098#> {n7} @dt=0x55b80badf620@(nw5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x55b80baec250 <e8121> {n21} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x55b80bbbf730 <e16266#> {n21} @dt=0x55b80bae6780@(nw32)
    1:2:1:2:1: VARREF 0x55b80bb72820 <e16262#> {n21} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162#> {n13} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b80bb72940 <e16263#> {n21} @dt=0x55b80badf620@(nw5)  read_address_2 [RV] <- VAR 0x55b80badfb20 <e16098#> {n7} @dt=0x55b80badf620@(nw5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x55b80baecb70 <e8137> {n21} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x55b80bb72a60 <e16243#> {n21} @dt=0x55b80baea440@(nw32)  read_data_2_pre_mux [LV] => VAR 0x55b80baea900 <e16197#> {n16} @dt=0x55b80baea440@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b80baed760 <e16286#> {n22} @dt=0x55b80bae3270@(nw32)
    1:2:1: COND 0x55b80baed6a0 <e16295#> {n22} @dt=0x55b80bae3270@(nw32)
    1:2:1:1: VARREF 0x55b80bb72b80 <e16287#> {n22} @dt=0x55b80badd7c0@(nw1)  HI_LO_output [RV] <- VAR 0x55b80badd8a0 <e16081#> {n5} @dt=0x55b80badd7c0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b80bb72ca0 <e16288#> {n22} @dt=0x55b80bae80e0@(nw32)  LO_reg [RV] <- VAR 0x55b80bae85e0 <e16181#> {n14} @dt=0x55b80bae80e0@(nw32)  LO_reg VAR
    1:2:1:3: VARREF 0x55b80bb72dc0 <e16289#> {n22} @dt=0x55b80bae9290@(nw32)  read_data_1_pre_mux [RV] <- VAR 0x55b80bae9750 <e16189#> {n15} @dt=0x55b80bae9290@(nw32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x55b80bb72ee0 <e16285#> {n22} @dt=0x55b80bae3270@(nw32)  read_data_1 [LV] => VAR 0x55b80bae3770 <e16138#> {n9} @dt=0x55b80bae3270@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x55b80baedfa0 <e16297#> {n23} @dt=0x55b80bae3a80@(nw32)
    1:2:1: COND 0x55b80baedee0 <e16306#> {n23} @dt=0x55b80bae3a80@(nw32)
    1:2:1:1: VARREF 0x55b80bb73000 <e16298#> {n23} @dt=0x55b80badd7c0@(nw1)  HI_LO_output [RV] <- VAR 0x55b80badd8a0 <e16081#> {n5} @dt=0x55b80badd7c0@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b80bb73120 <e16299#> {n23} @dt=0x55b80bae79b0@(nw32)  HI_reg [RV] <- VAR 0x55b80bae7eb0 <e16173#> {n14} @dt=0x55b80bae79b0@(nw32)  HI_reg VAR
    1:2:1:3: VARREF 0x55b80bb73240 <e16300#> {n23} @dt=0x55b80baea440@(nw32)  read_data_2_pre_mux [RV] <- VAR 0x55b80baea900 <e16197#> {n16} @dt=0x55b80baea440@(nw32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x55b80bb73360 <e16296#> {n23} @dt=0x55b80bae3a80@(nw32)  read_data_2 [LV] => VAR 0x55b80bae3f80 <e16146#> {n9} @dt=0x55b80bae3a80@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x55b80baee8a0 <e16308#> {n24} @dt=0x55b80bae4cf0@(nw32)
    1:2:1: ARRAYSEL 0x55b80bbbfc50 <e16318#> {n24} @dt=0x55b80bae6780@(nw32)
    1:2:1:1: VARREF 0x55b80bb73480 <e16314#> {n24} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers [RV] <- VAR 0x55b80bae6d60 <e16162#> {n13} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x55b80bbbfdf0 <e16334#> {n24} @dt=0x55b80bbbfd10@(G/sw5)  5'h2
    1:2:2: VARREF 0x55b80bb735a0 <e16307#> {n24} @dt=0x55b80bae4cf0@(nw32)  read_register_2 [LV] => VAR 0x55b80bae51f0 <e16154#> {n10} @dt=0x55b80bae4cf0@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55b80baeec70 <e16341#> {n29} @dt=0x55b80baeeb90@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x55b80baef400 <e16343#> {n30} @dt=0x55b80baeeb90@(nw1)
    1:2:1: XOR 0x55b80baef340 <e16351#> {n30} @dt=0x55b80baeeb90@(nw1)
    1:2:1:1: VARREF 0x55b80bb736c0 <e16344#> {n30} @dt=0x55b80badcd80@(nw1)  clk [RV] <- VAR 0x55b80badce60 <e16075#> {n3} @dt=0x55b80badcd80@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b80bb737e0 <e16345#> {n30} @dt=0x55b80badd2a0@(nw1)  pipelined [RV] <- VAR 0x55b80badd380 <e16078#> {n4} @dt=0x55b80badd2a0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x55b80bb73900 <e16342#> {n30} @dt=0x55b80baeeb90@(nw1)  modified_write_clk [LV] => VAR 0x55b80baeec70 <e16341#> {n29} @dt=0x55b80baeeb90@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x55b80baf11c0 <e8235> {n31} [always_ff]
    1:2:1: SENTREE 0x55b80baef850 <e8204> {n31}
    1:2:1:1: SENITEM 0x55b80baef790 <e8202> {n31} [POS]
    1:2:1:1:1: VARREF 0x55b80bb73a20 <e16352#> {n31} @dt=0x55b80baeeb90@(nw1)  modified_write_clk [RV] <- VAR 0x55b80baeec70 <e16341#> {n29} @dt=0x55b80baeeb90@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x55b80baef990 <e8205> {n31} [UNNAMED]
    1:2:2:1: IF 0x55b80baf03a0 <e8216> {n32}
    1:2:2:1:1: VARREF 0x55b80bb73b40 <e16378#> {n32} @dt=0x55b80baddce0@(nw1)  write_enable [RV] <- VAR 0x55b80badddc0 <e16084#> {n6} @dt=0x55b80baddce0@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x55b80baf02a0 <e16376#> {n32} @dt=0x55b80bae6780@(nw32)
    1:2:2:1:2:1: VARREF 0x55b80bb73c60 <e16377#> {n32} @dt=0x55b80bae1040@(nw32)  write_data [RV] <- VAR 0x55b80bae1540 <e16114#> {n8} @dt=0x55b80bae1040@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x55b80bbc0200 <e16363#> {n32} @dt=0x55b80bae6780@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b80bb73d80 <e16359#> {n32} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers [LV] => VAR 0x55b80bae6d60 <e16162#> {n13} @dt=0x55b80bae6c80@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x55b80bb73ea0 <e16360#> {n32} @dt=0x55b80badfe00@(nw5)  write_address [RV] <- VAR 0x55b80bae0300 <e16106#> {n7} @dt=0x55b80badfe00@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x55b80baf10b0 <e8233> {n33}
    1:2:2:1:1: VARREF 0x55b80bb73fc0 <e16385#> {n33} @dt=0x55b80bade0a0@(nw1)  hi_lo_register_write_enable [RV] <- VAR 0x55b80bade180 <e16087#> {n6} @dt=0x55b80bade0a0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80baf0750 <e8219> {n33} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80baf0b90 <e16380#> {n34} @dt=0x55b80bae79b0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80bb740e0 <e16381#> {n34} @dt=0x55b80bae1820@(nw32)  HI_write_data [RV] <- VAR 0x55b80bae1d20 <e16122#> {n8} @dt=0x55b80bae1820@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80bb74200 <e16379#> {n34} @dt=0x55b80bae79b0@(nw32)  HI_reg [LV] => VAR 0x55b80bae7eb0 <e16173#> {n14} @dt=0x55b80bae79b0@(nw32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x55b80baf0f70 <e16383#> {n35} @dt=0x55b80bae80e0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80bb74320 <e16384#> {n35} @dt=0x55b80bae2000@(nw32)  LO_write_data [RV] <- VAR 0x55b80bae2500 <e16130#> {n8} @dt=0x55b80bae2000@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80bb74440 <e16382#> {n35} @dt=0x55b80bae80e0@(nw32)  LO_reg [LV] => VAR 0x55b80bae85e0 <e16181#> {n14} @dt=0x55b80bae80e0@(nw32)  LO_reg VAR
    1: MODULE 0x55b80baf1ff0 <e10635> {o1}  Sign_Extension  L3
    1:2: VAR 0x55b80baf30e0 <e16006#> {o3} @dt=0x55b80baf2ca0@(nw16)  short_input INPUT PORT
    1:2: VAR 0x55b80baf4320 <e16014#> {o4} @dt=0x55b80baf3e20@(nw32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x55b80baf5a10 <e16021#> {o6} @dt=0x55b80baf3e20@(nw32)
    1:2:1: REPLICATE 0x55b80baf55e0 <e16072#> {o6} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1: CONCAT 0x55b80baf54e0 <e16067#> {o6} @dt=0x55b80b9c7360@(G/w32)
    1:2:1:1:1: REPLICATE 0x55b80baf51a0 <e16061#> {o6} @dt=0x55b80bbbedf0@(G/w16)
    1:2:1:1:1:1: SEL 0x55b80bbbe910 <e16041#> {o6} @dt=0x55b80b9c6b10@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x55b80bb71f20 <e16032#> {o6} @dt=0x55b80baf2ca0@(nw16)  short_input [RV] <- VAR 0x55b80baf30e0 <e16006#> {o3} @dt=0x55b80baf2ca0@(nw16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b80bbbeba0 <e16057#> {o6} @dt=0x55b80bbbeac0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x55b80bbbe6c0 <e16034#> {o6} @dt=0x55b80bbbe830@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b80baf4830 <e8315> {o6} @dt=0x55b80b973460@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x55b80bb72040 <e16062#> {o6} @dt=0x55b80baf2ca0@(nw16)  short_input [RV] <- VAR 0x55b80baf30e0 <e16006#> {o3} @dt=0x55b80baf2ca0@(nw16)  short_input INPUT PORT
    1:2:1:2: CONST 0x55b80baf56a0 <e8333> {o6} @dt=0x55b80b9c7360@(G/w32)  32'h1
    1:2:2: VARREF 0x55b80bb72160 <e16020#> {o6} @dt=0x55b80baf3e20@(nw32)  extended_output [LV] => VAR 0x55b80baf4320 <e16014#> {o4} @dt=0x55b80baf3e20@(nw32)  extended_output OUTPUT PORT
    1: MODULE 0x55b80baf6fe0 <e10636> {p1}  Or_Gate  L3
    1:2: VAR 0x55b80baf74f0 <e15993#> {p3} @dt=0x55b80baf7410@(nw1)  input_A INPUT PORT
    1:2: VAR 0x55b80baf7a10 <e15996#> {p4} @dt=0x55b80baf7930@(nw1)  input_B INPUT PORT
    1:2: VAR 0x55b80baf7f70 <e15999#> {p6} @dt=0x55b80baf7e90@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b80baf8650 <e16001#> {p8} @dt=0x55b80baf7e90@(nw1)
    1:2:1: LOGOR 0x55b80baf8590 <e8379> {p8} @dt=0x55b80b9fc400@(G/nw1)
    1:2:1:1: VARREF 0x55b80bb71bc0 <e16002#> {p8} @dt=0x55b80baf7410@(nw1)  input_A [RV] <- VAR 0x55b80baf74f0 <e15993#> {p3} @dt=0x55b80baf7410@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b80bb71ce0 <e16003#> {p8} @dt=0x55b80baf7930@(nw1)  input_B [RV] <- VAR 0x55b80baf7a10 <e15996#> {p4} @dt=0x55b80baf7930@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b80bb71e00 <e16000#> {p8} @dt=0x55b80baf7e90@(nw1)  output_C [LV] => VAR 0x55b80baf7f70 <e15999#> {p6} @dt=0x55b80baf7e90@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x55b80bafefd0 <e10637> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x55b80baff440 <e15637#> {q3} @dt=0x55b80baff360@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80baff860 <e15640#> {q4} @dt=0x55b80baff780@(nw1)  clear INPUT PORT
    1:2: VAR 0x55b80baffc80 <e15643#> {q5} @dt=0x55b80baffba0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80bb000a0 <e15646#> {q7} @dt=0x55b80bafffc0@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x55b80bb00500 <e15649#> {q8} @dt=0x55b80bb00420@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x55b80bb00cb0 <e15652#> {q9} @dt=0x55b80bb008c0@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x55b80bb011b0 <e15655#> {q10} @dt=0x55b80bb010d0@(nw1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x55b80bb01710 <e15658#> {q11} @dt=0x55b80bb01630@(nw1)  register_destination_decode INPUT PORT
    1:2: VAR 0x55b80bb01c30 <e15661#> {q12} @dt=0x55b80bb01b50@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x55b80bb02eb0 <e15664#> {q13} @dt=0x55b80bb029b0@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x55b80bb04110 <e15672#> {q14} @dt=0x55b80bb03c10@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b80bb05350 <e15680#> {q15} @dt=0x55b80bb04e50@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b80bb06590 <e15688#> {q16} @dt=0x55b80bb06090@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x55b80bb077d0 <e15696#> {q17} @dt=0x55b80bb072d0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x55b80bb07cf0 <e15704#> {q18} @dt=0x55b80bb07c10@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x55b80bb082e0 <e15707#> {q20} @dt=0x55b80bb08200@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb08900 <e15710#> {q21} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x55b80bb08ec0 <e15713#> {q22} @dt=0x55b80bb08de0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb09490 <e15716#> {q23} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x55b80bb09ab0 <e15719#> {q24} @dt=0x55b80bb099d0@(nw1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0a0c0 <e15722#> {q25} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0b3a0 <e15725#> {q26} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0c600 <e15733#> {q27} @dt=0x55b80bb0c100@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0d870 <e15741#> {q28} @dt=0x55b80bb0d370@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0eae0 <e15749#> {q29} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x55b80bb0fde0 <e15757#> {q30} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x55b80bb10400 <e15765#> {q31} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x55b80bb11760 <e15768#> {q34} @dt=0x55b80bb11260@(nw32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x55b80bb12a50 <e15776#> {q35} @dt=0x55b80bb12550@(nw32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x55b80bb13d80 <e15784#> {q37} @dt=0x55b80bb13880@(nw32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x55b80bb150b0 <e15792#> {q38} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x55b80bb22950 <e9282> {q42} [always_ff]
    1:2:1: SENTREE 0x55b80bb158a0 <e8935> {q42}
    1:2:1:1: SENITEM 0x55b80bb15550 <e8929> {q42} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6dff0 <e15798#> {q42} @dt=0x55b80baff360@(nw1)  clk [RV] <- VAR 0x55b80baff440 <e15637#> {q3} @dt=0x55b80baff360@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb157e0 <e8934> {q42} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6e110 <e15799#> {q42} @dt=0x55b80baffba0@(nw1)  reset [RV] <- VAR 0x55b80baffc80 <e15643#> {q5} @dt=0x55b80baffba0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55b80bb159e0 <e8936> {q42} [UNNAMED]
    1:2:2:1: IF 0x55b80bb22800 <e9279> {q43}
    1:2:2:1:1: LOGOR 0x55b80bb15ed0 <e9280> {q43} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b80bb6e230 <e15989#> {q43} @dt=0x55b80baff780@(nw1)  clear [RV] <- VAR 0x55b80baff860 <e15640#> {q4} @dt=0x55b80baff780@(nw1)  clear INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b80bb6e350 <e15990#> {q43} @dt=0x55b80baffba0@(nw1)  reset [RV] <- VAR 0x55b80baffc80 <e15643#> {q5} @dt=0x55b80baffba0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bb160b0 <e8943> {q43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb16740 <e15801#> {q44} @dt=0x55b80bb08200@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbcb30 <e15814#> {q44} @dt=0x55b80bb08200@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6e470 <e15800#> {q44} @dt=0x55b80bb08200@(nw1)  register_write_execute [LV] => VAR 0x55b80bb082e0 <e15707#> {q20} @dt=0x55b80bb08200@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb16e20 <e15816#> {q45} @dt=0x55b80bb08820@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbce60 <e15829#> {q45} @dt=0x55b80bb08820@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6e590 <e15815#> {q45} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute [LV] => VAR 0x55b80bb08900 <e15710#> {q21} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb173a0 <e15831#> {q46} @dt=0x55b80bb08de0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbd190 <e15844#> {q46} @dt=0x55b80bb08de0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6e6b0 <e15830#> {q46} @dt=0x55b80bb08de0@(nw1)  memory_write_execute [LV] => VAR 0x55b80bb08ec0 <e15713#> {q22} @dt=0x55b80bb08de0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb179a0 <e15846#> {q47} @dt=0x55b80bb093b0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbd4c0 <e15859#> {q47} @dt=0x55b80bb093b0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6e7d0 <e15845#> {q47} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b80bb09490 <e15716#> {q23} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb18050 <e15861#> {q48} @dt=0x55b80bb099d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbd7f0 <e15874#> {q48} @dt=0x55b80bb099d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6e8f0 <e15860#> {q48} @dt=0x55b80bb099d0@(nw1)  register_destination_execute [LV] => VAR 0x55b80bb09ab0 <e15719#> {q24} @dt=0x55b80bb099d0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb18700 <e15876#> {q49} @dt=0x55b80bb09fe0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbdb20 <e15889#> {q49} @dt=0x55b80bb09fe0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6ea10 <e15875#> {q49} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b80bb0a0c0 <e15722#> {q25} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb193c0 <e15891#> {q50} @dt=0x55b80bb0aea0@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb191e0 <e9031> {q50} @dt=0x55b80ba1d930@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb18ed0 <e9023> {q50} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb18ad0 <e9024> {q50} @dt=0x55b80b982380@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x55b80bb6eb30 <e15890#> {q50} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute [LV] => VAR 0x55b80bb0b3a0 <e15725#> {q26} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1a040 <e15897#> {q51} @dt=0x55b80bb0d370@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb19e60 <e9056> {q51} @dt=0x55b80ba8c4c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb19b50 <e9048> {q51} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb19750 <e9049> {q51} @dt=0x55b80b982380@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b80bb6ec50 <e15896#> {q51} @dt=0x55b80bb0d370@(nw5)  Rt_execute [LV] => VAR 0x55b80bb0d870 <e15741#> {q28} @dt=0x55b80bb0d370@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1acf0 <e15903#> {q52} @dt=0x55b80bb0e5e0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb1ab10 <e9081> {q52} @dt=0x55b80ba8c4c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb1a800 <e9073> {q52} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb1a400 <e9074> {q52} @dt=0x55b80b982380@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b80bb6ed70 <e15902#> {q52} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute [LV] => VAR 0x55b80bb0eae0 <e15749#> {q29} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1b9a0 <e15909#> {q53} @dt=0x55b80bb0c100@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb1b7c0 <e9106> {q53} @dt=0x55b80ba8c4c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb1b4b0 <e9098> {q53} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb1b0b0 <e9099> {q53} @dt=0x55b80b982380@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b80bb6ee90 <e15908#> {q53} @dt=0x55b80bb0c100@(nw5)  Rs_execute [LV] => VAR 0x55b80bb0c600 <e15733#> {q27} @dt=0x55b80bb0c100@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1c6c0 <e15915#> {q54} @dt=0x55b80bb0f8e0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb1c4e0 <e9131> {q54} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb1c1d0 <e9123> {q54} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb1bdd0 <e9124> {q54} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b80bb6efb0 <e15914#> {q54} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute [LV] => VAR 0x55b80bb0fde0 <e15757#> {q30} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1cd60 <e15921#> {q55} @dt=0x55b80bb10320@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbe2b0 <e15934#> {q55} @dt=0x55b80bb10320@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6f0d0 <e15920#> {q55} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80bb10400 <e15765#> {q31} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1dac0 <e15936#> {q57} @dt=0x55b80bb13880@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb1d8e0 <e9167> {q57} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb1d5d0 <e9159> {q57} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb1d1d0 <e9160> {q57} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b80bb6f1f0 <e15935#> {q57} @dt=0x55b80bb13880@(nw32)  read_data_one_execute [LV] => VAR 0x55b80bb13d80 <e15784#> {q37} @dt=0x55b80bb13880@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb1e7b0 <e15942#> {q58} @dt=0x55b80bb14bb0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb1e5d0 <e9192> {q58} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb1e2c0 <e9184> {q58} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb1dec0 <e9185> {q58} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b80bb6f310 <e15941#> {q58} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute [LV] => VAR 0x55b80bb150b0 <e15792#> {q38} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55b80bb1ea00 <e9195> {q59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb1ee80 <e15948#> {q60} @dt=0x55b80bb08200@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6f430 <e15949#> {q60} @dt=0x55b80bafffc0@(nw1)  register_write_decode [RV] <- VAR 0x55b80bb000a0 <e15646#> {q7} @dt=0x55b80bafffc0@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6f550 <e15947#> {q60} @dt=0x55b80bb08200@(nw1)  register_write_execute [LV] => VAR 0x55b80bb082e0 <e15707#> {q20} @dt=0x55b80bb08200@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb1f350 <e15951#> {q61} @dt=0x55b80bb08820@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6f670 <e15952#> {q61} @dt=0x55b80bb00420@(nw1)  memory_to_register_decode [RV] <- VAR 0x55b80bb00500 <e15649#> {q8} @dt=0x55b80bb00420@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6f790 <e15950#> {q61} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute [LV] => VAR 0x55b80bb08900 <e15710#> {q21} @dt=0x55b80bb08820@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb1f780 <e15954#> {q62} @dt=0x55b80bb08de0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6f8b0 <e15955#> {q62} @dt=0x55b80bb008c0@(nw1)  memory_write_decode [RV] <- VAR 0x55b80bb00cb0 <e15652#> {q9} @dt=0x55b80bb008c0@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6f9d0 <e15953#> {q62} @dt=0x55b80bb08de0@(nw1)  memory_write_execute [LV] => VAR 0x55b80bb08ec0 <e15713#> {q22} @dt=0x55b80bb08de0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb1fbe0 <e15957#> {q63} @dt=0x55b80bb093b0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6faf0 <e15958#> {q63} @dt=0x55b80bb010d0@(nw1)  ALU_src_B_decode [RV] <- VAR 0x55b80bb011b0 <e15655#> {q10} @dt=0x55b80bb010d0@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6fc10 <e15956#> {q63} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b80bb09490 <e15716#> {q23} @dt=0x55b80bb093b0@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb200b0 <e15960#> {q64} @dt=0x55b80bb099d0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6fd30 <e15961#> {q64} @dt=0x55b80bb01630@(nw1)  register_destination_decode [RV] <- VAR 0x55b80bb01710 <e15658#> {q11} @dt=0x55b80bb01630@(nw1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6fe50 <e15959#> {q64} @dt=0x55b80bb099d0@(nw1)  register_destination_execute [LV] => VAR 0x55b80bb09ab0 <e15719#> {q24} @dt=0x55b80bb099d0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb20550 <e15963#> {q65} @dt=0x55b80bb09fe0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6ff70 <e15964#> {q65} @dt=0x55b80bb01b50@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x55b80bb01c30 <e15661#> {q12} @dt=0x55b80bb01b50@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70090 <e15962#> {q65} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b80bb0a0c0 <e15722#> {q25} @dt=0x55b80bb09fe0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb20980 <e15966#> {q66} @dt=0x55b80bb0aea0@(nw6)
    1:2:2:1:3:1:1: VARREF 0x55b80bb701b0 <e15967#> {q66} @dt=0x55b80bb029b0@(nw6)  ALU_function_decode [RV] <- VAR 0x55b80bb02eb0 <e15664#> {q13} @dt=0x55b80bb029b0@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb702d0 <e15965#> {q66} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute [LV] => VAR 0x55b80bb0b3a0 <e15725#> {q26} @dt=0x55b80bb0aea0@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb20d30 <e15969#> {q67} @dt=0x55b80bb0c100@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b80bb703f0 <e15970#> {q67} @dt=0x55b80bb03c10@(nw5)  Rs_decode [RV] <- VAR 0x55b80bb04110 <e15672#> {q14} @dt=0x55b80bb03c10@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70510 <e15968#> {q67} @dt=0x55b80bb0c100@(nw5)  Rs_execute [LV] => VAR 0x55b80bb0c600 <e15733#> {q27} @dt=0x55b80bb0c100@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb21110 <e15972#> {q68} @dt=0x55b80bb0d370@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b80bb70630 <e15973#> {q68} @dt=0x55b80bb04e50@(nw5)  Rt_decode [RV] <- VAR 0x55b80bb05350 <e15680#> {q15} @dt=0x55b80bb04e50@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70750 <e15971#> {q68} @dt=0x55b80bb0d370@(nw5)  Rt_execute [LV] => VAR 0x55b80bb0d870 <e15741#> {q28} @dt=0x55b80bb0d370@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb214f0 <e15975#> {q69} @dt=0x55b80bb0e5e0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b80bb70870 <e15976#> {q69} @dt=0x55b80bb06090@(nw5)  Rd_decode [RV] <- VAR 0x55b80bb06590 <e15688#> {q16} @dt=0x55b80bb06090@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70990 <e15974#> {q69} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute [LV] => VAR 0x55b80bb0eae0 <e15749#> {q29} @dt=0x55b80bb0e5e0@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb21910 <e15978#> {q70} @dt=0x55b80bb0f8e0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb70ab0 <e15979#> {q70} @dt=0x55b80bb072d0@(nw32)  sign_imm_decode [RV] <- VAR 0x55b80bb077d0 <e15696#> {q17} @dt=0x55b80bb072d0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70bd0 <e15977#> {q70} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute [LV] => VAR 0x55b80bb0fde0 <e15757#> {q30} @dt=0x55b80bb0f8e0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb21e00 <e15981#> {q71} @dt=0x55b80bb10320@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb70cf0 <e15982#> {q71} @dt=0x55b80bb07c10@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55b80bb07cf0 <e15704#> {q18} @dt=0x55b80bb07c10@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb70e10 <e15980#> {q71} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55b80bb10400 <e15765#> {q31} @dt=0x55b80bb10320@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb22260 <e15984#> {q73} @dt=0x55b80bb13880@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb70f30 <e15985#> {q73} @dt=0x55b80bb11260@(nw32)  read_data_one_decode [RV] <- VAR 0x55b80bb11760 <e15768#> {q34} @dt=0x55b80bb11260@(nw32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb71050 <e15983#> {q73} @dt=0x55b80bb13880@(nw32)  read_data_one_execute [LV] => VAR 0x55b80bb13d80 <e15784#> {q37} @dt=0x55b80bb13880@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb226c0 <e15987#> {q74} @dt=0x55b80bb14bb0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb71980 <e15988#> {q74} @dt=0x55b80bb12550@(nw32)  read_data_two_decode [RV] <- VAR 0x55b80bb12a50 <e15776#> {q35} @dt=0x55b80bb12550@(nw32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb71aa0 <e15986#> {q74} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute [LV] => VAR 0x55b80bb150b0 <e15792#> {q38} @dt=0x55b80bb14bb0@(nw32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x55b80bb27740 <e10638> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x55b80bb27bb0 <e15374#> {r3} @dt=0x55b80bb27ad0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80bb27fd0 <e15377#> {r4} @dt=0x55b80bb27ef0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80bb28410 <e15380#> {r7} @dt=0x55b80bb28330@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b80bb28870 <e15383#> {r8} @dt=0x55b80bb28790@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b80bb28cd0 <e15386#> {r9} @dt=0x55b80bb28bf0@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x55b80bb29170 <e15389#> {r10} @dt=0x55b80bb29090@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x55b80bb29750 <e15392#> {r11} @dt=0x55b80bb29670@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x55b80bb29d90 <e15395#> {r13} @dt=0x55b80bb29cb0@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2a3b0 <e15398#> {r14} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2a970 <e15401#> {r15} @dt=0x55b80bb2a890@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2af90 <e15404#> {r16} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2b570 <e15407#> {r17} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x55b80bb2c8c0 <e15410#> {r20} @dt=0x55b80bb2c3c0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x55b80bb2dbb0 <e15418#> {r21} @dt=0x55b80bb2d6b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x55b80bb2eea0 <e15426#> {r22} @dt=0x55b80bb2e9a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x55b80bb30190 <e15434#> {r23} @dt=0x55b80bb2fc90@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x55b80bb31480 <e15442#> {r24} @dt=0x55b80bb30f80@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b80bb327b0 <e15450#> {r26} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb33aa0 <e15458#> {r27} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb34d90 <e15466#> {r28} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x55b80bb36080 <e15474#> {r29} @dt=0x55b80bb35b80@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x55b80bb373b0 <e15482#> {r30} @dt=0x55b80bb36eb0@(nw5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x55b80bb3f3e0 <e9855> {r34} [always_ff]
    1:2:1: SENTREE 0x55b80bb37ba0 <e9679> {r34}
    1:2:1:1: SENITEM 0x55b80bb37850 <e9673> {r34} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6bad0 <e15488#> {r34} @dt=0x55b80bb27ad0@(nw1)  clk [RV] <- VAR 0x55b80bb27bb0 <e15374#> {r3} @dt=0x55b80bb27ad0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb37ae0 <e9678> {r34} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6bbf0 <e15489#> {r34} @dt=0x55b80bb27ef0@(nw1)  reset [RV] <- VAR 0x55b80bb27fd0 <e15377#> {r4} @dt=0x55b80bb27ef0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55b80bb37ce0 <e9680> {r34} [UNNAMED]
    1:2:2:1: IF 0x55b80bb3f290 <e9852> {r35}
    1:2:2:1:1: VARREF 0x55b80bb6bd10 <e15634#> {r35} @dt=0x55b80bb27ef0@(nw1)  reset [RV] <- VAR 0x55b80bb27fd0 <e15377#> {r4} @dt=0x55b80bb27ef0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bb38040 <e9682> {r35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb38650 <e15491#> {r36} @dt=0x55b80bb29cb0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbb5df0 <e15504#> {r36} @dt=0x55b80bb29cb0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6be30 <e15490#> {r36} @dt=0x55b80bb29cb0@(nw1)  register_write_memory [LV] => VAR 0x55b80bb29d90 <e15395#> {r13} @dt=0x55b80bb29cb0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb38d30 <e15506#> {r37} @dt=0x55b80bb2a2d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbb6180 <e15519#> {r37} @dt=0x55b80bb2a2d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6bf50 <e15505#> {r37} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory [LV] => VAR 0x55b80bb2a3b0 <e15398#> {r14} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb39390 <e15521#> {r38} @dt=0x55b80bb2a890@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbb6510 <e15534#> {r38} @dt=0x55b80bb2a890@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c070 <e15520#> {r38} @dt=0x55b80bb2a890@(nw1)  memory_write_memory [LV] => VAR 0x55b80bb2a970 <e15401#> {r15} @dt=0x55b80bb2a890@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb39a70 <e15536#> {r39} @dt=0x55b80bb2aeb0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbbe20 <e15549#> {r39} @dt=0x55b80bb2aeb0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c190 <e15535#> {r39} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x55b80bb2af90 <e15404#> {r16} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3a0f0 <e15551#> {r40} @dt=0x55b80bb2b490@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b80bbbc150 <e15564#> {r40} @dt=0x55b80bb2b490@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c2b0 <e15550#> {r40} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80bb2b570 <e15407#> {r17} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3a780 <e15566#> {r41} @dt=0x55b80bb322b0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bb3a4b0 <e9745> {r41} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c3d0 <e15565#> {r41} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory [LV] => VAR 0x55b80bb327b0 <e15450#> {r26} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3ae10 <e15572#> {r42} @dt=0x55b80bb335a0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bb3ab40 <e9756> {r42} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c4f0 <e15571#> {r42} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55b80bb33aa0 <e15458#> {r27} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3b4a0 <e15578#> {r43} @dt=0x55b80bb34890@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bb3b1d0 <e9767> {r43} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c610 <e15577#> {r43} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55b80bb34d90 <e15466#> {r28} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3bb30 <e15584#> {r44} @dt=0x55b80bb35b80@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bb3b860 <e9778> {r44} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c730 <e15583#> {r44} @dt=0x55b80bb35b80@(nw32)  write_data_memory [LV] => VAR 0x55b80bb36080 <e15474#> {r29} @dt=0x55b80bb35b80@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb3c1c0 <e15590#> {r45} @dt=0x55b80bb36eb0@(nw5)
    1:2:2:1:2:1:1: CONST 0x55b80bbbc800 <e15603#> {r45} @dt=0x55b80bb36eb0@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6c850 <e15589#> {r45} @dt=0x55b80bb36eb0@(nw5)  write_register_memory [LV] => VAR 0x55b80bb373b0 <e15482#> {r30} @dt=0x55b80bb36eb0@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55b80bb3c410 <e9792> {r47} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3c890 <e15605#> {r48} @dt=0x55b80bb29cb0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6c970 <e15606#> {r48} @dt=0x55b80bb28330@(nw1)  register_write_execute [RV] <- VAR 0x55b80bb28410 <e15380#> {r7} @dt=0x55b80bb28330@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6ca90 <e15604#> {r48} @dt=0x55b80bb29cb0@(nw1)  register_write_memory [LV] => VAR 0x55b80bb29d90 <e15395#> {r13} @dt=0x55b80bb29cb0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3cd60 <e15608#> {r49} @dt=0x55b80bb2a2d0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6cbb0 <e15609#> {r49} @dt=0x55b80bb28790@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b80bb28870 <e15383#> {r8} @dt=0x55b80bb28790@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6ccd0 <e15607#> {r49} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory [LV] => VAR 0x55b80bb2a3b0 <e15398#> {r14} @dt=0x55b80bb2a2d0@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3d190 <e15611#> {r50} @dt=0x55b80bb2a890@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6cdf0 <e15612#> {r50} @dt=0x55b80bb28bf0@(nw1)  memory_write_execute [RV] <- VAR 0x55b80bb28cd0 <e15386#> {r9} @dt=0x55b80bb28bf0@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6cf10 <e15610#> {r50} @dt=0x55b80bb2a890@(nw1)  memory_write_memory [LV] => VAR 0x55b80bb2a970 <e15401#> {r15} @dt=0x55b80bb2a890@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3d660 <e15614#> {r51} @dt=0x55b80bb2aeb0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6d030 <e15615#> {r51} @dt=0x55b80bb29090@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x55b80bb29170 <e15389#> {r10} @dt=0x55b80bb29090@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6d150 <e15613#> {r51} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x55b80bb2af90 <e15404#> {r16} @dt=0x55b80bb2aeb0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3db00 <e15617#> {r52} @dt=0x55b80bb2b490@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6d270 <e15618#> {r52} @dt=0x55b80bb29670@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55b80bb29750 <e15392#> {r11} @dt=0x55b80bb29670@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6d390 <e15616#> {r52} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55b80bb2b570 <e15407#> {r17} @dt=0x55b80bb2b490@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3df90 <e15620#> {r54} @dt=0x55b80bb322b0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6d4b0 <e15621#> {r54} @dt=0x55b80bb2c3c0@(nw32)  ALU_output_execute [RV] <- VAR 0x55b80bb2c8c0 <e15410#> {r20} @dt=0x55b80bb2c3c0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6d5d0 <e15619#> {r54} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory [LV] => VAR 0x55b80bb327b0 <e15450#> {r26} @dt=0x55b80bb322b0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3e3f0 <e15623#> {r55} @dt=0x55b80bb335a0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6d6f0 <e15624#> {r55} @dt=0x55b80bb2d6b0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55b80bb2dbb0 <e15418#> {r21} @dt=0x55b80bb2d6b0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6d810 <e15622#> {r55} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55b80bb33aa0 <e15458#> {r27} @dt=0x55b80bb335a0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3e850 <e15626#> {r56} @dt=0x55b80bb34890@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6d930 <e15627#> {r56} @dt=0x55b80bb2e9a0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55b80bb2eea0 <e15426#> {r22} @dt=0x55b80bb2e9a0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6da50 <e15625#> {r56} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55b80bb34d90 <e15466#> {r28} @dt=0x55b80bb34890@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3ecb0 <e15629#> {r57} @dt=0x55b80bb35b80@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6db70 <e15630#> {r57} @dt=0x55b80bb2fc90@(nw32)  write_data_execute [RV] <- VAR 0x55b80bb30190 <e15434#> {r23} @dt=0x55b80bb2fc90@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6dc90 <e15628#> {r57} @dt=0x55b80bb35b80@(nw32)  write_data_memory [LV] => VAR 0x55b80bb36080 <e15474#> {r29} @dt=0x55b80bb35b80@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb3f110 <e15632#> {r58} @dt=0x55b80bb36eb0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6ddb0 <e15633#> {r58} @dt=0x55b80bb30f80@(nw5)  write_register_execute [RV] <- VAR 0x55b80bb31480 <e15442#> {r24} @dt=0x55b80bb30f80@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6ded0 <e15631#> {r58} @dt=0x55b80bb36eb0@(nw5)  write_register_memory [LV] => VAR 0x55b80bb373b0 <e15482#> {r30} @dt=0x55b80bb36eb0@(nw5)  write_register_memory OUTPUT PORT
    1: MODULE 0x55b80bb41fe0 <e10639> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x55b80bb42450 <e15296#> {s3} @dt=0x55b80bb42370@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80bb428f0 <e15299#> {s4} @dt=0x55b80bb42810@(nw1)  enable INPUT PORT
    1:2: VAR 0x55b80bb42e10 <e15302#> {s5} @dt=0x55b80bb42d30@(nw1)  clear INPUT PORT
    1:2: VAR 0x55b80bb43330 <e15305#> {s6} @dt=0x55b80bb43250@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80bb44570 <e15308#> {s8} @dt=0x55b80bb44070@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x55b80bb45800 <e15316#> {s9} @dt=0x55b80bb45300@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x55b80bb46b30 <e15324#> {s11} @dt=0x55b80bb46630@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x55b80bb47e60 <e15332#> {s12} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x55b80bb4d080 <e10112> {s16} [always_ff]
    1:2:1: SENTREE 0x55b80bb48670 <e10012> {s16}
    1:2:1:1: SENITEM 0x55b80bb48320 <e10006> {s16} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6ac30 <e15338#> {s16} @dt=0x55b80bb42370@(nw1)  clk [RV] <- VAR 0x55b80bb42450 <e15296#> {s3} @dt=0x55b80bb42370@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb485b0 <e10011> {s16} [POS]
    1:2:1:1:1: VARREF 0x55b80bb6ad50 <e15339#> {s16} @dt=0x55b80bb43250@(nw1)  reset [RV] <- VAR 0x55b80bb43330 <e15305#> {s6} @dt=0x55b80bb43250@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55b80bb487b0 <e10013> {s16} [UNNAMED]
    1:2:2:1: IF 0x55b80bb4cf70 <e10109> {s17}
    1:2:2:1:1: VARREF 0x55b80bb6ae70 <e15371#> {s17} @dt=0x55b80bb43250@(nw1)  reset [RV] <- VAR 0x55b80bb43330 <e15305#> {s6} @dt=0x55b80bb43250@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bb48c50 <e10015> {s17} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb496f0 <e15341#> {s18} @dt=0x55b80bb46630@(nw32)
    1:2:2:1:2:1:1: CONST 0x55b80bb49420 <e10024> {s18} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55b80bb6af90 <e15340#> {s18} @dt=0x55b80bb46630@(nw32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e15324#> {s11} @dt=0x55b80bb46630@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb4a400 <e15346#> {s19} @dt=0x55b80bb47960@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b80bb4a220 <e10048> {s19} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b80bb49f10 <e10040> {s19} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b80bb49b10 <e10041> {s19} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b80bb6b0b0 <e15345#> {s19} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e15332#> {s12} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3: IF 0x55b80bb4cea0 <e10107> {s21}
    1:2:2:1:3:1: LOGNOT 0x55b80bb4a760 <e10108> {s21} @dt=0x55b80b9fc400@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6b1d0 <e15370#> {s21} @dt=0x55b80bb42810@(nw1)  enable [RV] <- VAR 0x55b80bb428f0 <e15299#> {s4} @dt=0x55b80bb42810@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55b80bb4a8a0 <e10055> {s21} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x55b80bb4cd90 <e10105> {s22}
    1:2:2:1:3:2:1:1: VARREF 0x55b80bb6b2f0 <e15369#> {s22} @dt=0x55b80bb42d30@(nw1)  clear [RV] <- VAR 0x55b80bb42e10 <e15302#> {s5} @dt=0x55b80bb42d30@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x55b80bb4ad40 <e10057> {s22} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x55b80bb4b3d0 <e15352#> {s23} @dt=0x55b80bb46630@(nw32)
    1:2:2:1:3:2:1:2:1:1: CONST 0x55b80bb4b100 <e10066> {s23} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x55b80bb6b410 <e15351#> {s23} @dt=0x55b80bb46630@(nw32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e15324#> {s11} @dt=0x55b80bb46630@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x55b80bb4c0e0 <e15358#> {s24} @dt=0x55b80bb47960@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x55b80bb4bf00 <e10090> {s24} @dt=0x55b80b9c7360@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x55b80bb4bbf0 <e10082> {s24} @dt=0x55b80b9c6b10@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x55b80bb4b7f0 <e10083> {s24} @dt=0x55b80b9c8530@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x55b80bb6b530 <e15357#> {s24} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e15332#> {s12} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x55b80bb4c330 <e10093> {s25} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x55b80bb4c7b0 <e15364#> {s26} @dt=0x55b80bb46630@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x55b80bb6b650 <e15365#> {s26} @dt=0x55b80bb44070@(nw32)  instruction_fetch [RV] <- VAR 0x55b80bb44570 <e15308#> {s8} @dt=0x55b80bb44070@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x55b80bb6b770 <e15363#> {s26} @dt=0x55b80bb46630@(nw32)  instruction_decode [LV] => VAR 0x55b80bb46b30 <e15324#> {s11} @dt=0x55b80bb46630@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x55b80bb4cc50 <e15367#> {s27} @dt=0x55b80bb47960@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x55b80bb6b890 <e15368#> {s27} @dt=0x55b80bb45300@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b80bb45800 <e15316#> {s9} @dt=0x55b80bb45300@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x55b80bb6b9b0 <e15366#> {s27} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b80bb47e60 <e15332#> {s12} @dt=0x55b80bb47960@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x55b80bb51e00 <e10640> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x55b80bb52270 <e15125#> {t3} @dt=0x55b80bb52190@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b80bb52690 <e15128#> {t4} @dt=0x55b80bb525b0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b80bb52ae0 <e15131#> {t6} @dt=0x55b80bb52a00@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b80bb52fc0 <e15134#> {t7} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b80bb534d0 <e15137#> {t8} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x55b80bb539b0 <e15140#> {t9} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x55b80bb53ff0 <e15143#> {t11} @dt=0x55b80bb53f10@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb54600 <e15146#> {t12} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb54c10 <e15149#> {t13} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb55220 <e15152#> {t14} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb56560 <e15155#> {t17} @dt=0x55b80bb56060@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55b80bb57850 <e15163#> {t18} @dt=0x55b80bb57350@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b80bb58b40 <e15171#> {t19} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55b80bb59b80 <e15179#> {t20} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55b80bb5ae40 <e15187#> {t21} @dt=0x55b80bb5a940@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x55b80bb5c170 <e15195#> {t23} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5d490 <e15203#> {t24} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5e790 <e15211#> {t25} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb5fa80 <e15219#> {t26} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x55b80bb60d70 <e15227#> {t27} @dt=0x55b80bb60870@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x55b80bb671e0 <e10605> {t30} [always_ff]
    1:2:1: SENTREE 0x55b80bb61560 <e10491> {t30}
    1:2:1:1: SENITEM 0x55b80bb61210 <e10485> {t30} [POS]
    1:2:1:1:1: VARREF 0x55b80b971410 <e15233#> {t30} @dt=0x55b80bb52190@(nw1)  clk [RV] <- VAR 0x55b80bb52270 <e15125#> {t3} @dt=0x55b80bb52190@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55b80bb614a0 <e10490> {t30} [POS]
    1:2:1:1:1: VARREF 0x55b80b971530 <e15234#> {t30} @dt=0x55b80bb525b0@(nw1)  reset [RV] <- VAR 0x55b80bb52690 <e15128#> {t4} @dt=0x55b80bb525b0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55b80bb616a0 <e10492> {t30} [UNNAMED]
    1:2:2:1: IF 0x55b80bb67090 <e10602> {t31}
    1:2:2:1:1: VARREF 0x55b80b971650 <e15289#> {t31} @dt=0x55b80bb525b0@(nw1)  reset [RV] <- VAR 0x55b80bb52690 <e15128#> {t4} @dt=0x55b80bb525b0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55b80bb61b70 <e10494> {t31} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb61fc0 <e15236#> {t32} @dt=0x55b80bb53f10@(nw1)
    1:2:2:1:2:1:1: VARREF 0x55b80b971770 <e15237#> {t32} @dt=0x55b80bb52a00@(nw1)  register_write_memory [RV] <- VAR 0x55b80bb52ae0 <e15131#> {t6} @dt=0x55b80bb52a00@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b971890 <e15235#> {t32} @dt=0x55b80bb53f10@(nw1)  register_write_writeback [LV] => VAR 0x55b80bb53ff0 <e15143#> {t11} @dt=0x55b80bb53f10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb62490 <e15239#> {t33} @dt=0x55b80bb54520@(nw1)
    1:2:2:1:2:1:1: VARREF 0x55b80b971a00 <e15240#> {t33} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80bb52fc0 <e15134#> {t7} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b971b20 <e15238#> {t33} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback [LV] => VAR 0x55b80bb54600 <e15146#> {t12} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb62930 <e15242#> {t34} @dt=0x55b80bb54b30@(nw1)
    1:2:2:1:2:1:1: VARREF 0x55b80b971c40 <e15243#> {t34} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80bb534d0 <e15137#> {t8} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b971d60 <e15241#> {t34} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80bb54c10 <e15149#> {t13} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb62dc0 <e15245#> {t35} @dt=0x55b80bb55140@(nw1)
    1:2:2:1:2:1:1: VARREF 0x55b80b971e80 <e15246#> {t35} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80bb539b0 <e15140#> {t9} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b971fa0 <e15244#> {t35} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80bb55220 <e15152#> {t14} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb63260 <e15248#> {t37} @dt=0x55b80bb5bc70@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80b9720c0 <e15249#> {t37} @dt=0x55b80bb56060@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80bb56560 <e15155#> {t17} @dt=0x55b80bb56060@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b9721e0 <e15247#> {t37} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback [LV] => VAR 0x55b80bb5c170 <e15195#> {t23} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb636e0 <e15251#> {t38} @dt=0x55b80bb5cf90@(nw5)
    1:2:2:1:2:1:1: VARREF 0x55b80b972300 <e15252#> {t38} @dt=0x55b80bb57350@(nw5)  write_register_memory [RV] <- VAR 0x55b80bb57850 <e15163#> {t18} @dt=0x55b80bb57350@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b972420 <e15250#> {t38} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback [LV] => VAR 0x55b80bb5d490 <e15203#> {t24} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb63b40 <e15254#> {t39} @dt=0x55b80bb5e290@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80b972540 <e15255#> {t39} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55b80bb58b40 <e15171#> {t19} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b972660 <e15253#> {t39} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55b80bb5e790 <e15211#> {t25} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb63fa0 <e15257#> {t40} @dt=0x55b80bb5f580@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80b972780 <e15258#> {t40} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55b80bb59b80 <e15179#> {t20} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b9728a0 <e15256#> {t40} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55b80bb5fa80 <e15219#> {t26} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b80bb64400 <e15260#> {t41} @dt=0x55b80bb60870@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b80b9729c0 <e15261#> {t41} @dt=0x55b80bb5a940@(nw32)  read_data_memory [RV] <- VAR 0x55b80bb5ae40 <e15187#> {t21} @dt=0x55b80bb5a940@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b80b972ae0 <e15259#> {t41} @dt=0x55b80bb60870@(nw32)  read_data_writeback [LV] => VAR 0x55b80bb60d70 <e15227#> {t27} @dt=0x55b80bb60870@(nw32)  read_data_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55b80bb64680 <e10548> {t43} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb64ad0 <e15263#> {t44} @dt=0x55b80bb53f10@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80b972c00 <e15264#> {t44} @dt=0x55b80bb52a00@(nw1)  register_write_memory [RV] <- VAR 0x55b80bb52ae0 <e15131#> {t6} @dt=0x55b80bb52a00@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80b972d20 <e15262#> {t44} @dt=0x55b80bb53f10@(nw1)  register_write_writeback [LV] => VAR 0x55b80bb53ff0 <e15143#> {t11} @dt=0x55b80bb53f10@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb64fa0 <e15266#> {t45} @dt=0x55b80bb54520@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80b972e40 <e15267#> {t45} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b80bb52fc0 <e15134#> {t7} @dt=0x55b80bb52ee0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80b972f60 <e15265#> {t45} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback [LV] => VAR 0x55b80bb54600 <e15146#> {t12} @dt=0x55b80bb54520@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb65440 <e15269#> {t46} @dt=0x55b80bb54b30@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80b973080 <e15270#> {t46} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x55b80bb534d0 <e15137#> {t8} @dt=0x55b80bb533f0@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80b9731a0 <e15268#> {t46} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x55b80bb54c10 <e15149#> {t13} @dt=0x55b80bb54b30@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb658d0 <e15272#> {t47} @dt=0x55b80bb55140@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b80b9732c0 <e15273#> {t47} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55b80bb539b0 <e15140#> {t9} @dt=0x55b80bb538d0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb69fd0 <e15271#> {t47} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x55b80bb55220 <e15152#> {t14} @dt=0x55b80bb55140@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb65d70 <e15275#> {t49} @dt=0x55b80bb5bc70@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6a0f0 <e15276#> {t49} @dt=0x55b80bb56060@(nw32)  ALU_output_memory [RV] <- VAR 0x55b80bb56560 <e15155#> {t17} @dt=0x55b80bb56060@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6a210 <e15274#> {t49} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback [LV] => VAR 0x55b80bb5c170 <e15195#> {t23} @dt=0x55b80bb5bc70@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb661f0 <e15278#> {t50} @dt=0x55b80bb5cf90@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6a330 <e15279#> {t50} @dt=0x55b80bb57350@(nw5)  write_register_memory [RV] <- VAR 0x55b80bb57850 <e15163#> {t18} @dt=0x55b80bb57350@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6a450 <e15277#> {t50} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback [LV] => VAR 0x55b80bb5d490 <e15203#> {t24} @dt=0x55b80bb5cf90@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb66650 <e15281#> {t51} @dt=0x55b80bb5e290@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6a570 <e15282#> {t51} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55b80bb58b40 <e15171#> {t19} @dt=0x55b80bb58640@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6a690 <e15280#> {t51} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55b80bb5e790 <e15211#> {t25} @dt=0x55b80bb5e290@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb66ab0 <e15284#> {t52} @dt=0x55b80bb5f580@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6a7b0 <e15285#> {t52} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55b80bb59b80 <e15179#> {t20} @dt=0x55b80bb596a0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6a8d0 <e15283#> {t52} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55b80bb5fa80 <e15219#> {t26} @dt=0x55b80bb5f580@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b80bb66f10 <e15287#> {t53} @dt=0x55b80bb60870@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b80bb6a9f0 <e15288#> {t53} @dt=0x55b80bb5a940@(nw32)  read_data_memory [RV] <- VAR 0x55b80bb5ae40 <e15187#> {t21} @dt=0x55b80bb5a940@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b80bb6ab10 <e15286#> {t53} @dt=0x55b80bb60870@(nw32)  read_data_writeback [LV] => VAR 0x55b80bb60d70 <e15227#> {t27} @dt=0x55b80bb60870@(nw32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x55b80b93d5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55b80b9fc400 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80ba15db0 <e3347> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80b9c6b10 <e2020> {c185} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80b9fc400 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b80bb69360 <e14987> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x55b80baabb40 <e6804> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b80b9c7130 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b80bbbeac0 <e16048#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b80ba8c4c0 <e6184> {h12} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b80bbbfd10 <e16325#> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b80bbbf2f0 <e16232#> {n20} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b80ba1d930 <e3590> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b80bbe1900 <e19938#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b80bbbedf0 <e16060#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b80b9c6d30 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55b80ba368e0 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55b80bbbe830 <e16029#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b973760 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bab9bf0 <e7148> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bbc7d40 <e17535#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b982380 <e438> {c50} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b990420 <e772> {c70} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bbbf090 <e16208#> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b973460 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bbda450 <e19122#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b9c8530 <e2067> {c189} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80ba1cba0 <e3565> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80b9c7360 <e2039> {c185} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80bbb5950 <e15344#> {s18} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b80ba1d1c0 <e3578> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b80bbde020 <e19532#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80b973460 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b973760 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b982380 <e438> {c50} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b990420 <e772> {c70} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9c6b10 <e2020> {c185} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b80b9c6d30 <e2027> {c185} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55b80b9c7130 <e2032> {c185} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b80b9c7360 <e2039> {c185} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9c8530 <e2067> {c189} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9fc400 <e2896> {c445} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b80ba15db0 <e3347> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b80ba1cba0 <e3565> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba1d1c0 <e3578> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba1d930 <e3590> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba368e0 <e4251> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55b80ba8c4c0 <e6184> {h12} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baabb40 <e6804> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80bab9bf0 <e7148> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb69360 <e14987> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bab9d80 <e14995> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bb9f4a0 <e15003> {k3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bba1cf0 <e15011> {l3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b80bb52190 <e15124#> {t3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb525b0 <e15127#> {t4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb52a00 <e15130#> {t6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb52ee0 <e15133#> {t7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb533f0 <e15136#> {t8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb538d0 <e15139#> {t9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb53f10 <e15142#> {t11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb54520 <e15145#> {t12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb54b30 <e15148#> {t13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb55140 <e15151#> {t14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb56060 <e15154#> {t17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb57350 <e15162#> {t18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb58640 <e15170#> {t19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb596a0 <e15178#> {t20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5a940 <e15186#> {t21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5bc70 <e15194#> {t23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5cf90 <e15202#> {t24} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb5e290 <e15210#> {t25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb5f580 <e15218#> {t26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb60870 <e15226#> {t27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb42370 <e15295#> {s3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb42810 <e15298#> {s4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb42d30 <e15301#> {s5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb43250 <e15304#> {s6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb44070 <e15307#> {s8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb45300 <e15315#> {s9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb46630 <e15323#> {s11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb47960 <e15331#> {s12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbb5950 <e15344#> {s18} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb27ad0 <e15373#> {r3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb27ef0 <e15376#> {r4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28330 <e15379#> {r7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28790 <e15382#> {r8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb28bf0 <e15385#> {r9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29090 <e15388#> {r10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29670 <e15391#> {r11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb29cb0 <e15394#> {r13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2a2d0 <e15397#> {r14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2a890 <e15400#> {r15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2aeb0 <e15403#> {r16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2b490 <e15406#> {r17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb2c3c0 <e15409#> {r20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2d6b0 <e15417#> {r21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2e9a0 <e15425#> {r22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb2fc90 <e15433#> {r23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb30f80 <e15441#> {r24} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb322b0 <e15449#> {r26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb335a0 <e15457#> {r27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb34890 <e15465#> {r28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb35b80 <e15473#> {r29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb36eb0 <e15481#> {r30} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baff360 <e15636#> {q3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baff780 <e15639#> {q4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baffba0 <e15642#> {q5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bafffc0 <e15645#> {q7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb00420 <e15648#> {q8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb008c0 <e15651#> {q9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb010d0 <e15654#> {q10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb01630 <e15657#> {q11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb01b50 <e15660#> {q12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb029b0 <e15663#> {q13} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bb03c10 <e15671#> {q14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb04e50 <e15679#> {q15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb06090 <e15687#> {q16} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb072d0 <e15695#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb07c10 <e15703#> {q18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08200 <e15706#> {q20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08820 <e15709#> {q21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb08de0 <e15712#> {q22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb093b0 <e15715#> {q23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb099d0 <e15718#> {q24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb09fe0 <e15721#> {q25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb0aea0 <e15724#> {q26} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bb0c100 <e15732#> {q27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0d370 <e15740#> {q28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0e5e0 <e15748#> {q29} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bb0f8e0 <e15756#> {q30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb10320 <e15764#> {q31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb11260 <e15767#> {q34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb12550 <e15775#> {q35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb13880 <e15783#> {q37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb14bb0 <e15791#> {q38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80baf7410 <e15992#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf7930 <e15995#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf7e90 <e15998#> {p6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baf2ca0 <e16005#> {o3} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80baf3e20 <e16013#> {o4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbe830 <e16029#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbeac0 <e16048#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b80bbbedf0 <e16060#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80badcd80 <e16074#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badd2a0 <e16077#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badd7c0 <e16080#> {n5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baddce0 <e16083#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bade0a0 <e16086#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80badee40 <e16089#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80badf620 <e16097#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80badfe00 <e16105#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bae1040 <e16113#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae1820 <e16121#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae2000 <e16129#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae3270 <e16137#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae3a80 <e16145#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae4cf0 <e16153#> {n10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55b80bae6c80 <e16170#> {n13} @dt=this@(nw32)u[31:0] refdt=0x55b80bae6780(nw32) [31:0]
    3:1:2: RANGE 0x55b80bae6680 <e7996> {n13}
    3:1:2:2: CONST 0x55b80bae5fb0 <e7992> {n13} @dt=0x55b80b973460@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x55b80bae63b0 <e7993> {n13} @dt=0x55b80b973760@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x55b80bae6780 <e16164#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae79b0 <e16172#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae80e0 <e16180#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bae9290 <e16188#> {n15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80baea440 <e16196#> {n16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbf090 <e16208#> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbbf2f0 <e16232#> {n20} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bbbfd10 <e16325#> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baeeb90 <e16340#> {n29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad30b0 <e16387#> {m2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad3dd0 <e16390#> {m3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bad4710 <e16398#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad4c30 <e16401#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad5150 <e16404#> {m6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bad5fb0 <e16407#> {m7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bba20e0 <e16432#> {l6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80bba2760 <e16440#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b98b780 <e16477#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a3730 <e16514#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9820e0 <e16551#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b98e760 <e16588#> {l12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb68640 <e16642#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb8e500 <e16645#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb8ed60 <e16682#> {k8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb8f0e0 <e16719#> {k10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bb9f870 <e16767#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80bb9fad0 <e16770#> {k7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bba0330 <e16807#> {k8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bba0b90 <e16844#> {k10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80bababe0 <e16892#> {j6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80babbe20 <e16900#> {j7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba9b630 <e16919#> {i2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba9c080 <e16922#> {i3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9d280 <e16930#> {i4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9e4c0 <e16938#> {i5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba9f700 <e16946#> {i6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa0980 <e16954#> {i7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa1300 <e16962#> {i8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa1860 <e16965#> {i9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa2700 <e16968#> {i10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa3080 <e16976#> {i11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa35e0 <e16979#> {i12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa4440 <e16982#> {i13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80baa4e40 <e16990#> {i14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5450 <e16993#> {i15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5a20 <e16996#> {i17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa5f70 <e16999#> {i18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa6550 <e17002#> {i19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa6b60 <e17005#> {i20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa7150 <e17008#> {i21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baa8040 <e17011#> {i22} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80baa9370 <e17019#> {i23} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80baa9c70 <e17027#> {i26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80baaa0a0 <e17030#> {i27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba872f0 <e17215#> {h3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba88490 <e17223#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba896d0 <e17231#> {h5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba8a910 <e17239#> {h6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba8b250 <e17247#> {h7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4b340 <e17462#> {g3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba4cea0 <e17470#> {g5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4d300 <e17473#> {g6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4d820 <e17476#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4dd40 <e17479#> {g8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4e260 <e17482#> {g9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4e780 <e17485#> {g10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4eca0 <e17488#> {g11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba4f9c0 <e17491#> {g12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba502c0 <e17499#> {g13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba51040 <e17502#> {g17} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba52160 <e17510#> {g18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba53180 <e17518#> {g19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80bbc7d40 <e17535#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba3f2a0 <e18914#> {f3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba3f7c0 <e18917#> {f4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba3fd20 <e18920#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80ba07cf0 <e18927#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80ba08e30 <e18935#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0a070 <e18943#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0b2f0 <e18951#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0c530 <e18959#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0d7d0 <e18967#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba0e950 <e18975#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80ba0fad0 <e18983#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba10c50 <e18991#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba119f0 <e18999#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba12b30 <e19007#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80ba13cb0 <e19015#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80bbda450 <e19122#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80bbde020 <e19532#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b80bbe1900 <e19938#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b9fe870 <e20000#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9ff050 <e20008#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80ba00290 <e20016#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9513a0 <e20034#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9628f0 <e20037#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b963f30 <e20040#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9739e0 <e20043#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9741a0 <e20051#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b974c80 <e20054#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b975b00 <e20062#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b976a20 <e20070#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b977260 <e20078#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b977680 <e20081#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b978260 <e20084#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b979260 <e20092#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9799c0 <e20100#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b979d00 <e20103#> {c29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b97aa20 <e20106#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97bba0 <e20114#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97ccc0 <e20122#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97de40 <e20130#> {c36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97ef60 <e20138#> {c37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b97f780 <e20146#> {c38} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b97fbc0 <e20149#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980020 <e20152#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980420 <e20155#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980880 <e20158#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b980ce0 <e20161#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9810e0 <e20164#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9814e0 <e20167#> {c47} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9818e0 <e20170#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b981ce0 <e20173#> {c49} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b982a40 <e20176#> {c50} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b983260 <e20184#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b983660 <e20187#> {c52} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9843a0 <e20190#> {c57} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b985520 <e20198#> {c58} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b986640 <e20206#> {c59} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b987760 <e20214#> {c61} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b989580 <e20269#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b989c80 <e20277#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98c7a0 <e20379#> {c66} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98cea0 <e20387#> {c66} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b98f780 <e20489#> {c69} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9915a0 <e20544#> {c71} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b80b9934b0 <e20599#> {c74} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b994690 <e20607#> {c75} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b995870 <e20615#> {c76} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b996a20 <e20623#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b997c00 <e20631#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b998d80 <e20639#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9996a0 <e20647#> {c83} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b999b60 <e20650#> {c84} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b999ff0 <e20653#> {c85} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99ad80 <e20656#> {c86} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b99b630 <e20664#> {c87} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99c3c0 <e20667#> {c88} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b80b99cca0 <e20675#> {c89} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99d130 <e20678#> {c90} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99d620 <e20681#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b99e420 <e20684#> {c94} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b99f600 <e20692#> {c95} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a07b0 <e20700#> {c96} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a1960 <e20708#> {c97} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a2b10 <e20716#> {c98} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a3cc0 <e20724#> {c99} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a4e70 <e20732#> {c100} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a6020 <e20740#> {c101} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9a7170 <e20748#> {c102} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9a82c0 <e20756#> {c103} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9a9410 <e20764#> {c104} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9aa5c0 <e20772#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9aaeb0 <e20780#> {c108} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9abc40 <e20783#> {c109} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9ac520 <e20791#> {c110} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ac9b0 <e20794#> {c111} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ace70 <e20797#> {c112} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ad300 <e20800#> {c113} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9ae100 <e20803#> {c116} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9af2b0 <e20811#> {c117} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b0460 <e20819#> {c118} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b1610 <e20827#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b27c0 <e20835#> {c120} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b30e0 <e20843#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b35a0 <e20846#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b3a60 <e20849#> {c125} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b3f50 <e20852#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9b4d50 <e20855#> {c129} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b80b9b5f00 <e20863#> {c130} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b70b0 <e20871#> {c131} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b8260 <e20879#> {c132} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9b9410 <e20887#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9ba5c0 <e20895#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b80b9bae50 <e20903#> {c137} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bb280 <e20906#> {c138} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bb710 <e20909#> {c139} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bbba0 <e20912#> {c140} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bc030 <e20915#> {c141} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b80b9bcdc0 <e20918#> {c142} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80b9bdf70 <e20926#> {c143} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b80b9be850 <e20934#> {c144} @dt=this@(nw1)  logic kwd=logic
