$date
	Fri Oct 10 14:39:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module file_reg_top_tb $end
$var wire 32 ! rdata2 [31:0] $end
$var wire 32 " rdata1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ raddr1 [4:0] $end
$var reg 5 % raddr2 [4:0] $end
$var reg 5 & waddr [4:0] $end
$var reg 32 ' wdata [31:0] $end
$var reg 1 ( we $end
$scope module top0 $end
$var wire 1 # clk $end
$var wire 5 ) raddr1 [4:0] $end
$var wire 5 * raddr2 [4:0] $end
$var wire 5 + waddr [4:0] $end
$var wire 32 , wdata [31:0] $end
$var wire 1 ( we $end
$var wire 32 - rdata2 [31:0] $end
$var wire 32 . rdata1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
1#
b0 "
b0 !
$end
#50
0#
#100
b11011110101011011011111011101111 '
b11011110101011011011111011101111 ,
1(
1#
#150
0#
#200
0(
1#
#250
0#
#300
b11001010111111101011101010111110 '
b11001010111111101011101010111110 ,
b1 &
b1 +
1(
1#
#350
0#
#400
b11001010111111101011101010111110 !
b11001010111111101011101010111110 -
b1 %
b1 *
0(
1#
#450
0#
#500
b10010001101000101011001111000 '
b10010001101000101011001111000 ,
b10 &
b10 +
1(
1#
#550
0#
#600
b0 !
b0 -
b10010001101000101011001111000 "
b10010001101000101011001111000 .
b0 %
b0 *
b10 $
b10 )
0(
1#
#650
0#
#700
b0 "
b0 .
b0 $
b0 )
1#
#750
0#
#800
b10010001101000101011001111000 !
b10010001101000101011001111000 -
b11001010111111101011101010111110 "
b11001010111111101011101010111110 .
b10 %
b10 *
b1 $
b1 )
1#
#850
0#
#900
b11001010111111101011101010111110 !
b11001010111111101011101010111110 -
b10010001101000101011001111000 "
b10010001101000101011001111000 .
b1 %
b1 *
b10 $
b10 )
1#
#950
0#
#1000
b10000111011001010100001100100001 '
b10000111011001010100001100100001 ,
1(
1#
#1050
0#
#1100
b10000111011001010100001100100001 !
b10000111011001010100001100100001 -
b10000111011001010100001100100001 "
b10000111011001010100001100100001 .
b10 %
b10 *
0(
1#
#1150
0#
#1200
1#
