Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 17 12:50:50 2018
| Host         : ArK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mfu_control_sets_placed.rpt
| Design       : mfu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              49 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+-----------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------+-----------------------------+------------------+----------------+
|  o_RX_DV_BUFG    |                                      |                             |                2 |              4 |
|  o_RX_DV_BUFG    | Entity_rx/E[0]                       | Entity_rx/show_input_reg[0] |                2 |              4 |
|  o_RX_DV_BUFG    | memory[0][7]_i_2_n_0                 | Entity_rx/SR[0]             |                1 |              8 |
|  o_RX_DV_BUFG    | memory[1][7]_i_1_n_0                 | Entity_rx/SR[0]             |                2 |              8 |
|  o_RX_DV_BUFG    | memory[2][7]_i_1_n_0                 | Entity_rx/SR[0]             |                3 |              8 |
|  o_RX_DV_BUFG    | memory[3][7]_i_1_n_0                 | Entity_rx/SR[0]             |                2 |              8 |
|  o_RX_DV_BUFG    | memory[4][7]_i_1_n_0                 | Entity_rx/SR[0]             |                2 |              8 |
|  o_RX_DV_BUFG    | memory[5][7]_i_1_n_0                 | Entity_rx/SR[0]             |                5 |              8 |
|  o_RX_DV_BUFG    | memory[6][7]_i_1_n_0                 | Entity_rx/SR[0]             |                3 |              8 |
|  o_RX_DV_BUFG    | memory[7][7]_i_1_n_0                 | Entity_rx/SR[0]             |                1 |              8 |
|  i_Clk_IBUF_BUFG | Entity_tx/r_TX_Data[7]_i_1_n_0       |                             |                2 |              8 |
|  o_RX_DV_BUFG    | Entity_rx/E[0]                       |                             |                9 |             12 |
|  i_Clk_IBUF_BUFG | Entity_rx/r_Clk_Count                |                             |                5 |             14 |
|  i_Clk_IBUF_BUFG | Entity_tx/r_Clk_Count[13]_i_1__0_n_0 |                             |                7 |             15 |
|  i_Clk_IBUF_BUFG |                                      |                             |               13 |             23 |
|  o_RX_DV_BUFG    | Entity_rx/memory_reg[9]_0_sn_1       | Entity_rx/SR[0]             |               20 |             61 |
+------------------+--------------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                     9 |
| 12     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


