0.7
2020.2
May 22 2024
19:03:11
C:/Users/nikno/Documents/DATAPROSJEKT/VGA_prosjekt/VGA_prosjekt.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1760541502,verilog,,,,clk_wiz_0,,,../../../../VGA_prosjekt.ip_user_files/ipstatic,,,,,
C:/Users/nikno/Documents/DATAPROSJEKT/VGA_prosjekt/VGA_prosjekt.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1760541501,verilog,,C:/Users/nikno/Documents/DATAPROSJEKT/VGA_prosjekt/VGA_prosjekt.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../VGA_prosjekt.ip_user_files/ipstatic,,,,,
C:/Users/nikno/Documents/DATAPROSJEKT/VGA_prosjekt/VGA_prosjekt.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/nikno/Documents/DATAPROSJEKT/VGA_prosjekt/VGA_prosjekt.srcs/sources_1/imports/hdl/top.vhd,1760438853,vhdl,,,,top,,,,,,,,
