
---------- Begin Simulation Statistics ----------
final_tick                                   30073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34253                       # Simulator instruction rate (inst/s)
host_mem_usage                                8659984                       # Number of bytes of host memory used
host_op_rate                                    61730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              177505450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5795                       # Number of instructions simulated
sim_ops                                         10457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30073000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2225                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               569                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3159                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1767                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4168                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     426                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      9097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5557                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               594                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1332                       # Number of branches committed
system.cpu.commit.bw_lim_events                   317                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13421                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5795                       # Number of instructions committed
system.cpu.commit.committedOps                  10457                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        16798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.622515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.578555                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13443     80.03%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          965      5.74%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          635      3.78%     89.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          703      4.19%     93.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          387      2.30%     96.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          146      0.87%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          115      0.68%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           87      0.52%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          317      1.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        16798                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  113                       # Number of function calls committed.
system.cpu.commit.int_insts                     10334                       # Number of committed integer instructions.
system.cpu.commit.loads                          1092                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8408     80.41%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               7      0.07%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.07%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1092     10.44%     90.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            942      9.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10457                       # Class of committed instruction
system.cpu.commit.refs                           2034                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5795                       # Number of Instructions Simulated
system.cpu.committedOps                         10457                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.189646                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.189646                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  5496                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  29524                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8772                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3642                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    606                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   493                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2014                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            45                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1275                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.fetch.Branches                        4168                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2072                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          17990                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           186                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1212                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.138591                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               9311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                884                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.598191                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              19009                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.724288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.135479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    14176     74.58%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      164      0.86%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      206      1.08%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      255      1.34%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      200      1.05%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      193      1.02%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      328      1.73%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      193      1.02%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3294     17.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                19009                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         4                       # number of floating regfile reads
system.cpu.idleCycles                           11065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  767                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1905                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.608499                       # Inst execution rate
system.cpu.iew.exec_refs                         3298                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1605                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2716                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1629                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               23879                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2023                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1085                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18300                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    91                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    606                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              163                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1624                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          687                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          741                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             26                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     19079                       # num instructions consuming a value
system.cpu.iew.wb_count                         17820                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634415                       # average fanout of values written-back
system.cpu.iew.wb_producers                     12104                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.592538                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    23143                       # number of integer regfile reads
system.cpu.int_regfile_writes                   14381                       # number of integer regfile writes
system.cpu.ipc                               0.192691                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.192691                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                32      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15720     81.09%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   17      0.09%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.04%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2228     11.49%     92.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1377      7.10%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              4      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19385                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         337                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017385                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     290     86.05%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     31      9.20%     95.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    16      4.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  19686                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              58296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        17816                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             37304                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      23856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19385                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  23                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               188                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        19439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         19009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.019780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.982278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               13762     72.40%     72.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1085      5.71%     78.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 841      4.42%     82.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 624      3.28%     85.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 732      3.85%     89.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 650      3.42%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 776      4.08%     97.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 400      2.10%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 139      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           19009                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.644577                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2109                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2716                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1629                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    8110                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                            30074                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1861                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11989                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     76                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     9075                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 67647                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  27630                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               31286                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3788                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    606                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3103                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19297                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            38490                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            576                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1486                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        40359                       # The number of ROB reads
system.cpu.rob.rob_writes                       50007                       # The number of ROB writes
system.cpu.timesIdled                             157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                339                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               415                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     415    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 415                       # Request fanout histogram
system.membus.reqLayer2.occupancy              415000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2213500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              76                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           291                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           64                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  34112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    429     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                431                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             737000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            420000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            873000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                140                       # number of demand (read+write) misses
system.l2.demand_misses::total                    415                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               275                       # number of overall misses
system.l2.overall_misses::.cpu.data               140                       # number of overall misses
system.l2.overall_misses::total                   415                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26559000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     14445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41004000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26559000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     14445000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41004000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.945017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962877                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.945017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962877                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96578.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98804.819277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96578.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98804.819277                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               415                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              415                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11645000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32704000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11645000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     32704000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83178.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78804.819277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83178.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78804.819277                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              101                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          101                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  76                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100065.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100065.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6085000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6085000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80065.789474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80065.789474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96578.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96578.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76578.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6840000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       106875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5560000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5560000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        86875                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   214.308523                       # Cycle average of tags in use
system.l2.tags.total_refs                         532                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       415                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       132.495832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        81.812691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.032348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052321                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101318                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4671                       # Number of tag accesses
system.l2.tags.data_accesses                     4671                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 415                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         585242576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         297941675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883184252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    585242576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        585242576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        585242576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        297941675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            883184252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000442500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3614000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11395250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8708.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27458.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           95                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.652632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.279283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.773972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           34     35.79%     35.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     28.42%     64.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     13.68%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      5.26%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.11%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      7.37%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.16%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.05%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           95                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  26560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   26560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       883.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      29891000                       # Total gap between requests
system.mem_ctrls.avgGap                      72026.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        17600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 585242576.397432923317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 297941675.256874918938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      6943250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4452000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25248.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31800.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1535100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         13479360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           17758395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.509593                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       352250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     28940750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1428000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         11999640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1443360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           17122410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.361554                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3674750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25618250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        30073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1669                       # number of overall hits
system.cpu.icache.overall_hits::total            1669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35880000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35880000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35880000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35880000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.194498                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.194498                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.194498                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.194498                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89032.258065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89032.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89032.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89032.258065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          102                       # number of writebacks
system.cpu.icache.writebacks::total               102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27780000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27780000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140444                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140444                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95463.917526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95463.917526                       # average overall mshr miss latency
system.cpu.icache.replacements                    102                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.194498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.194498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89032.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89032.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27780000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27780000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95463.917526                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           104.586176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               291                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.735395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   104.586176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.408540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4435                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2564                       # number of overall hits
system.cpu.dcache.overall_hits::total            2564                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          190                       # number of overall misses
system.cpu.dcache.overall_misses::total           190                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19487000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2754                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2754                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.068991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068991                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068991                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102563.157895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102563.157895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102563.157895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102563.157895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14867000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14867000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.050835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.050835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050835                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106192.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106192.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106192.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106192.857143                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11502000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11502000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100894.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100894.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           64                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109906.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109906.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7985000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7985000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.080679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105065.789474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105065.789474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7833000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7833000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103065.789474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103065.789474                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            81.714929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.314286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    81.714929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.079800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.079800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5648                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5648                       # Number of data accesses

---------- End Simulation Statistics   ----------
