Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_testbench_behav xil_defaultlib.datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'A' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:115]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in0' [Z:/coen122/final_project/final_project.srcs/sim_1/new/datapath_testbench.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.IF_ID_buffer
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID_EX_buffer
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_WB_buffer
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_testbench_behav
