arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.64	vpr	65.41 MiB		-1	-1	0.07	19400	1	0.04	-1	-1	31672	-1	-1	2	6	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	66980	6	1	16	17	2	10	9	17	17	289	-1	auto	26.8 MiB	0.01	118	84	27	9	18	0	65.4 MiB	0.00	0.00	2.15593	1.98639	-4.92087	-1.98639	0.805	0.27	4.986e-05	4.2371e-05	0.000308454	0.000266383	-1	-1	-1	-1	20	157	4	1.34605e+07	107788	411619.	1424.29	0.21	0.00198321	0.00178137	24098	82050	-1	154	4	18	18	6484	3258	2.84404	0.805	-5.7426	-2.84404	-0.705112	-0.370834	535376.	1852.51	0.02	0.08	0.05	-1	-1	0.02	0.00154446	0.00143926	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.06	vpr	65.41 MiB		-1	-1	0.06	19020	1	0.02	-1	-1	29992	-1	-1	1	3	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	66984	3	1	5	6	1	4	5	13	13	169	-1	auto	27.2 MiB	0.00	38	34	12	4	8	0	65.4 MiB	0.00	0.00	1.29226	1.06427	-1.57129	-1.06427	1.06427	0.13	1.2986e-05	8.088e-06	0.000102255	7.8502e-05	-1	-1	-1	-1	20	58	1	6.63067e+06	53894	227243.	1344.63	0.10	0.00114913	0.00107165	13251	44387	-1	56	1	4	4	2424	1646	1.76603	1.76603	-1.76603	-1.76603	-0.685145	-0.685145	294987.	1745.49	0.01	0.05	0.03	-1	-1	0.01	0.000984339	0.000951411	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.61	vpr	65.13 MiB		-1	-1	0.07	19400	1	0.04	-1	-1	31668	-1	-1	2	6	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	66692	6	1	16	17	2	10	9	17	17	289	-1	auto	26.5 MiB	0.01	118	84	27	9	18	0	65.1 MiB	0.00	0.00	2.15759	1.9886	-4.9264	-1.9886	0.805	0.26	2.6376e-05	2.0274e-05	0.000248862	0.000204565	-1	-1	-1	-1	20	157	4	1.34605e+07	107788	424167.	1467.71	0.19	0.00185766	0.00166947	24098	84646	-1	153	5	21	21	6606	3276	2.82604	0.805	-5.70881	-2.82604	-0.705111	-0.370833	547923.	1895.93	0.02	0.09	0.05	-1	-1	0.02	0.0015855	0.00147258	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.04	vpr	65.41 MiB		-1	-1	0.07	19404	1	0.02	-1	-1	29992	-1	-1	1	3	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	66984	3	1	5	6	1	4	5	13	13	169	-1	auto	26.8 MiB	0.00	38	34	12	4	8	0	65.4 MiB	0.00	0.00	1.29226	1.06427	-1.57129	-1.06427	1.06427	0.13	1.4357e-05	9.105e-06	0.000116357	9.1104e-05	-1	-1	-1	-1	20	55	1	6.63067e+06	53894	235789.	1395.20	0.10	0.00117335	0.00108595	13251	46155	-1	67	1	4	4	2653	1705	2.05791	2.05791	-2.09184	-2.05791	-0.684038	-0.684038	303533.	1796.05	0.01	0.05	0.03	-1	-1	0.01	0.000999714	0.000966149	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.55	vpr	65.79 MiB		-1	-1	0.07	19020	1	0.04	-1	-1	31688	-1	-1	2	6	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	67368	6	1	16	17	2	10	9	17	17	289	-1	auto	27.2 MiB	0.01	118	84	27	9	18	0	65.8 MiB	0.00	0.00	2.15593	1.98639	-4.92087	-1.98639	0.805	0.25	2.6434e-05	2.0373e-05	0.000224802	0.000190287	-1	-1	-1	-1	20	635	4	1.34605e+07	107788	408865.	1414.76	0.19	0.00177349	0.0016157	24098	82150	-1	631	3	15	15	7414	4167	3.78534	0.805	-7.627	-3.78534	-2.60588	-1.31214	532630.	1843.01	0.02	0.08	0.05	-1	-1	0.02	0.00139515	0.00131066	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.02	vpr	65.41 MiB		-1	-1	0.07	19400	1	0.02	-1	-1	29996	-1	-1	1	3	0	0	success	v8.0.0-13084-g071ad3865	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	2025-06-17T09:37:40	betzgrp-wintermute	/home/pooladam/vtr-verilog-to-routing	66976	3	1	5	6	1	4	5	13	13	169	-1	auto	26.8 MiB	0.00	38	34	12	4	8	0	65.4 MiB	0.00	0.00	1.29226	1.06427	-1.57129	-1.06427	1.06427	0.13	2.4427e-05	1.7394e-05	0.000119331	9.0305e-05	-1	-1	-1	-1	20	189	1	6.63067e+06	53894	225153.	1332.26	0.10	0.00115556	0.00106519	13251	44463	-1	187	1	4	4	1590	699	2.34964	2.34964	-2.34964	-2.34964	-1.26876	-1.26876	292904.	1733.16	0.01	0.04	0.03	-1	-1	0.01	0.00102218	0.000991009	0	4	
