Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 14:10:58 2021
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file z1top_calculator_timing_summary_routed.rpt -pb z1top_calculator_timing_summary_routed.pb -rpx z1top_calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top_calculator
| Device       : xa7z020-clg400
| Speed File   : -1I  PRODUCTION 1.09 2014-09-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.408        0.000                      0                  343        0.067        0.000                      0                  343        2.750        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_125MHZ_FPGA  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA        3.408        0.000                      0                  343        0.067        0.000                      0                  343        2.750        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_4_4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.701%)  route 3.172ns (79.299%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.636     9.509    CONTROL_UNIT/state_reg/write_sel
    SLICE_X109Y107       LUT4 (Prop_lut4_I1_O)        0.124     9.633 r  CONTROL_UNIT/state_reg/mem_reg_0_31_0_0_i_2/O
                         net (fo=5, routed)           0.496    10.130    DATAPATH/RF/mem_reg_0_31_4_4/WE
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.860    13.625    DATAPATH/RF/mem_reg_0_31_4_4/WCLK
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y106       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.537    DATAPATH/RF/mem_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.529%)  route 3.018ns (78.471%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.636     9.509    CONTROL_UNIT/state_reg/write_sel
    SLICE_X109Y107       LUT4 (Prop_lut4_I1_O)        0.124     9.633 r  CONTROL_UNIT/state_reg/mem_reg_0_31_0_0_i_2/O
                         net (fo=5, routed)           0.342     9.976    DATAPATH/RF/mem_reg_0_31_0_0/WE
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_0_0/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.494    DATAPATH/RF/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_1_1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.529%)  route 3.018ns (78.471%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.636     9.509    CONTROL_UNIT/state_reg/write_sel
    SLICE_X109Y107       LUT4 (Prop_lut4_I1_O)        0.124     9.633 r  CONTROL_UNIT/state_reg/mem_reg_0_31_0_0_i_2/O
                         net (fo=5, routed)           0.342     9.976    DATAPATH/RF/mem_reg_0_31_1_1/WE
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.494    DATAPATH/RF/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_2_2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.529%)  route 3.018ns (78.471%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.636     9.509    CONTROL_UNIT/state_reg/write_sel
    SLICE_X109Y107       LUT4 (Prop_lut4_I1_O)        0.124     9.633 r  CONTROL_UNIT/state_reg/mem_reg_0_31_0_0_i_2/O
                         net (fo=5, routed)           0.342     9.976    DATAPATH/RF/mem_reg_0_31_2_2/WE
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_2_2/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.494    DATAPATH/RF/mem_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_3_3/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.529%)  route 3.018ns (78.471%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.636     9.509    CONTROL_UNIT/state_reg/write_sel
    SLICE_X109Y107       LUT4 (Prop_lut4_I1_O)        0.124     9.633 r  CONTROL_UNIT/state_reg/mem_reg_0_31_0_0_i_2/O
                         net (fo=5, routed)           0.342     9.976    DATAPATH/RF/mem_reg_0_31_3_3/WE
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_3_3/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.494    DATAPATH/RF/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.828ns (21.283%)  route 3.062ns (78.717%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.454     9.328    CONTROL_UNIT/keypad_reg/write_sel
    SLICE_X109Y106       LUT3 (Prop_lut3_I1_O)        0.124     9.452 r  CONTROL_UNIT/keypad_reg/mem_reg_0_31_3_3_i_1/O
                         net (fo=1, routed)           0.568    10.020    DATAPATH/RF/mem_reg_0_31_3_3/D
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_3_3/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    13.778    DATAPATH/RF/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.468     9.341    CONTROL_UNIT/keypad_reg/write_sel
    SLICE_X109Y107       LUT3 (Prop_lut3_I1_O)        0.124     9.465 r  CONTROL_UNIT/keypad_reg/mem_reg_0_31_1_1_i_1/O
                         net (fo=1, routed)           0.500     9.965    DATAPATH/RF/mem_reg_0_31_1_1/D
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    13.769    DATAPATH/RF/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.828ns (21.436%)  route 3.035ns (78.564%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.024     8.750    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.874 r  CONTROL_UNIT/mem_reg_0_31_0_0_i_3/O
                         net (fo=8, routed)           0.455     9.329    CONTROL_UNIT/keypad_reg/write_sel
    SLICE_X109Y106       LUT3 (Prop_lut3_I1_O)        0.124     9.453 r  CONTROL_UNIT/keypad_reg/mem_reg_0_31_0_0_i_1/O
                         net (fo=1, routed)           0.539     9.992    DATAPATH/RF/mem_reg_0_31_0_0/D
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.857    13.622    DATAPATH/RF/mem_reg_0_31_0_0/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X108Y106       RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    13.819    DATAPATH/RF/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/mem_addr_reg/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.822ns (22.423%)  route 2.844ns (77.577%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.017     8.742    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.866 r  CONTROL_UNIT/q[4]_i_1__3/O
                         net (fo=6, routed)           0.618     9.484    CONTROL_UNIT/state_reg/q_reg[0]_0[0]
    SLICE_X110Y106       LUT5 (Prop_lut5_I0_O)        0.118     9.602 r  CONTROL_UNIT/state_reg/q[4]_i_1__2/O
                         net (fo=5, routed)           0.193     9.796    DATAPATH/mem_addr_reg/E[0]
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.860    13.625    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[0]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.407    13.663    DATAPATH/mem_addr_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/mem_addr_reg/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125MHZ_FPGA rise@8.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.822ns (22.423%)  route 2.844ns (77.577%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         2.056     6.130    CONTROL_UNIT/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  CONTROL_UNIT/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  CONTROL_UNIT/counter_reg[9]/Q
                         net (fo=3, routed)           1.015     7.601    CONTROL_UNIT/counter_reg__0[9]
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.725 f  CONTROL_UNIT/q[4]_i_3/O
                         net (fo=3, routed)           1.017     8.742    CONTROL_UNIT/q[4]_i_3_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.124     8.866 r  CONTROL_UNIT/q[4]_i_1__3/O
                         net (fo=6, routed)           0.618     9.484    CONTROL_UNIT/state_reg/q_reg[0]_0[0]
    SLICE_X110Y106       LUT5 (Prop_lut5_I0_O)        0.118     9.602 r  CONTROL_UNIT/state_reg/q[4]_i_1__2/O
                         net (fo=5, routed)           0.193     9.796    DATAPATH/mem_addr_reg/E[0]
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.860    13.625    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[1]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.407    13.663    DATAPATH/mem_addr_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.635%)  route 0.182ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[3]/Q
                         net (fo=5, routed)           0.182     2.128    DATAPATH/RF/mem_reg_0_31_4_4/A3
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.994     2.336    DATAPATH/RF/mem_reg_0_31_4_4/WCLK
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y106       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.061    DATAPATH/RF/mem_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[2]/Q
                         net (fo=5, routed)           0.223     2.168    DATAPATH/RF/mem_reg_0_31_0_0/A2
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_0_0/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.094    DATAPATH/RF/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[2]/Q
                         net (fo=5, routed)           0.223     2.168    DATAPATH/RF/mem_reg_0_31_1_1/A2
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.094    DATAPATH/RF/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[2]/Q
                         net (fo=5, routed)           0.223     2.168    DATAPATH/RF/mem_reg_0_31_2_2/A2
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_2_2/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.094    DATAPATH/RF/mem_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[2]/Q
                         net (fo=5, routed)           0.223     2.168    DATAPATH/RF/mem_reg_0_31_3_3/A2
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_3_3/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.094    DATAPATH/RF/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_4_4/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.397%)  route 0.208ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[2]/Q
                         net (fo=5, routed)           0.208     2.154    DATAPATH/RF/mem_reg_0_31_4_4/A2
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.994     2.336    DATAPATH/RF/mem_reg_0_31_4_4/WCLK
    SLICE_X112Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y106       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.075    DATAPATH/RF/mem_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[3]/Q
                         net (fo=5, routed)           0.216     2.161    DATAPATH/RF/mem_reg_0_31_0_0/A3
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_0_0/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.080    DATAPATH/RF/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[3]/Q
                         net (fo=5, routed)           0.216     2.161    DATAPATH/RF/mem_reg_0_31_1_1/A3
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.080    DATAPATH/RF/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[3]/Q
                         net (fo=5, routed)           0.216     2.161    DATAPATH/RF/mem_reg_0_31_2_2/A3
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_2_2/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.080    DATAPATH/RF/mem_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DATAPATH/mem_addr_reg/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DATAPATH/RF/mem_reg_0_31_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125MHZ_FPGA  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125MHZ_FPGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125MHZ_FPGA rise@0.000ns - CLK_125MHZ_FPGA rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.534%)  route 0.216ns (60.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.718     1.805    DATAPATH/mem_addr_reg/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X110Y106       FDRE                                         r  DATAPATH/mem_addr_reg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  DATAPATH/mem_addr_reg/q_reg[3]/Q
                         net (fo=5, routed)           0.216     2.161    DATAPATH/RF/mem_reg_0_31_3_3/A3
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125MHZ_FPGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.991     2.333    DATAPATH/RF/mem_reg_0_31_3_3/WCLK
    SLICE_X108Y106       RAMS32                                       r  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.494     1.840    
    SLICE_X108Y106       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.080    DATAPATH/RF/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y105  CONTROL_UNIT/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y107  CONTROL_UNIT/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y107  CONTROL_UNIT/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y108  CONTROL_UNIT/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y108  CONTROL_UNIT/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y108  CONTROL_UNIT/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y108  CONTROL_UNIT/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y109  CONTROL_UNIT/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y109  CONTROL_UNIT/counter_reg[17]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X112Y106  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X112Y106  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X112Y106  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X112Y106  DATAPATH/RF/mem_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X108Y106  DATAPATH/RF/mem_reg_0_31_1_1/SP/CLK



