# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sha_state_machine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223 {C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:15 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223" C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine.sv 
# -- Compiling package state_machine_definitions
# -- Compiling module sha1_state_machine
# -- Importing package state_machine_definitions
# 
# Top level modules:
# 	sha1_state_machine
# End time: 22:00:15 on Feb 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223 {C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:15 on Feb 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223" C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine_tb.sv 
# -- Compiling module sha1_state_machine_tb
# 
# Top level modules:
# 	sha1_state_machine_tb
# End time: 22:00:16 on Feb 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  sha1_state_machine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" sha1_state_machine_tb 
# Start time: 22:00:16 on Feb 17,2023
# Loading sv_std.std
# Loading work.sha1_state_machine_tb
# Loading work.state_machine_definitions
# Loading work.sha1_state_machine
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation starts ...
# q == a9993e364706816aba3e25717850c26c9cd0d89d
# 
# Simulation done ...
# ** Note: $stop    : C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine_tb.sv(58)
#    Time: 5 us  Iteration: 0  Instance: /sha1_state_machine_tb
# Break in Module sha1_state_machine_tb at C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine_tb.sv line 58
# End time: 22:00:34 on Feb 17,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
