
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Sun Dec  4 17:33:47 2022
Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net VSS
<CMD> set init_io_file SCRIPTS/place_io.io
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 3.40282e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=12/04 17:34:28, mem=806.1M)
#% End Load MMMC data ... (date=12/04 17:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.9M, current mem=806.9M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Dec  4 17:34:28 2022
viaInitial ends at Sun Dec  4 17:34:28 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=27.9M, fe_cpu=0.20min, fe_real=0.68min, fe_mem=793.8M) ***
#% Begin Load netlist data ... (date=12/04 17:34:28, mem=821.2M)
*** Begin netlist parsing (mem=793.8M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'

*** Memory Usage v#1 (Current mem = 793.805M, initial mem = 290.164M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=793.8M) ***
#% End Load netlist data ... (date=12/04 17:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.8M, current mem=827.8M)
Ignoring unreferenced cell pad_bidirhe_buffered.
Warning: The top level cell is ambiguous.
Setting top level cell to be sixteenbitcpu_top_pads.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
*** Netlist is NOT unique.
** info: there are 100 modules.
** info: there are 4466 stdCell insts.
** info: there are 58 Pad insts.

*** Memory Usage v#1 (Current mem = 838.719M, initial mem = 290.164M) ***
Reading IO assignment file "SCRIPTS/place_io.io" ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
Current (total cpu=0:00:12.2, real=0:00:42.0, peak res=1087.4M, current mem=1087.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1094.1M, current mem=1094.1M)
Current (total cpu=0:00:12.2, real=0:00:42.0, peak res=1094.1M, current mem=1094.1M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 90 warning(s), 0 error(s)

<CMD> saveDesign DBS/16bitcpu-import.enc
#% Begin save design ... (date=12/04 17:34:29, mem=1124.5M)
% Begin Save ccopt configuration ... (date=12/04 17:34:29, mem=1127.6M)
% End Save ccopt configuration ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.7M, current mem=1128.7M)
% Begin Save netlist data ... (date=12/04 17:34:29, mem=1129.4M)
Writing Binary DB to DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.5M, current mem=1129.7M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:34:29, mem=1130.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.3M, current mem=1130.3M)
Saving preference file DBS/16bitcpu-import.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:34:29, mem=1133.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.6M, current mem=1134.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:34:29, mem=1134.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.4M, current mem=1135.4M)
% Begin Save routing data ... (date=12/04 17:34:29, mem=1135.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1118.0M) ***
% End Save routing data ... (date=12/04 17:34:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1135.7M, current mem=1135.7M)
Saving property file DBS/16bitcpu-import.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1121.0M) ***
% Begin Save power constraints data ... (date=12/04 17:34:30, mem=1137.2M)
% End Save power constraints data ... (date=12/04 17:34:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.4M, current mem=1137.4M)
wc bc
Generated self-contained design 16bitcpu-import.enc.dat
#% End save design ... (date=12/04 17:34:30, total cpu=0:00:00.3, real=0:00:01.0, peak res=1164.6M, current mem=1140.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> fit
<CMD> floorPlan -site core7T -r 1.0 0.7 20 20 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> fit
<CMD> saveDesign DBS/16bitcpu-fplan.enc
#% Begin save design ... (date=12/04 17:34:57, mem=1163.8M)
% Begin Save ccopt configuration ... (date=12/04 17:34:57, mem=1163.8M)
% End Save ccopt configuration ... (date=12/04 17:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
% Begin Save netlist data ... (date=12/04 17:34:57, mem=1163.8M)
Writing Binary DB to DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 17:34:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.9M, current mem=1163.8M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:34:58, mem=1163.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
Saving preference file DBS/16bitcpu-fplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:34:58, mem=1164.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:34:58, mem=1164.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.2M, current mem=1164.2M)
% Begin Save routing data ... (date=12/04 17:34:58, mem=1164.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1264.8M) ***
% End Save routing data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
Saving property file DBS/16bitcpu-fplan.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1267.8M) ***
% Begin Save power constraints data ... (date=12/04 17:34:58, mem=1164.3M)
% End Save power constraints data ... (date=12/04 17:34:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
wc bc
Generated self-contained design 16bitcpu-fplan.enc.dat
#% End save design ... (date=12/04 17:34:59, total cpu=0:00:00.3, real=0:00:02.0, peak res=1194.9M, current mem=1164.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
4524 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
4524 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 4 -spacing 4 -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VSS VDD} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 1279.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1279.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/16bitcpu-power.enc
#% Begin save design ... (date=12/04 17:35:08, mem=1168.1M)
% Begin Save ccopt configuration ... (date=12/04 17:35:08, mem=1168.1M)
% End Save ccopt configuration ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
% Begin Save netlist data ... (date=12/04 17:35:09, mem=1168.2M)
Writing Binary DB to DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:35:09, mem=1168.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.2M, current mem=1168.2M)
Saving preference file DBS/16bitcpu-power.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:35:09, mem=1168.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
Saving PG file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:35:09 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1280.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:35:09, mem=1168.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
% Begin Save routing data ... (date=12/04 17:35:09, mem=1168.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1280.5M) ***
% End Save routing data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
Saving property file DBS/16bitcpu-power.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1283.5M) ***
% Begin Save power constraints data ... (date=12/04 17:35:09, mem=1168.6M)
% End Save power constraints data ... (date=12/04 17:35:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.6M, current mem=1168.6M)
wc bc
Generated self-contained design 16bitcpu-power.enc.dat
#% End save design ... (date=12/04 17:35:10, total cpu=0:00:00.3, real=0:00:02.0, peak res=1199.1M, current mem=1169.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin corePin padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets {VSS VDD} -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL5(5) }
*** Begin SPECIAL ROUTE on Sun Dec  4 17:35:24 2022 ***
SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus
SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2468.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 32 macros, 22 used
Read in 75 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  54 pad components: 0 unplaced, 54 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 52 logical pins
Read in 52 nets
Read in 2 special nets, 2 routed
Read in 150 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Core ports routed: 624
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 312
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2483.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 941 wires.
ViaGen created 3750 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       936      |       NA       |
|  VIA12 |      1248      |        0       |
|  VIA23 |      1248      |        0       |
| METAL3 |        2       |       NA       |
|  VIA34 |      1247      |        0       |
|  VIA45 |        7       |        0       |
| METAL5 |        3       |       NA       |
+--------+----------------+----------------+
<CMD> fit
<CMD> saveDesign DBS/16bitcpu-power-routed.enc
#% Begin save design ... (date=12/04 17:35:25, mem=1179.0M)
% Begin Save ccopt configuration ... (date=12/04 17:35:25, mem=1179.0M)
% End Save ccopt configuration ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
% Begin Save netlist data ... (date=12/04 17:35:25, mem=1179.2M)
Writing Binary DB to DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:35:25, mem=1179.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
Saving preference file DBS/16bitcpu-power-routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:35:25, mem=1179.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
Saving PG file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:35:25 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1294.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:35:25, mem=1179.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
% Begin Save routing data ... (date=12/04 17:35:25, mem=1179.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1294.3M) ***
% End Save routing data ... (date=12/04 17:35:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
Saving property file DBS/16bitcpu-power-routed.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1297.3M) ***
% Begin Save power constraints data ... (date=12/04 17:35:26, mem=1179.6M)
% End Save power constraints data ... (date=12/04 17:35:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
wc bc
Generated self-contained design 16bitcpu-power-routed.enc.dat
#% End save design ... (date=12/04 17:35:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=1210.3M, current mem=1178.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> selectInst pad_gnd0
<CMD> zoomBox -64.04300 453.94150 1352.33900 1620.19000
<CMD> zoomBox -11.04600 582.91650 1192.87900 1574.22800
<CMD> zoomBox 77.14900 868.01300 816.51000 1476.80250
<CMD> zoomBox 162.49550 1125.99900 490.55500 1396.12300
<CMD> zoomBox 199.18800 1227.35550 370.43800 1368.36250
<CMD> zoomBox 211.46150 1259.77100 335.19000 1361.64900
<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setPlaceMode -timingDriven true -congEffort auto -placeIOPins 1
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 2 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1338.66 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 189 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3946083 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1372.76)
Total number of fetched objects 4368
End delay calculation. (MEM=1526.83 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1526.83 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1501.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1517.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1517.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 3295 (75.5%) nets
3		: 406 (9.3%) nets
4     -	14	: 541 (12.4%) nets
15    -	39	: 115 (2.6%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4298 (0 fixed + 4298 movable) #buf cell=0 #inv cell=228 #block=0 (0 floating + 0 preplaced)
#ioInst=58 #net=4363 #term=13343 #term/net=3.06, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
stdCell: 4298 single + 0 double + 0 multi
Total standard cell length = 16.5222 (mm), area = 0.0648 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.044.
Density for the design = 0.044.
       = stdcell_area 29504 sites (64767 um^2) / alloc_area 677047 sites (1486254 um^2).
Pin Density = 0.01971.
            = total # of pins 13343 / total area 677047.
Identified 5 spare or floating instances, with no clusters.
Enabling multi-CPU acceleration with 2 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.346e+04 (4.24e+04 4.11e+04)
              Est.  stn bbox = 9.161e+04 (4.64e+04 4.52e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1580.5M
Iteration  2: Total net bbox = 8.346e+04 (4.24e+04 4.11e+04)
              Est.  stn bbox = 9.161e+04 (4.64e+04 4.52e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1580.5M
Iteration  3: Total net bbox = 9.924e+04 (4.94e+04 4.98e+04)
              Est.  stn bbox = 1.172e+05 (5.82e+04 5.90e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
Active setup views:
    wc
Iteration  4: Total net bbox = 9.086e+04 (4.53e+04 4.55e+04)
              Est.  stn bbox = 1.062e+05 (5.28e+04 5.35e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
Iteration  5: Total net bbox = 7.201e+04 (3.60e+04 3.60e+04)
              Est.  stn bbox = 8.222e+04 (4.09e+04 4.13e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1623.2M
Iteration  6: Total net bbox = 1.190e+05 (5.77e+04 6.13e+04)
              Est.  stn bbox = 1.372e+05 (6.67e+04 7.05e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1653.2M
Iteration  7: Total net bbox = 1.209e+05 (5.96e+04 6.13e+04)
              Est.  stn bbox = 1.393e+05 (6.87e+04 7.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1621.2M
Iteration  8: Total net bbox = 1.209e+05 (5.96e+04 6.13e+04)
              Est.  stn bbox = 1.393e+05 (6.87e+04 7.06e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1589.2M
Iteration  9: Total net bbox = 1.300e+05 (6.41e+04 6.59e+04)
              Est.  stn bbox = 1.538e+05 (7.64e+04 7.74e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 1624.8M
Iteration 10: Total net bbox = 1.300e+05 (6.41e+04 6.59e+04)
              Est.  stn bbox = 1.538e+05 (7.64e+04 7.74e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1592.8M
Iteration 11: Total net bbox = 1.343e+05 (6.82e+04 6.61e+04)
              Est.  stn bbox = 1.603e+05 (8.21e+04 7.82e+04)
              cpu = 0:00:01.0 real = 0:00:02.0 mem = 1624.8M
Iteration 12: Total net bbox = 1.343e+05 (6.82e+04 6.61e+04)
              Est.  stn bbox = 1.603e+05 (8.21e+04 7.82e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1592.8M
Iteration 13: Total net bbox = 1.369e+05 (6.91e+04 6.78e+04)
              Est.  stn bbox = 1.638e+05 (8.32e+04 8.06e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1628.3M
Iteration 14: Total net bbox = 1.369e+05 (6.91e+04 6.78e+04)
              Est.  stn bbox = 1.638e+05 (8.32e+04 8.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1628.3M
Iteration 15: Total net bbox = 1.459e+05 (7.35e+04 7.23e+04)
              Est.  stn bbox = 1.724e+05 (8.73e+04 8.51e+04)
              cpu = 0:00:03.5 real = 0:00:02.0 mem = 1649.3M
Iteration 16: Total net bbox = 1.459e+05 (7.35e+04 7.23e+04)
              Est.  stn bbox = 1.724e+05 (8.73e+04 8.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1649.3M
*** cost = 1.459e+05 (7.35e+04 7.23e+04) (cpu for global=0:00:10.8) real=0:00:10.0***
Placement multithread real runtime: 0:00:10.0 with 2 threads.
Info: 1 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:00:07.0 real: 0:00:03.7
Core Placement runtime cpu: 0:00:08.2 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:31.4 mem=1649.3M) ***
Total net bbox length = 1.459e+05 (7.351e+04 7.235e+04) (ext = 4.281e+04)
Move report: Detail placement moves 4298 insts, mean move: 2.28 um, max move: 39.70 um 
	Max move on inst (cpu/datapath/regFile/U890): (724.97, 941.65) --> (727.44, 978.88)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1649.3MB
Summary Report:
Instances move: 4298 (out of 4298 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 39.70 um (Instance: cpu/datapath/regFile/U890) (724.971, 941.653) -> (727.44, 978.88)
	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
Total net bbox length = 1.419e+05 (6.956e+04 7.236e+04) (ext = 4.284e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1649.3MB
*** Finished refinePlace (0:00:31.8 mem=1649.3M) ***
*** End of Placement (cpu=0:00:11.7, real=0:00:11.0, mem=1617.3M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
Density distribution unevenness ratio = 91.725%
*** Free Virtual Timing Model ...(mem=1617.3M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3946083 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1605.8)
Total number of fetched objects 4368
End delay calculation. (MEM=1680.71 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1680.71 CPU=0:00:00.3 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6301 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 6301
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4311 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.598850e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        55( 0.05%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               55( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.26 seconds, mem = 1687.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1703.20 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1703.20 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1703.20 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1703.20 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1703.20 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1703.20 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13187
[NR-eGR] METAL2  (2V) length: 4.649022e+04um, number of vias: 17243
[NR-eGR] METAL3  (3H) length: 6.422024e+04um, number of vias: 3182
[NR-eGR] METAL4  (4V) length: 4.080682e+04um, number of vias: 500
[NR-eGR] METAL5  (5H) length: 1.540560e+04um, number of vias: 0
[NR-eGR] Total length: 1.669229e+05um, number of vias: 34112
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.340660e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1597.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1595.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> checkPlace RPT/16bitcpu/place.rpt
Begin checking placement ... (start mem=1595.2M, init mem=1595.2M)
*info: Placed = 4298          
*info: Unplaced = 0           
Placement Density:4.36%(64767/1486254)
Placement Density (including fixed std cells):4.36%(64767/1486254)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1595.2M)
<CMD> saveDesign DBS/16bitcpu-placed.enc
#% Begin save design ... (date=12/04 17:36:15, mem=1319.2M)
% Begin Save ccopt configuration ... (date=12/04 17:36:15, mem=1319.4M)
% End Save ccopt configuration ... (date=12/04 17:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.6M, current mem=1319.6M)
% Begin Save netlist data ... (date=12/04 17:36:15, mem=1319.6M)
Writing Binary DB to DBS/16bitcpu-placed.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/04 17:36:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.6M, current mem=1319.5M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:36:16, mem=1319.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.8M, current mem=1319.8M)
Saving preference file DBS/16bitcpu-placed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:36:16, mem=1320.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.1M, current mem=1320.1M)
Saving PG file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:36:16 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1595.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:36:16, mem=1320.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.1M, current mem=1320.1M)
% Begin Save routing data ... (date=12/04 17:36:16, mem=1320.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1595.7M) ***
% End Save routing data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.3M, current mem=1320.3M)
Saving property file DBS/16bitcpu-placed.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1598.7M) ***
% Begin Save power constraints data ... (date=12/04 17:36:16, mem=1320.3M)
% End Save power constraints data ... (date=12/04 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.3M, current mem=1320.3M)
wc bc
Generated self-contained design 16bitcpu-placed.enc.dat
#% End save design ... (date=12/04 17:36:17, total cpu=0:00:00.4, real=0:00:02.0, peak res=1320.3M, current mem=1318.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> create_route_type -name clkroute -top_preferred_layer 5
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells BUFX1
<CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 333 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 20
<CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
The skew group clk/constraint was created. It contains 333 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:33.7/0:02:36.7 (0.2), mem = 1609.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setDesignMode -bottomRoutingLayer              2
setDesignMode -process                         180
setDesignMode -topRoutingLayer                 5
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setPlaceMode -place_global_cong_effort         auto
setPlaceMode -place_global_place_io_pins       true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1609.5M, init mem=1609.5M)
*info: Placed = 4298          
*info: Unplaced = 0           
Placement Density:4.36%(64767/1486254)
Placement Density (including fixed std cells):4.36%(64767/1486254)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1609.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 333 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 333 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1596.55 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6301 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 6301
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4363  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4311 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.598850e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        55( 0.05%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               55( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1607.05 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1607.05 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1607.05 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1607.05 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1607.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1607.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13187
[NR-eGR] METAL2  (2V) length: 4.649022e+04um, number of vias: 17243
[NR-eGR] METAL3  (3H) length: 6.422024e+04um, number of vias: 3182
[NR-eGR] METAL4  (4V) length: 4.080682e+04um, number of vias: 500
[NR-eGR] METAL5  (5H) length: 1.540560e+04um, number of vias: 0
[NR-eGR] Total length: 1.669229e+05um, number of vias: 34112
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.340660e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.35 sec, Curr Mem: 1600.05 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:01.4)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
route_type_override_preferred_routing_layer_effort: none (default: medium)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): clkroute (default: default)
  route_type (trunk): clkroute (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUFX1 
  Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 1486238.208um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.885ns
  Slew time target (trunk):   0.885ns
  Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.221ns
  Buffer max distance: 157.569um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.569um, saturatedSlew=0.621ns, speed=335.039um per ns, cellArea=69.658um^2 per 1000um}
  Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------
Cell      Instance count    Source         Eligible library cells
-----------------------------------------------------------------
pad_in          1           library set    {pad_in}
-----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for wc:setup.late...
Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       333
  Delay constrained sinks:     333
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.221ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (368.200,1684.400), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.


Primary reporting skew groups are:
skew_group clk/constraint with 333 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
Clock DAG library cell distribution initial state {count}:
 Logics: pad_in: 1 
Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:02.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
    Clock DAG library cell distribution before merging {count}:
     Logics: pad_in: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1241.120um, total=1241.120um
    Clock DAG library cell distribution before clustering {count}:
     Logics: pad_in: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      hp wire lengths  : top=0.000um, trunk=2535.840um, leaf=2623.880um, total=5159.720um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:35.2 mem=1766.6M) ***
Total net bbox length = 1.459e+05 (7.145e+04 7.444e+04) (ext = 4.291e+04)
Move report: Detail placement moves 127 insts, mean move: 2.20 um, max move: 6.16 um 
	Max move on inst (cpu/datapath/pcregUnit/q_reg[1]): (832.16, 943.60) --> (834.40, 939.68)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.7MB
Summary Report:
Instances move: 127 (out of 4361 movable)
Instances flipped: 0
Mean displacement: 2.20 um
Max displacement: 6.16 um (Instance: cpu/datapath/pcregUnit/q_reg[1]) (832.16, 943.6) -> (834.4, 939.68)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
Total net bbox length = 1.461e+05 (7.156e+04 7.452e+04) (ext = 4.290e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.7MB
*** Finished refinePlace (0:00:35.3 mem=1801.7M) ***
    ClockRefiner summary
    All clock instances: Moved 32, flipped 9 and cell swapped 0 (out of a total of 397).
    The largest move was 6.16 um for cpu/datapath/pcregUnit/q_reg[1].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.68,1.96)             1
    [1.96,2.24)             0
    [2.24,2.52)             0
    [2.52,2.8)              0
    [2.8,3.08)              0
    [3.08,3.36)             1
    [3.36,3.64)             0
    [3.64,3.92)             6
    [3.92,4.2)              0
    [4.2,4.48)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        4.48         (776.160,1006.320)    (771.680,1006.320)    CTS_ccl_a_buf_00324 (a lib_cell BUFX1) at (771.680,1006.320), in power domain auto-default
        3.92         (775.600,931.840)     (779.520,931.840)     CTS_ccl_a_buf_00334 (a lib_cell BUFX1) at (779.520,931.840), in power domain auto-default
        3.92         (604.800,931.840)     (600.880,931.840)     CTS_ccl_a_buf_00435 (a lib_cell BUFX1) at (600.880,931.840), in power domain auto-default
        3.92         (665.840,1049.440)    (661.920,1049.440)    CTS_ccl_a_buf_00428 (a lib_cell BUFX1) at (661.920,1049.440), in power domain auto-default
        3.92         (637.280,1049.440)    (633.360,1049.440)    CTS_ccl_a_buf_00424 (a lib_cell BUFX1) at (633.360,1049.440), in power domain auto-default
        3.92         (706.720,1049.440)    (702.800,1049.440)    CTS_ccl_a_buf_00406 (a lib_cell BUFX1) at (702.800,1049.440), in power domain auto-default
        3.92         (637.280,1049.440)    (641.200,1049.440)    CTS_ccl_a_buf_00433 (a lib_cell BUFX1) at (641.200,1049.440), in power domain auto-default
        3.36         (776.160,1006.320)    (779.520,1006.320)    CTS_ccl_a_buf_00412 (a lib_cell BUFX1) at (779.520,1006.320), in power domain auto-default
        1.68         (661.360,931.840)     (663.040,931.840)     CTS_ccl_a_buf_00344 (a lib_cell BUFX1) at (663.040,931.840), in power domain auto-default
        0            (336.100,1497.100)    (336.100,1497.100)    cell pad_in0 (a lib_cell pad_in) at (323.200,1493.200), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.352pF, leaf=0.510pF, total=0.862pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.885ns count=16 avg=0.462ns sd=0.240ns min=0.000ns max=0.845ns {11 <= 0.531ns, 2 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.716ns sd=0.092ns min=0.401ns max=0.878ns {2 <= 0.531ns, 21 <= 0.708ns, 17 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=1.309, max=1.766, avg=1.577, sd=0.142], skew [0.457 vs 0.221*], 63.7% {1.553, 1.766} (wid=0.023 ws=0.005) (gid=1.745 gs=0.454)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=1.309, max=1.766, avg=1.577, sd=0.142], skew [0.457 vs 0.221*], 63.7% {1.553, 1.766} (wid=0.023 ws=0.005) (gid=1.745 gs=0.454)
    Legalizer API calls during this step: 1085 succeeded with high effort: 1085 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        65 (unrouted=65, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5973 (unrouted=1663, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1612, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 65 nets for routing of which 64 have one or more fixed wires.
(ccopt eGR): Start to route 65 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4426  numIgnoredNets=4361
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 64 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 64 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.907440e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.260240e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1780.69 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1780.69 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1780.69 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1780.69 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1780.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1780.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13313
[NR-eGR] METAL2  (2V) length: 4.585324e+04um, number of vias: 17330
[NR-eGR] METAL3  (3H) length: 6.357568e+04um, number of vias: 3183
[NR-eGR] METAL4  (4V) length: 4.227642e+04um, number of vias: 640
[NR-eGR] METAL5  (5H) length: 1.695484e+04um, number of vias: 0
[NR-eGR] Total length: 1.686602e+05um, number of vias: 34466
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.077960e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 459
[NR-eGR] METAL2  (2V) length: 6.676350e+02um, number of vias: 653
[NR-eGR] METAL3  (3H) length: 1.411760e+03um, number of vias: 267
[NR-eGR] METAL4  (4V) length: 2.434765e+03um, number of vias: 143
[NR-eGR] METAL5  (5H) length: 1.563800e+03um, number of vias: 0
[NR-eGR] Total length: 6.077960e+03um, number of vias: 1522
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.077960e+03um, number of vias: 1522
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 1.84 sec, Curr Mem: 1771.69 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:01.9)
    Routing using eGR only done.
Net route status summary:
  Clock:        65 (unrouted=1, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5973 (unrouted=1663, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1612, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:00:35.7/0:02:42.5 (0.2), mem = 1771.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6301 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 6301
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 64  Num Prerouted Wires = 1645
[NR-eGR] Read numTotalNets=4426  numIgnoredNets=64
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4310 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4310 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.558749e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        30( 0.03%)   ( 0.03%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               31( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 1785.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1785.16 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1785.16 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1785.16 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1785.16 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.16 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1785.16 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13313
[NR-eGR] METAL2  (2V) length: 4.694094e+04um, number of vias: 17298
[NR-eGR] METAL3  (3H) length: 6.381676e+04um, number of vias: 3224
[NR-eGR] METAL4  (4V) length: 4.126431e+04um, number of vias: 639
[NR-eGR] METAL5  (5H) length: 1.674736e+04um, number of vias: 0
[NR-eGR] Total length: 1.687694e+05um, number of vias: 34474
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.15 seconds, mem = 1776.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:01.3 (0.2), totSession cpu/real = 0:00:35.9/0:02:43.7 (0.2), mem = 1776.2M
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:01.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:03.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4419 and nets=6038 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1776.164M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
    misc counts      : r=1, pp=0
    cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
    cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
    sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
    wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
    hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
  Clock DAG net violations after clustering cong repair call:
    Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
    Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFX1: 63 
   Logics: pad_in: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:03.5)
  Stage::Clustering done. (took cpu=0:00:01.3 real=0:00:04.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774, avg=1.589, sd=0.143], skew [0.456 vs 0.221*], 63.7% {1.558, 1.774} (wid=0.023 ws=0.005) (gid=1.753 gs=0.454)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=63, i=0, icg=0, nicg=0, l=1, total=64
      misc counts      : r=1, pp=0
      cell areas       : b=691.488um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21679.488um^2
      cell capacitance : b=0.073pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.092pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=0.517pF, total=0.876pF
      wire lengths     : top=0.000um, trunk=2718.015um, leaf=3297.472um, total=6015.487um
      hp wire lengths  : top=0.000um, trunk=2550.960um, leaf=2633.680um, total=5184.640um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.885ns count=16 avg=0.470ns sd=0.243ns min=0.000ns max=0.854ns {11 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 0 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX1: 63 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=1.317, max=1.774], skew [0.456 vs 0.221*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.517pF, total=0.870pF
      wire lengths     : top=0.000um, trunk=2647.655um, leaf=3297.473um, total=5945.127um
      hp wire lengths  : top=0.000um, trunk=2306.800um, leaf=2633.680um, total=4940.480um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.885ns count=12 avg=0.509ns sd=0.275ns min=0.000ns max=0.879ns {7 <= 0.531ns, 0 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 1 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.092ns min=0.402ns max=0.882ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.994, max=1.408], skew [0.414 vs 0.221*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=0.994, max=1.408], skew [0.414 vs 0.221*]
    Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.347pF, leaf=0.517pF, total=0.865pF
      wire lengths     : top=0.000um, trunk=2616.187um, leaf=3306.808um, total=5922.995um
      hp wire lengths  : top=0.000um, trunk=2284.960um, leaf=2641.800um, total=4926.760um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.885ns count=12 avg=0.496ns sd=0.260ns min=0.000ns max=0.820ns {7 <= 0.531ns, 0 <= 0.708ns, 4 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.994, max=1.360, avg=1.213, sd=0.101], skew [0.365 vs 0.221*], 77.2% {1.088, 1.309} (wid=0.036 ws=0.006) (gid=1.326 gs=0.362)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=0.994, max=1.360, avg=1.213, sd=0.101], skew [0.365 vs 0.221*], 77.2% {1.088, 1.309} (wid=0.036 ws=0.006) (gid=1.326 gs=0.362)
    Legalizer API calls during this step: 268 succeeded with high effort: 268 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:01.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.2 real=0:00:05.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.517pF, total=0.862pF
      wire lengths     : top=0.000um, trunk=2604.552um, leaf=3306.808um, total=5911.360um
      hp wire lengths  : top=0.000um, trunk=2283.840um, leaf=2641.800um, total=4925.640um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.885ns count=12 avg=0.492ns sd=0.257ns min=0.000ns max=0.820ns {7 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.517pF, total=0.862pF
      wire lengths     : top=0.000um, trunk=2604.552um, leaf=3306.808um, total=5911.360um
      hp wire lengths  : top=0.000um, trunk=2283.840um, leaf=2641.800um, total=4925.640um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.885ns count=12 avg=0.492ns sd=0.257ns min=0.000ns max=0.820ns {7 <= 0.531ns, 1 <= 0.708ns, 3 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=0.997, max=1.362], skew [0.364 vs 0.221*]
    Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 62 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
          wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
          hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
          wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
          hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
          wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
          hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
    misc counts      : r=1, pp=0
    cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
    cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
    sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
    wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
    hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
    Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX1: 59 
   Logics: pad_in: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
          wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
          hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.7)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 62 Succeeded: 0
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late...
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361], skew [0.218 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.388pF, leaf=0.517pF, total=0.905pF
      wire lengths     : top=0.000um, trunk=2931.506um, leaf=3306.808um, total=6238.313um
      hp wire lengths  : top=0.000um, trunk=2617.600um, leaf=2641.800um, total=5259.400um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.885ns count=12 avg=0.573ns sd=0.266ns min=0.000ns max=0.839ns {4 <= 0.531ns, 2 <= 0.708ns, 4 <= 0.796ns, 2 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.719ns sd=0.093ns min=0.402ns max=0.883ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=1.142, max=1.361, avg=1.256, sd=0.063], skew [0.218 vs 0.221], 100% {1.142, 1.361} (wid=0.035 ws=0.008) (gid=1.327 gs=0.214)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 397 succeeded with high effort: 397 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 826 succeeded with high effort: 826 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 356 succeeded with high effort: 356 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 826 succeeded with high effort: 826 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
      wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
      hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Legalizer API calls during this step: 2405 succeeded with high effort: 2405 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.3 real=0:00:01.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.167pF fall=2.123pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
      wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
      hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Legalizer API calls during this step: 118 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.348pF, leaf=0.503pF, total=0.852pF
      wire lengths     : top=0.000um, trunk=2694.661um, leaf=3227.180um, total=5921.842um
      hp wire lengths  : top=0.000um, trunk=2464.720um, leaf=2694.720um, total=5159.440um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.885ns count=12 avg=0.510ns sd=0.231ns min=0.000ns max=0.806ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.091ns min=0.402ns max=0.875ns {2 <= 0.531ns, 19 <= 0.708ns, 19 <= 0.796ns, 4 <= 0.841ns, 5 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=1.139, max=1.341, avg=1.205, sd=0.055], skew [0.202 vs 0.221], 100% {1.139, 1.341} (wid=0.034 ws=0.007) (gid=1.308 gs=0.200)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=10, computed=49, moveTooSmall=133, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=142, accepted=8
        Max accepted move=17.360um, total accepted move=76.720um, average move=9.590um
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=11, computed=48, moveTooSmall=140, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=147, accepted=2
        Max accepted move=10.640um, total accepted move=16.240um, average move=8.120um
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=11, computed=48, moveTooSmall=135, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=145, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 519 succeeded with high effort: 519 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=52, computed=7, moveTooSmall=80, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=0, computed=59, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=64, accepted=3
        Max accepted move=1.680um, total accepted move=3.920um, average move=1.306um
        Move for wirelength. considered=61, filtered=61, permitted=59, cannotCompute=56, computed=3, moveTooSmall=0, resolved=0, predictFail=87, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
        misc counts      : r=1, pp=0
        cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
        sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.346pF, leaf=0.503pF, total=0.849pF
        wire lengths     : top=0.000um, trunk=2673.102um, leaf=3227.257um, total=5900.359um
        hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.885ns count=12 avg=0.506ns sd=0.230ns min=0.000ns max=0.807ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
        Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.092ns min=0.402ns max=0.875ns {2 <= 0.531ns, 20 <= 0.708ns, 20 <= 0.796ns, 1 <= 0.841ns, 6 <= 0.885ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFX1: 59 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=1.139, max=1.340, avg=1.202, sd=0.054], skew [0.201 vs 0.221], 100% {1.139, 1.340} (wid=0.034 ws=0.007) (gid=1.306 gs=0.200)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=1.139, max=1.340, avg=1.202, sd=0.054], skew [0.201 vs 0.221], 100% {1.139, 1.340} (wid=0.034 ws=0.007) (gid=1.306 gs=0.200)
      Legalizer API calls during this step: 969 succeeded with high effort: 969 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 62 , Succeeded = 11 , Constraints Broken = 48 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
      misc counts      : r=1, pp=0
      cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
      cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.344pF, leaf=0.503pF, total=0.846pF
      wire lengths     : top=0.000um, trunk=2652.632um, leaf=3221.602um, total=5874.234um
      hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.885ns count=12 avg=0.503ns sd=0.229ns min=0.000ns max=0.805ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=49 avg=0.713ns sd=0.092ns min=0.402ns max=0.875ns {2 <= 0.531ns, 20 <= 0.708ns, 20 <= 0.796ns, 1 <= 0.841ns, 6 <= 0.885ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX1: 59 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=1.135, max=1.338, avg=1.200, sd=0.054], skew [0.203 vs 0.221], 100% {1.135, 1.338} (wid=0.034 ws=0.007) (gid=1.304 gs=0.200)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=1.135, max=1.338, avg=1.200, sd=0.054], skew [0.203 vs 0.221], 100% {1.135, 1.338} (wid=0.034 ws=0.007) (gid=1.304 gs=0.200)
    Legalizer API calls during this step: 969 succeeded with high effort: 969 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.7)
  Total capacitance is (rise=3.013pF fall=2.970pF), of which (rise=0.846pF fall=0.846pF) is wire, and (rise=2.167pF fall=2.123pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.0 real=0:00:02.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:39.4 mem=1777.6M) ***
Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.6MB
Summary Report:
Instances move: 0 (out of 4357 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1777.6MB
*** Finished refinePlace (0:00:39.5 mem=1777.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 393).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.5 real=0:00:03.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        61 (unrouted=61, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 61 nets for routing of which 60 have one or more fixed wires.
(ccopt eGR): Start to route 61 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4422  numIgnoredNets=4361
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 60 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.872160e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.040720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1789.80 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1789.80 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1789.80 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.80 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1789.80 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[NR-eGR] METAL2  (2V) length: 4.694477e+04um, number of vias: 17300
[NR-eGR] METAL3  (3H) length: 6.375236e+04um, number of vias: 3225
[NR-eGR] METAL4  (4V) length: 4.128997e+04um, number of vias: 630
[NR-eGR] METAL5  (5H) length: 1.669948e+04um, number of vias: 0
[NR-eGR] Total length: 1.686866e+05um, number of vias: 34460
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.995170e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 451
[NR-eGR] METAL2  (2V) length: 6.714650e+02um, number of vias: 655
[NR-eGR] METAL3  (3H) length: 1.347360e+03um, number of vias: 268
[NR-eGR] METAL4  (4V) length: 2.460425e+03um, number of vias: 134
[NR-eGR] METAL5  (5H) length: 1.515920e+03um, number of vias: 0
[NR-eGR] Total length: 5.995170e+03um, number of vias: 1508
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.995170e+03um, number of vias: 1508
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 1.26 sec, Curr Mem: 1783.80 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:01.3)
      Routing using eGR only done.
Net route status summary:
  Clock:        61 (unrouted=1, trialRouted=0, noStatus=0, routed=60, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:01.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4415 and nets=6035 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.797M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
          wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
          hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
            misc counts      : r=1, pp=0
            cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
            cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
            sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
            wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
            hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
            Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFX1: 59 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 7 long paths. The largest offset applied was 0.020ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint     333        7         2.102%      0.020ns       1.337ns         1.317ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.019        1
              0.019      and above      6
            -------------------------------
            
            Mean=0.020ns Median=0.020ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 23, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 32, numSkippedDueToCloseToSkewTarget = 6
          CCOpt-eGRPC Downsizing: considered: 23, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 23, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
            misc counts      : r=1, pp=0
            cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
            cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
            sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
            wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
            hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
            Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFX1: 59 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 61, tested: 61, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
            misc counts      : r=1, pp=0
            cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
            cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
            sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
            wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
            hp wire lengths  : top=0.000um, trunk=2441.200um, leaf=2717.960um, total=5159.160um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
            Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFX1: 59 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 1 instances, 2 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
          misc counts      : r=1, pp=0
          cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
          cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
          sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.353pF, leaf=0.557pF, total=0.910pF
          wire lengths     : top=0.000um, trunk=2664.755um, leaf=3330.415um, total=5995.170um
          hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2717.120um, total=5158.880um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.007ns]} avg=0.007ns sd=0.000ns sum=0.007ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.885ns count=12 avg=0.513ns sd=0.231ns min=0.000ns max=0.785ns {4 <= 0.531ns, 6 <= 0.708ns, 2 <= 0.796ns, 0 <= 0.841ns, 0 <= 0.885ns}
          Leaf  : target=0.885ns count=49 avg=0.736ns sd=0.093ns min=0.426ns max=0.893ns {2 <= 0.531ns, 14 <= 0.708ns, 21 <= 0.796ns, 5 <= 0.841ns, 6 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX1: 59 
         Logics: pad_in: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=1.143, max=1.337, avg=1.220, sd=0.048], skew [0.194 vs 0.221], 100% {1.143, 1.337} (wid=0.035 ws=0.007) (gid=1.303 gs=0.193)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:40.0 mem=1683.1M) ***
Total net bbox length = 1.460e+05 (7.149e+04 7.449e+04) (ext = 4.288e+04)
Move report: Detail placement moves 56 insts, mean move: 1.60 um, max move: 4.48 um 
	Max move on inst (cpu/datapath/resultReg/U20): (818.72, 943.60) --> (818.16, 947.52)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.1MB
Summary Report:
Instances move: 56 (out of 4357 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 4.48 um (Instance: cpu/datapath/resultReg/U20) (818.72, 943.6) -> (818.16, 947.52)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.460e+05 (7.152e+04 7.449e+04) (ext = 4.288e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.1MB
*** Finished refinePlace (0:00:40.1 mem=1715.1M) ***
  ClockRefiner summary
  All clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 393).
  The largest move was 1.68 um for cpu/datapath/resultReg/q_reg[3].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:02.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        61 (unrouted=0, trialRouted=0, noStatus=0, routed=61, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 61 nets for routing of which 60 have one or more fixed wires.
(ccopt eGR): Start to route 61 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4422  numIgnoredNets=4361
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 60 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.880000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.048560e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1655.84 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1655.84 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1655.84 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1655.84 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1655.84 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1655.84 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[NR-eGR] METAL2  (2V) length: 4.695261e+04um, number of vias: 17300
[NR-eGR] METAL3  (3H) length: 6.375068e+04um, number of vias: 3224
[NR-eGR] METAL4  (4V) length: 4.128213e+04um, number of vias: 630
[NR-eGR] METAL5  (5H) length: 1.670116e+04um, number of vias: 0
[NR-eGR] Total length: 1.686866e+05um, number of vias: 34459
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.995170e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 451
[NR-eGR] METAL2  (2V) length: 6.793050e+02um, number of vias: 655
[NR-eGR] METAL3  (3H) length: 1.345680e+03um, number of vias: 267
[NR-eGR] METAL4  (4V) length: 2.452585e+03um, number of vias: 134
[NR-eGR] METAL5  (5H) length: 1.517600e+03um, number of vias: 0
[NR-eGR] Total length: 5.995170e+03um, number of vias: 1507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.995170e+03um, number of vias: 1507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 1.85 sec, Curr Mem: 1648.84 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:01.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 61 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=12/04 17:36:41, mem=1396.0M)

globalDetailRoute

#Start globalDetailRoute on Sun Dec  4 17:36:41 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=6035)
#WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Wire/Via statistics before line assignment ...
#Total wire length = 5995 um.
#Total half perimeter of net bounding box = 5205 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 679 um.
#Total wire length on LAYER METAL3 = 1346 um.
#Total wire length on LAYER METAL4 = 2453 um.
#Total wire length on LAYER METAL5 = 1518 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 1507
#Up-Via Summary (total 1507):
#           
#-----------------------
# METAL1            451
# METAL2            655
# METAL3            267
# METAL4            134
#-----------------------
#                  1507 
#
#Start routing data preparation on Sun Dec  4 17:36:41 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 6033 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.81 (MB), peak = 1472.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.34 (MB), peak = 1472.32 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --1.00 [2]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     1608 ( 0         pin),      5 ( 1         pin),   3295 ( 2         pin),
#      406 ( 3         pin),    388 ( 4         pin),     46 ( 5         pin),
#       27 ( 6         pin),     30 ( 7         pin),     31 ( 8         pin),
#       21 ( 9         pin),    150 (10-19      pin),     19 (20-29      pin),
#        4 (30-39      pin),      4 (40-49      pin),      1 (50-59      pin),
#        0 (>=2000     pin).
#Total: 6035 nets, 60 fully global routed, 61 clocks, 61 nets have layer range,
#       61 nets have weight, 61 nets have avoid detour, 61 nets have priority.
#
#Nets in 1 layer range:
#   (METAL4, ------) :       61 ( 1.0%)
#
#Nets in 1 priority group:
#  clock:       61 ( 1.0%)
#
#61 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --0.85 [2]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#METAL1       0       0       0(  0%)     451( 29%)
#METAL2       0     664     664( 11%)     716( 46%)
#METAL3    1360       0    1360( 23%)     267( 17%)
#METAL4       0    2452    2452( 41%)     134(  9%)
#METAL5    1517       0    1517( 25%)       0(  0%)
#METAL6       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#          2878    3116    5995          1568      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#METAL1       0       0       0(  0%)     451( 31%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL2       0     715     715( 12%)     644( 45%)       1(100%)      0(100.0%)      0(  0.0%)
#METAL3    1506       0    1506( 25%)     250( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL4       0    2429    2429( 40%)      87(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL5    1429       0    1429( 24%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#          2936    3145    6081          1432             1            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.99 (MB)
#Total memory = 1416.58 (MB)
#Peak memory = 1472.32 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB --0.95 [2]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 515
#  Total number of overlap segments     =   3 (  0.6%)
#  Total number of assigned segments    = 512 ( 99.4%)
#  Total number of shifted segments     =   6 (  1.2%)
#  Average movement of shifted segments =   3.83 tracks
#
#  Total number of overlaps             =   1
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total wire length = 5857 um.
#Total half perimeter of net bounding box = 5373 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 491 um.
#Total wire length on LAYER METAL3 = 1507 um.
#Total wire length on LAYER METAL4 = 2430 um.
#Total wire length on LAYER METAL5 = 1430 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 1432
#Up-Via Summary (total 1432):
#           
#-----------------------
# METAL1            451
# METAL2            644
# METAL3            250
# METAL4             87
#-----------------------
#                  1432 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 15.78 (MB)
#Total memory = 1414.16 (MB)
#Peak memory = 1472.32 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1422.62 (MB), peak = 1486.61 (MB)
#Complete Detail Routing.
#Total wire length = 6370 um.
#Total half perimeter of net bounding box = 5373 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 261 um.
#Total wire length on LAYER METAL3 = 1680 um.
#Total wire length on LAYER METAL4 = 2984 um.
#Total wire length on LAYER METAL5 = 1444 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 1362
#Up-Via Summary (total 1362):
#           
#-----------------------
# METAL1            451
# METAL2            437
# METAL3            383
# METAL4             91
#-----------------------
#                  1362 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.17 (MB)
#Total memory = 1420.34 (MB)
#Peak memory = 1486.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.17 (MB)
#Total memory = 1420.34 (MB)
#Peak memory = 1486.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 28.92 (MB)
#Total memory = 1425.21 (MB)
#Peak memory = 1486.61 (MB)
#Number of warnings = 42
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Dec  4 17:36:43 2022
#
#% End globalDetailRoute (date=12/04 17:36:43, total cpu=0:00:01.3, real=0:00:02.0, peak res=1486.6M, current mem=1420.8M)
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 60 net(s)
**WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_in0 (pad_in). Its placement status will remain as PLACED.
Set FIXED placed status on 59 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1666.43 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6301 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20161
[NR-eGR] #PG Blockages       : 6301
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 60  Num Prerouted Wires = 2060
[NR-eGR] Read numTotalNets=4422  numIgnoredNets=60
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4310 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4310 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.558984e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        18( 0.02%)   ( 0.02%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1682.88 MB )
[NR-eGR] Started Export all nets (2T) ( Curr Mem: 1682.88 MB )
[NR-eGR] Finished Export all nets (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.88 MB )
[NR-eGR] Started Set wire vias (2T) ( Curr Mem: 1682.88 MB )
[NR-eGR] Finished Set wire vias (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.88 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1682.88 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13305
[NR-eGR] METAL2  (2V) length: 4.719085e+04um, number of vias: 17060
[NR-eGR] METAL3  (3H) length: 6.386383e+04um, number of vias: 3347
[NR-eGR] METAL4  (4V) length: 4.118492e+04um, number of vias: 630
[NR-eGR] METAL5  (5H) length: 1.692180e+04um, number of vias: 0
[NR-eGR] Total length: 1.691614e+05um, number of vias: 34342
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.32 sec, Curr Mem: 1673.88 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        61 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=60, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:04.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4415 and nets=6035 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1671.875M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
    misc counts      : r=1, pp=0
    cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
    cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
    sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
    wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
    hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
    Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX1: 59 
   Logics: pad_in: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.0 real=0:00:04.9)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 61, tested: 61, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
        misc counts      : r=1, pp=0
        cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
        sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
        wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
        hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
        Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFX1: 59 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 61, tested: 61, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=59, i=0, icg=0, nicg=0, l=1, total=60
        misc counts      : r=1, pp=0
        cell areas       : b=647.584um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21635.584um^2
        cell capacitance : b=0.068pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.088pF
        sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.360pF, leaf=0.620pF, total=0.981pF
        wire lengths     : top=0.000um, trunk=2696.580um, leaf=3673.685um, total=6370.265um
        hp wire lengths  : top=0.000um, trunk=2441.760um, leaf=2718.800um, total=5160.560um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=5, worst=[0.061ns, 0.042ns, 0.021ns, 0.019ns, 0.006ns]} avg=0.030ns sd=0.022ns sum=0.149ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.885ns count=12 avg=0.527ns sd=0.240ns min=0.000ns max=0.815ns {4 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
        Leaf  : target=0.885ns count=49 avg=0.764ns sd=0.100ns min=0.436ns max=0.946ns {2 <= 0.531ns, 9 <= 0.708ns, 21 <= 0.796ns, 6 <= 0.841ns, 6 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFX1: 59 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=1.167, max=1.363, avg=1.248, sd=0.053], skew [0.196 vs 0.221], 100% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.195)
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 8 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 4, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 61, nets tested: 61, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 2, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
      misc counts      : r=1, pp=0
      cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
      cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
      sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.373pF, leaf=0.620pF, total=0.993pF
      wire lengths     : top=0.000um, trunk=2730.030um, leaf=3640.235um, total=6370.265um
      hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.885ns count=16 avg=0.432ns sd=0.267ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
      Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.179ns min=0.118ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX1: 67 
     Logics: pad_in: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              3 [60.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      leaf               2 [40.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
        misc counts      : r=1, pp=0
        cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
        cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
        sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=0.373pF, leaf=0.620pF, total=0.993pF
        wire lengths     : top=0.000um, trunk=2730.030um, leaf=3640.235um, total=6370.265um
        hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.885ns count=16 avg=0.432ns sd=0.267ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
        Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.179ns min=0.118ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFX1: 67 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=0.902, max=1.363, avg=1.250, sd=0.063], skew [0.461 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.455)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:42.2 mem=1670.7M) ***
Total net bbox length = 1.461e+05 (7.157e+04 7.452e+04) (ext = 4.288e+04)
Move report: Detail placement moves 9 insts, mean move: 5.60 um, max move: 24.64 um 
	Max move on inst (cpu/datapath/regFile/U215): (643.44, 1014.16) --> (634.48, 1029.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.9MB
Summary Report:
Instances move: 9 (out of 4365 movable)
Instances flipped: 0
Mean displacement: 5.60 um
Max displacement: 24.64 um (Instance: cpu/datapath/regFile/U215) (643.44, 1014.16) -> (634.48, 1029.84)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.461e+05 (7.158e+04 7.456e+04) (ext = 4.288e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1713.9MB
*** Finished refinePlace (0:00:42.2 mem=1713.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 401).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
    Set dirty flag on 17 instances, 16 nets
  PostConditioning done.
Net route status summary:
  Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5974 (unrouted=1664, trialRouted=4310, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1613, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
    misc counts      : r=1, pp=0
    cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
    cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
    sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.374pF, leaf=0.621pF, total=0.994pF
    wire lengths     : top=0.000um, trunk=2765.585um, leaf=3676.600um, total=6442.185um
    hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.885ns count=16 avg=0.432ns sd=0.266ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
    Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.178ns min=0.119ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX1: 67 
   Logics: pad_in: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:01.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                        67        735.392       0.077
  Inverters                       0          0.000       0.000
  Integrated Clock Gates          0          0.000       0.000
  Non-Integrated Clock Gates      0          0.000       0.000
  Clock Logic                     1      20988.000       1.019
  All                            68      21723.392       1.097
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     2765.585
  Leaf      3676.600
  Total     6442.185
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       2492.160
  Leaf        2724.680
  Total       5216.840
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    1.097    0.374    1.470
  Leaf     1.079    0.621    1.700
  Total    2.176    0.994    3.170
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   333     1.079     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.042       0.000      0.042    [0.042]
  Capacitance             pF         1       1.020       0.000      1.020    [1.020]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.885      16       0.432       0.266      0.000    0.815    {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}                                       -
  Leaf        0.885      53       0.708       0.178      0.119    0.927    {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns}    {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BUFX1     buffer     67        735.392
  pad_in    logic       1      20988.000
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    0.905     1.363     0.458    0.221*           0.007           0.001           1.250        0.064     99.1% {1.167, 1.363}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    0.905     1.363     0.458    0.221*           0.007           0.001           1.250        0.064     99.1% {1.167, 1.363}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    Min        0.905    cpu/datapath/regFile/RAM_reg[11][6]/CLK
  wc:setup.late    clk/constraint    Max        1.363    cpu/datapath/regFile/RAM_reg[5][3]/CLK
  ----------------------------------------------------------------------------------------------
  
  
  Found a total of 9 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 9 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  -------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  -------------------------------------------------------------------------------------------------------------------
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[12][5]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[12][2]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[10][14]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[8][14]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[2][14]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[2][2]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[0][14]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/RAM_reg[0][2]/CLK
  wc:setup.late    0.042    0.885    0.927    N      N      auto computed  cpu/datapath/regFile/CTS_ccl_a_buf_00348/Z
  -------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1931.23)
Total number of fetched objects 4435
Total number of fetched objects 4435
End delay calculation. (MEM=2006.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2006.23 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.540441
	 Executing: set_clock_latency -source -early -min -rise -0.540441 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.540441
	 Executing: set_clock_latency -source -late -min -rise -0.540441 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.556731
	 Executing: set_clock_latency -source -early -min -fall -0.556731 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.556731
	 Executing: set_clock_latency -source -late -min -fall -0.556731 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 1.25007
	 Executing: set_clock_latency -source -early -max -rise -1.25007 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 1.25007
	 Executing: set_clock_latency -source -late -max -rise -1.25007 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 1.11235
	 Executing: set_clock_latency -source -early -max -fall -1.11235 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 1.11235
	 Executing: set_clock_latency -source -late -max -fall -1.11235 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=67, i=0, icg=0, nicg=0, l=1, total=68
  misc counts      : r=1, pp=0
  cell areas       : b=735.392um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=21723.392um^2
  cell capacitance : b=0.077pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.097pF
  sink capacitance : count=333, total=1.079pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=0.374pF, leaf=0.621pF, total=0.994pF
  wire lengths     : top=0.000um, trunk=2765.585um, leaf=3676.600um, total=6442.185um
  hp wire lengths  : top=0.000um, trunk=2492.160um, leaf=2724.680um, total=5216.840um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
  Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.885ns count=16 avg=0.432ns sd=0.266ns min=0.000ns max=0.815ns {8 <= 0.531ns, 6 <= 0.708ns, 1 <= 0.796ns, 1 <= 0.841ns, 0 <= 0.885ns}
  Leaf  : target=0.885ns count=53 avg=0.708ns sd=0.178ns min=0.119ns max=0.927ns {7 <= 0.531ns, 9 <= 0.708ns, 22 <= 0.796ns, 7 <= 0.841ns, 7 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX1: 67 
 Logics: pad_in: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=0.905, max=1.363, avg=1.250, sd=0.064], skew [0.458 vs 0.221*], 99.1% {1.167, 1.363} (wid=0.034 ws=0.007) (gid=1.329 gs=0.453)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 1 slew violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (368.200,1684.400), in power domain auto-default. Achieved capacitance of 1.020pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell cpu/datapath/regFile/CTS_ccl_a_buf_00348 (a lib_cell BUFX1) at (733.040,943.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin cpu/datapath/regFile/CTS_ccl_a_buf_00348/Z with a slew time target of 0.885ns. Achieved a slew time of 0.927ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.458ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.5)
Runtime done. (took cpu=0:00:09.2 real=0:00:21.2)
Runtime Summary
===============
Clock Runtime:  (56%) Core CTS          11.90 (Init 1.37, Construction 2.04, Implementation 3.28, eGRPC 2.05, PostConditioning 0.84, Other 2.32)
Clock Runtime:  (21%) CTS services       4.56 (RefinePlace 0.74, EarlyGlobalClock 1.98, NanoRoute 1.42, ExtractRC 0.41, TimingAnalysis 0.00)
Clock Runtime:  (22%) Other CTS          4.66 (Init 1.52, CongRepair/EGR-DP 2.69, TimingUpdate 0.45, Other 0.00)
Clock Runtime: (100%) Total             21.12

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. To...
WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 44 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:09.3/0:00:21.3 (0.4), totSession cpu/real = 0:00:43.0/0:02:58.0 (0.2), mem = 1977.5M
<CMD> saveDesign DBS/16bitcpu-cts.enc
#% Begin save design ... (date=12/04 17:36:46, mem=1396.1M)
% Begin Save ccopt configuration ... (date=12/04 17:36:46, mem=1396.1M)
% End Save ccopt configuration ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.1M, current mem=1392.7M)
% Begin Save netlist data ... (date=12/04 17:36:46, mem=1392.7M)
Writing Binary DB to DBS/16bitcpu-cts.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.3M, current mem=1393.3M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:36:46, mem=1393.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:36:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1393.8M, current mem=1393.8M)
Saving preference file DBS/16bitcpu-cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:36:47, mem=1394.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.0M, current mem=1394.0M)
Saving PG file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:36:47 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1648.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:36:47, mem=1394.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.1M, current mem=1394.1M)
% Begin Save routing data ... (date=12/04 17:36:47, mem=1394.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1648.1M) ***
% End Save routing data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.2M, current mem=1394.2M)
Saving property file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1651.1M) ***
#Saving pin access data to file DBS/16bitcpu-cts.enc.dat/sixteenbitcpu_top_pads.apa ...
#
% Begin Save power constraints data ... (date=12/04 17:36:47, mem=1394.3M)
% End Save power constraints data ... (date=12/04 17:36:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.3M, current mem=1394.3M)
wc bc
Generated self-contained design 16bitcpu-cts.enc.dat
#% End save design ... (date=12/04 17:36:48, total cpu=0:00:00.4, real=0:00:02.0, peak res=1396.1M, current mem=1395.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
<CMD> routeDesign -globalDetail -wireOpt -viaOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.96 (MB), peak = 1498.48 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeTdrEffort                                5
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -bottomRoutingLayer                               2
setDesignMode -process                                          180
setDesignMode -topRoutingLayer                                  5
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1654.1M, init mem=1670.1M)
*info: Placed = 4365           (Fixed = 67)
*info: Unplaced = 0           
Placement Density:4.41%(65503/1486254)
Placement Density (including fixed std cells):4.41%(65503/1486254)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1670.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (68) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1670.1M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Dec  4 17:37:16 2022
#
#Generating timing data, please wait...
#4435 total nets, 4379 already routed, 4379 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 4435
End delay calculation. (MEM=1765.79 CPU=0:00:00.3 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1398.80 (MB), peak = 1498.48 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1726.40000 1726.40000 ).
#WARNING (NRDB-856)   around ( 368.20050 1684.40000 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 368.20050 1684.40000 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
#num needed restored net=0
#need_extraction net=0 (total=4467)
#WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_3946083.tif.gz ...
#Read in timing information for 52 ports, 4423 instances from timing file .timing_file_3946083.tif.gz.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
#Total number of routable nets = 4378.
#Total number of nets in the design = 4467.
#4322 routable nets do not have any wires.
#56 routable nets have routed wires.
#4322 nets will be global routed.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 2 threads.
#Start routing data preparation on Sun Dec  4 17:37:17 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 4465 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.68 (MB), peak = 1498.48 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.73 (MB), peak = 1498.48 (MB)
#
#Finished routing data preparation on Sun Dec  4 17:37:17 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.81 (MB)
#Total memory = 1408.73 (MB)
#Peak memory = 1498.48 (MB)
#
#
#Start global routing on Sun Dec  4 17:37:17 2022
#
#
#Start global routing initialization on Sun Dec  4 17:37:17 2022
#
#Number of eco nets is 13
#
#Start global routing data preparation on Sun Dec  4 17:37:17 2022
#
#Start routing resource analysis on Sun Dec  4 17:37:17 2022
#
#Routing resource analysis is done on Sun Dec  4 17:37:17 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        1123        1960       42436    48.53%
#  METAL2         V        1583        1500       42436    45.67%
#  METAL3         H        1845        1238       42436    36.32%
#  METAL4         V        1604        1479       42436    45.60%
#  METAL5         H        1620        1463       42436    45.55%
#  --------------------------------------------------------------
#  Total                   7777      49.55%      212180    44.33%
#
#
#
#
#Global routing data preparation is done on Sun Dec  4 17:37:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.14 (MB), peak = 1498.48 (MB)
#
#
#Global routing initialization is done on Sun Dec  4 17:37:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1415.14 (MB), peak = 1498.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.58 (MB), peak = 1498.48 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.17 (MB), peak = 1498.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
#Total number of routable nets = 4378.
#Total number of nets in the design = 4467.
#
#4378 routable nets have routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           12            4310  
#------------------------------------------
#        Total           12            4310  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           68            4310  
#------------------------------------------
#        Total           68            4310  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  METAL2       90(0.39%)     50(0.22%)      7(0.03%)      2(0.01%)   (0.64%)
#  METAL3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     90(0.09%)     50(0.05%)      7(0.01%)      2(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.00% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |              0.44 |              1.33 |   925.12   799.68   956.48   831.03 |
[hotspot] |   METAL2(V)    |              6.00 |             18.00 |   642.88  1003.51   689.91  1034.88 |
[hotspot] |   METAL3(H)    |              0.89 |              5.33 |   470.39   125.44   501.75   156.80 |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)     6.00 | (METAL2)    18.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.89 |              5.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.89/5.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   470.39   125.44   501.75   156.80 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1050.56   125.44  1081.91   156.80 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   235.19  1568.00   266.56  1599.36 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   721.27   125.44   752.63   156.80 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |  1301.43   125.44  1332.80   156.80 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 162307 um.
#Total half perimeter of net bounding box = 156085 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 42412 um.
#Total wire length on LAYER METAL3 = 67178 um.
#Total wire length on LAYER METAL4 = 41554 um.
#Total wire length on LAYER METAL5 = 11163 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 22359
#Up-Via Summary (total 22359):
#           
#-----------------------
# METAL1          12177
# METAL2           7267
# METAL3           2545
# METAL4            370
#-----------------------
#                 22359 
#
#Max overcon = 7 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 11.62 (MB)
#Total memory = 1420.34 (MB)
#Peak memory = 1498.48 (MB)
#
#Finished global routing on Sun Dec  4 17:37:19 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.23 (MB), peak = 1498.48 (MB)
#Start Track Assignment.
#Done with 4332 horizontal wires in 7 hboxes and 4469 vertical wires in 7 hboxes.
#Done with 832 horizontal wires in 7 hboxes and 848 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL2     41626.20 	  0.76%  	  0.61% 	  0.13%
# METAL3     64369.48 	  0.05%  	  0.00% 	  0.01%
# METAL4     38193.40 	  0.01%  	  0.00% 	  0.00%
# METAL5      9745.68 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      153934.77  	  0.23% 	  0.16% 	  0.00%
#Complete Track Assignment.
#Total wire length = 159059 um.
#Total half perimeter of net bounding box = 156085 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 41314 um.
#Total wire length on LAYER METAL3 = 65584 um.
#Total wire length on LAYER METAL4 = 41007 um.
#Total wire length on LAYER METAL5 = 11155 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 22359
#Up-Via Summary (total 22359):
#           
#-----------------------
# METAL1          12177
# METAL2           7267
# METAL3           2545
# METAL4            370
#-----------------------
#                 22359 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.46 (MB), peak = 1498.48 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    METAL5    Total 
#	1         2         3         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.55 (MB)
#Total memory = 1416.46 (MB)
#Peak memory = 1498.48 (MB)
#Using multithreading with 2 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	METAL1        0        0        0        0
#	METAL2        2        9        1       12
#	METAL3        0        2        0        2
#	Totals        2       11        1       14
#17 out of 4423 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	METAL1        0        0        0        0
#	METAL2        2        9        1       12
#	METAL3        0        2        0        2
#	Totals        2       11        1       14
#cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1434.12 (MB), peak = 1663.83 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.31 (MB), peak = 1663.83 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.20 (MB), peak = 1663.83 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.07 (MB), peak = 1663.83 (MB)
#Complete Detail Routing.
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 156085 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:06
#Increased memory = 15.33 (MB)
#Total memory = 1431.79 (MB)
#Peak memory = 1663.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.85 (MB), peak = 1663.83 (MB)
#
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 156085 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 156085 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:07
#Increased memory = 15.33 (MB)
#Total memory = 1431.79 (MB)
#Peak memory = 1663.83 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:10
#Increased memory = 27.34 (MB)
#Total memory = 1422.62 (MB)
#Peak memory = 1663.83 (MB)
#Number of warnings = 48
#Total number of warnings = 117
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Dec  4 17:37:26 2022
#
#Default setup view is reset to wc.

detailRoute

#Start detailRoute on Sun Dec  4 17:37:26 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[15] of net mem_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[14] of net mem_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[13] of net mem_in[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[12] of net mem_in[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[11] of net mem_in[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[10] of net mem_in[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[9] of net mem_in[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[8] of net mem_in[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[7] of net mem_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[6] of net mem_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[5] of net mem_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[4] of net mem_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[3] of net mem_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[2] of net mem_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[1] of net mem_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=4467)
#WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_3946083.tif.gz ...
#Read in timing information for 52 ports, 4423 instances from timing file .timing_file_3946083.tif.gz.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Using multithreading with 2 threads.
#Start routing data preparation on Sun Dec  4 17:37:26 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 4465 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.30 (MB), peak = 1663.83 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.54 (MB), peak = 1663.83 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.04 (MB), peak = 1663.83 (MB)
#Complete Detail Routing.
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 155917 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.83 (MB)
#Total memory = 1397.76 (MB)
#Peak memory = 1663.83 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.01 (MB), peak = 1663.83 (MB)
#
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 155917 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Total wire length = 169057 um.
#Total half perimeter of net bounding box = 155917 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 53435 um.
#Total wire length on LAYER METAL3 = 66991 um.
#Total wire length on LAYER METAL4 = 38273 um.
#Total wire length on LAYER METAL5 = 10357 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 26104
#Up-Via Summary (total 26104):
#           
#-----------------------
# METAL1          13342
# METAL2           9712
# METAL3           2683
# METAL4            367
#-----------------------
#                 26104 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -26.36 (MB)
#Total memory = 1394.50 (MB)
#Peak memory = 1663.83 (MB)
#Number of warnings = 44
#Total number of warnings = 161
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Dec  4 17:37:27 2022
#
#Default setup view is reset to wc.
#routeDesign: cpu time = 00:00:16, elapsed time = 00:00:11, memory = 1393.69 (MB), peak = 1663.83 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

All 4435 nets 13482 terms of cell sixteenbitcpu_top_pads are properly connected
<CMD> saveDesign DBS/16bitcpu-routed.enc
#% Begin save design ... (date=12/04 17:37:28, mem=1393.8M)
% Begin Save ccopt configuration ... (date=12/04 17:37:28, mem=1393.8M)
% End Save ccopt configuration ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.8M, current mem=1393.7M)
% Begin Save netlist data ... (date=12/04 17:37:28, mem=1393.7M)
Writing Binary DB to DBS/16bitcpu-routed.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.7M, current mem=1393.7M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:37:28, mem=1394.0M)
Saving AAE Data ...
AAE DB initialization (MEM=1673.25 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=12/04 17:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.7M, current mem=1394.7M)
Saving preference file DBS/16bitcpu-routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:37:29, mem=1394.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.9M, current mem=1394.9M)
Saving PG file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:37:29 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1672.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:37:29, mem=1394.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1394.9M, current mem=1394.9M)
% Begin Save routing data ... (date=12/04 17:37:29, mem=1394.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1672.8M) ***
% End Save routing data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1395.0M)
Saving property file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1675.8M) ***
#Saving pin access data to file DBS/16bitcpu-routed.enc.dat/sixteenbitcpu_top_pads.apa ...
#
% Begin Save power constraints data ... (date=12/04 17:37:29, mem=1395.0M)
% End Save power constraints data ... (date=12/04 17:37:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1395.0M)
wc bc
Generated self-contained design 16bitcpu-routed.enc.dat
#% End save design ... (date=12/04 17:37:30, total cpu=0:00:00.4, real=0:00:02.0, peak res=1395.0M, current mem=1390.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell {FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 19685 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 147 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 349 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 818 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 3255 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 2362 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 26616 filler insts added - prefix FILLER (CPU: 0:00:00.5).
For 26616 new insts, **WARN: (IMPDB-1261):	No PG pin 'VDD' in instances with basename '*' in the design.
**WARN: (IMPDB-1261):	No PG pin 'VSS' in instances with basename '*' in the design.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setDrawView place
<CMD> saveDesign DBS/16bitcpu-filled.enc
#% Begin save design ... (date=12/04 17:37:39, mem=1397.9M)
% Begin Save ccopt configuration ... (date=12/04 17:37:39, mem=1397.9M)
% End Save ccopt configuration ... (date=12/04 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
% Begin Save netlist data ... (date=12/04 17:37:39, mem=1398.2M)
Writing Binary DB to DBS/16bitcpu-filled.enc.dat/vbin/sixteenbitcpu_top_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/04 17:37:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 17:37:40, mem=1398.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
Saving preference file DBS/16bitcpu-filled.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 17:37:40, mem=1398.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
Saving PG file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 17:37:40 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1669.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 17:37:40, mem=1398.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.2M, current mem=1398.2M)
% Begin Save routing data ... (date=12/04 17:37:40, mem=1398.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1669.3M) ***
% End Save routing data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
Saving property file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1672.3M) ***
#Saving pin access data to file DBS/16bitcpu-filled.enc.dat/sixteenbitcpu_top_pads.apa ...
#
% Begin Save power constraints data ... (date=12/04 17:37:40, mem=1398.4M)
% End Save power constraints data ... (date=12/04 17:37:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
wc bc
Generated self-contained design 16bitcpu-filled.enc.dat
#% End save design ... (date=12/04 17:37:41, total cpu=0:00:00.4, real=0:00:02.0, peak res=1398.7M, current mem=1398.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyConnectivity -type all -report RPT/16bitcpu/connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Dec  4 17:37:53 2022

Design Name: sixteenbitcpu_top_pads
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1726.4000, 1726.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 2 pthreads
Net VSS: has an unconnected terminal, has special routes with opens.
Net VDD: has an unconnected terminal, has special routes with opens.

Begin Summary 
    54 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    56 total info(s) created.
End Summary

End Time: Sun Dec  4 17:37:54 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 56 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> set_verify_drc_mode -check_only regular
<CMD> verify_drc -report RPT/16bitcpu/geometry.rpt
#-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
#-report RPT/16bitcpu/geometry.rpt       # string, default="", user setting
 *** Starting Verify DRC (MEM: 1665.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 1 finished.
 VERIFY DRC ...... Thread : 0 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 20.0M) ***

<CMD> verifyProcessAntenna -report RPT/16bitcpu/antenna.rpt
**ERROR: (IMPVPA-22):	verifyProcessAntenna failed to run because no process antenna information found for this design. Import the process antenna library data and run verifyProcessAntenna again.
Type 'man IMPVPA-22' for more detail.
<CMD> reportNetStat > RPT/16bitcpu/netlist_stats_final.rpt
*** Statistics for net list sixteenbitcpu_top_pads ***
Number of cells      = 31039
Number of nets       = 4435
Number of tri-nets   = 0
Number of degen nets = 5
Number of pins       = 13477
Number of i/os       = 52

Number of nets with    1 terms = 5 (0.1%)
Number of nets with    2 terms = 3298 (74.4%)
Number of nets with    3 terms = 410 (9.2%)
Number of nets with    4 terms = 388 (8.7%)
Number of nets with    5 terms = 48 (1.1%)
Number of nets with    6 terms = 27 (0.6%)
Number of nets with    7 terms = 30 (0.7%)
Number of nets with    8 terms = 34 (0.8%)
Number of nets with    9 terms = 17 (0.4%)
Number of nets with >=10 terms = 178 (4.0%)

*** 26 Primitives used:
Primitive pad_in (20 insts)
Primitive pad_out (32 insts)
Primitive pad_vdd (1 insts)
Primitive pad_gnd (1 insts)
Primitive pad_corner (4 insts)
Primitive XOR2X1 (99 insts)
Primitive TIE1 (3 insts)
Primitive TIE0 (5 insts)
Primitive OR2X1 (106 insts)
Primitive NOR2X1 (310 insts)
Primitive NAND3X1 (311 insts)
Primitive NAND2X1 (2347 insts)
Primitive MUX2X1 (231 insts)
Primitive INVX4 (3 insts)
Primitive INVX2 (200 insts)
Primitive INVX1 (25 insts)
Primitive FILL8 (349 insts)
Primitive FILL4 (818 insts)
Primitive FILL32 (19685 insts)
Primitive FILL2 (3255 insts)
Primitive FILL16 (147 insts)
Primitive FILL1 (2362 insts)
Primitive DFFQX1 (329 insts)
Primitive DFFQBX1 (4 insts)
Primitive BUFX1 (67 insts)
Primitive AND2X1 (325 insts)
************
<CMD> report_area > RPT/16bitcpu/area_final.rpt
<CMD> report_timing > ${rpt_dir}/timing_final.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'sixteenbitcpu_top_pads' of instances=31039 and nets=4467 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1675.312M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (2 T). (MEM=1698.69)
Total number of fetched objects 4435
End delay calculation. (MEM=1843.75 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1843.75 CPU=0:00:00.4 REAL=0:00:01.0)
<CMD> summaryReport -noHtml -outfile RPT/16bitcpu/summary_report.rpt
Start to collect the design information.
Build netlist information for Cell sixteenbitcpu_top_pads.
Finished collecting the design information.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file RPT/16bitcpu/summary_report.rpt
<CMD> saveNetlist -excludeLeafCell -includePowerGround ../HDL/PLACED/16bitcpu_placed_virtuoso.v
** NOTE: Created directory path '../HDL/PLACED' for file '../HDL/PLACED/16bitcpu_placed_virtuoso.v'.
Writing Netlist "../HDL/PLACED/16bitcpu_placed_virtuoso.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/16bitcpu_placed_modelsim.v
Writing Netlist "../HDL/PLACED/16bitcpu_placed_modelsim.v" ...
<CMD> write_sdf SDF/${design}_placed.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (2 T). (MEM=1848.23)
Total number of fetched objects 4435
Total number of fetched objects 4435
End delay calculation. (MEM=1836.89 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1836.89 CPU=0:00:00.8 REAL=0:00:00.0)
<CMD> streamOut GDS/16bitcpu.gds -mapFile GDS/gds2.map -libName DesignLib -structureName 16bitcpu -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 26
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    59                              COMP
    62                           DIEAREA
    39                             VIA56
    45                            METAL6
    32                             VIA45
    38                            METAL6
    44                            METAL5
    29                             VIA34
    33                            METAL5
    43                            METAL4
    31                            METAL4
    28                            METAL3
    16                            METAL1
    18                            METAL2
    13                             POLY1
    15                              CONT
    17                             VIA12
    27                             VIA23
    42                            METAL3
    40                            METAL1
    41                            METAL2


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          31039

Ports/Pins                             0

Nets                               33952
    metal layer METAL2             23204
    metal layer METAL3              8695
    metal layer METAL4              1848
    metal layer METAL5               205

    Via Instances                  26104

Special Nets                         953
    metal layer METAL1               936
    metal layer METAL3                 2
    metal layer METAL4                 8
    metal layer METAL5                 7

    Via Instances                   3766

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  52
    metal layer METAL6                52


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> selectInst FILLER_T_7_1391
<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec  4 17:40:30 2022
  Total CPU time:     0:01:18
  Total real time:    0:06:44
  Peak memory (main): 1505.59MB


*** Memory Usage v#1 (Current mem = 1835.281M, initial mem = 290.164M) ***
*** Message Summary: 148 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:01:16, real=0:06:43, mem=1835.3M) ---
