// Seed: 3122300342
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(id_3 or posedge 1) id_2 <= 1;
  reg id_5;
  reg id_6;
  always @(1'b0 or posedge id_2) begin
    if (id_3) id_5 <= 1;
    else begin
      id_6 <= 1;
    end
  end
  type_9(
      id_2 == ~id_5, id_1, id_1
  );
endmodule
