#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec 15 11:34:40 2024
# Process ID: 6730
# Current directory: /Users/tony/arc/pro/dev/svdev/rv32core/zybo/zybo.runs/synth_1
# Command line: vivado -log microprocessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microprocessor.tcl
# Log file: /Users/tony/arc/pro/dev/svdev/rv32core/zybo/zybo.runs/synth_1/microprocessor.vds
# Journal file: /Users/tony/arc/pro/dev/svdev/rv32core/zybo/zybo.runs/synth_1/vivado.jou
# Running On        :xiluntu
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :VirtualApple @ 2.50GHz
# CPU Frequency     :2500.000 MHz
# CPU Physical cores:11
# CPU Logical cores :11
# Host memory       :14701 MB
# Swap memory       :15775 MB
# Total Virtual     :30477 MB
# Available Virtual :24870 MB
#-----------------------------------------------------------
source microprocessor.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2712.527 ; gain = 60.012 ; free physical = 7305 ; free virtual = 23482
Command: synth_design -top microprocessor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6770
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3149.070 ; gain = 425.707 ; free physical = 6569 ; free virtual = 22752
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microprocessor' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/microprocessor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/instr_mem.sv:2]
	Parameter INSTR_MEM bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'memory' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv:1]
	Parameter INSTR_MEM bound to: 1'b1 
INFO: [Synth 8-3876] $readmem data file 'instr.mem' is read successfully [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/instr_mem.sv:2]
INFO: [Synth 8-6157] synthesizing module 'core' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_fetch' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_fetch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pc' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/pc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/pc.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_fetch' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_fetch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_decode' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'type_decoder' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/type_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'type_decoder' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/type_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_decoder' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_decoder' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_unit.sv:1]
WARNING: [Synth 8-7071] port 'mem_en' of module 'control_unit' is unconnected for instance 'u_cu0' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:28]
WARNING: [Synth 8-7023] instance 'u_cu0' of module 'control_unit' has 14 connections declared, but only 13 given [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:28]
INFO: [Synth 8-6157] synthesizing module 'immediategen' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/immediategen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immediategen' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/immediategen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux3_8' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux3_8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux3_8' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux3_8.sv:1]
WARNING: [Synth 8-7071] port 'f' of module 'mux3_8' is unconnected for instance 'u_mux0' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:54]
WARNING: [Synth 8-7071] port 'g' of module 'mux3_8' is unconnected for instance 'u_mux0' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:54]
WARNING: [Synth 8-7071] port 'h' of module 'mux3_8' is unconnected for instance 'u_mux0' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:54]
WARNING: [Synth 8-7023] instance 'u_mux0' of module 'mux3_8' has 10 connections declared, but only 7 given [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:54]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/register_file.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/register_file.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'branch' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_decode' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_execute' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_execute.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_execute' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_execute.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_memory' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_wrapper' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:1]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:28]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:19]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:40]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:71]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:74]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:64]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:88]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:81]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:106]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:99]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:123]
INFO: [Synth 8-155] case statement is not full and has no default [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'memory_wrapper' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_memory' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_writeback' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_4' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux2_4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2_4' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux2_4.sv:1]
WARNING: [Synth 8-7071] port 'd' of module 'mux2_4' is unconnected for instance 'u_mux2' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv:11]
WARNING: [Synth 8-7023] instance 'u_mux2' of module 'mux2_4' has 6 connections declared, but only 5 given [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'stage_writeback' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/data_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv:1]
	Parameter INSTR_MEM bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/data_mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'microprocessor' (0#1) [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/microprocessor.sv:1]
WARNING: [Synth 8-87] always_comb on 'alu_control_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:50]
WARNING: [Synth 8-87] always_comb on 'imm_sel_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:71]
WARNING: [Synth 8-87] always_comb on 'result_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv:18]
WARNING: [Synth 8-87] always_comb on 'masking_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:17]
WARNING: [Synth 8-87] always_comb on 'data_o_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:22]
WARNING: [Synth 8-87] always_comb on 'wrap_load_out_reg' did not result in combinational logic [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:66]
WARNING: [Synth 8-7129] Port rst in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[31] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[30] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[29] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[28] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[27] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[26] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[25] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[24] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[23] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[22] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[21] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[20] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[19] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[18] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[17] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[16] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[15] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[14] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[13] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[12] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[11] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[10] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[9] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[8] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[7] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[6] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[5] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[4] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[3] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_out_address[2] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module stage_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n_i in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[6] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module immediategen is either unconnected or has no load
WARNING: [Synth 8-7129] Port load in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_valid in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[31] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[30] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[29] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[28] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[27] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[26] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[25] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[24] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[23] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[22] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[21] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[20] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[19] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[18] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[17] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[16] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[15] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[14] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[13] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[12] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[11] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[10] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[9] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[8] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[7] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[6] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[5] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[4] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[3] in module pc is either unconnected or has no load
WARNING: [Synth 8-7129] Port address_in[2] in module pc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3233.223 ; gain = 509.859 ; free physical = 6230 ; free virtual = 22415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.219 ; gain = 524.855 ; free physical = 6341 ; free virtual = 22526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3256.324 ; gain = 532.961 ; free physical = 6339 ; free virtual = 22525
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'imm_sel_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'alu_control_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'masking_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:22]
WARNING: [Synth 8-327] inferring latch for variable 'wrap_load_out_reg' [/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3277.254 ; gain = 553.891 ; free physical = 6305 ; free virtual = 22492
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	               7K Bit	(255 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 27    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/imm_sel_reg[2]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/imm_sel_reg[1]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/imm_sel_reg[0]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/alu_control_reg[3]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/alu_control_reg[2]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/alu_control_reg[1]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_cu0/u_controldec0/alu_control_reg[0]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_decodestage/u_branch0/result_reg) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/masking_reg[3]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/masking_reg[2]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/masking_reg[1]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/masking_reg[0]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[31]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[30]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[29]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[28]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[27]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[26]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[25]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[24]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[23]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[22]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[21]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[20]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[19]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[18]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[17]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[16]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[15]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[14]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[13]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[12]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[11]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[10]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[9]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[8]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[7]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[6]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[5]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[4]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[3]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[2]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[1]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/data_o_reg[0]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[31]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[30]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[29]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[28]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[27]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[26]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[25]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[24]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[23]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[22]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[21]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[20]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[19]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[18]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[17]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[16]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[15]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[14]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[13]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[12]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[11]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[10]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[9]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[8]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[7]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[6]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[5]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[4]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[3]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[2]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[1]) is unused and will be removed from module microprocessor.
WARNING: [Synth 8-3332] Sequential element (u_core/u_memorystage/u_wrap_mem0/wrap_load_out_reg[0]) is unused and will be removed from module microprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3434.836 ; gain = 711.473 ; free physical = 5923 ; free virtual = 22145
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3434.918 ; gain = 711.555 ; free physical = 5922 ; free virtual = 22143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3435.016 ; gain = 711.652 ; free physical = 5922 ; free virtual = 22143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.090 ; gain = 711.727 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.094 ; gain = 711.730 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.129 ; gain = 711.766 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.133 ; gain = 711.770 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.148 ; gain = 711.785 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.148 ; gain = 711.785 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.180 ; gain = 711.816 ; free physical = 6026 ; free virtual = 22157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 333 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.203 ; gain = 711.840 ; free physical = 6026 ; free virtual = 22157
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3435.215 ; gain = 711.840 ; free physical = 6026 ; free virtual = 22157
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.957 ; gain = 0.027 ; free physical = 6529 ; free virtual = 22665
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.824 ; gain = 0.000 ; free physical = 6426 ; free virtual = 22572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c16477e8
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3528.949 ; gain = 816.137 ; free physical = 6425 ; free virtual = 22572
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2311.688; main = 1930.473; forked = 637.949
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8072.672; main = 3528.949; forked = 4638.301
INFO: [Common 17-1381] The checkpoint '/Users/tony/arc/pro/dev/svdev/rv32core/zybo/zybo.runs/synth_1/microprocessor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file microprocessor_utilization_synth.rpt -pb microprocessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 11:35:07 2024...
