//========================================================================
// vcat configuration file to generate testbench from .vcd
//========================================================================

// Hierachical name of the module instance
TOP.v
// testbench/modulGeneration
testbench
// module header
module AsicTop
(
  .out_ack ( out_ack ),
  .in__msg ( in__msg ),
  .in__req ( in__req ),
  .clk     ( clk     ),
  .reset   ( reset   ),
  .out_msg ( out_msg ),
  .out_req ( out_req ),
  .in__ack ( in__ack ),
  .debug   ( debug   )
);

input  [   0:0] clk;
output [   0:0] in__ack;
input  [   7:0] in__msg;
input  [   0:0] in__req;
input  [   0:0] out_ack;
output [   7:0] out_msg;
output [   0:0] out_req;
input  [   0:0] reset;
output [   0:0] debug;