// Seed: 1528657758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3 >= 1;
  module_0(
      id_2, id_4, id_4, id_2, id_2, id_2, id_2, id_2
  );
  always @(id_2) begin
    id_1[1'd0] <= id_3;
  end
endmodule
