library ieee;
use ieee.std_logic_1164.all;

entity TOPLEVEL_PROGRAM is
port(
	clk : in std_logic;
	reset : in std_logic;
	
	rs232_rx 		: in std_logic; -- FROM KOMP TO FPGA
	rs232_tx 		: out std_logic -- FROM FPGA TO KOMP
	)
end entity;

architecture rtl of TOPLEVEL_PROGRAM is