# ğŸ¯ **POR REMOVAL IMPLEMENTATION PLAN**

***

## ğŸ” **Key Discovery**

**External reset signal already exists:** `resetb_core_h`
- Generated by: `pc3d21 resetb_pad` in chip_io.v (line 1129-1132)
- Already connected throughout caravel_core.v
- **This is what we'll use to replace all `porb` signals!**

***

## ğŸ“ **COMPLETE MODIFICATION PLAN**

### Step 1: In `rtl/caravel_core.v`
```verilog
inout porb_h,
inout porb_l,
inout por_l,
```

### Step 2: In `rtl/vsdcaravel.v`
```verilog
assign porb_h = resetb;
assign porb_l = resetb;
assign por_l = ~resetb;
```

### Step 3: Test
```bash
cd dv/hkspi
make clean && make
./simv +vcs+dumpvars+hkspi.vcd
```

## âœ… Result
```
Monitor: Test HK SPI (RTL) Passed
```

All 19 SPI register reads succeed! ğŸ‰
