0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv,1682709064,systemVerilog,,,,TestbenchTop,,uvm,,,,,,
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/ClkDivider.sv,1682708868,systemVerilog,,C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/DigSineGenerator.sv,,ClkDivider,,uvm,,,,,,
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/DigSineGenerator.sv,1682704571,systemVerilog,,C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/TopPart2.sv,,DigSineGenerator,,uvm,,,,,,
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sources_1/new/TopPart2.sv,1682709276,systemVerilog,,C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/Coursework/Part2/part2_task1_3/part2_task1_3.srcs/sim_1/new/TestbenchTop.sv,,TopPart2,,uvm,,,,,,
C:/Users/AlfredZhang/Desktop/project/Bristol_FPGA_lab/VERILOG-Lab/My Lib/spi2dac.v,1682716467,verilog,,,,spi2dac,,uvm,,,,,,
