

================================================================
== Vivado HLS Report for 'operator_long_div10'
================================================================
* Date:           Fri Aug  3 12:02:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    41.194|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_116              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_123              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_129              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_135              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_141              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_147              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_153              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_159              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_165              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_171              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_19_i_i_lut_div5_chunk_fu_177  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 37.4>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 61, i32 63)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 4 'partselect' 'p_Result_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.74ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_i_i, i3 0) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 5 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i3, i3 } %call_ret_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 6 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 7 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_13_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 58, i32 60)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 8 'partselect' 'p_Result_13_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.74ns)   --->   "%call_ret_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_1_i_i, i3 %r_V_ret_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 9 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i3, i3 } %call_ret_1_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 10 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i3, i3 } %call_ret_1_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 11 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_13_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 55, i32 57)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 12 'partselect' 'p_Result_13_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.74ns)   --->   "%call_ret_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_2_i_i, i3 %r_V_ret_1_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 13 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i3, i3 } %call_ret_2_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 14 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i3, i3 } %call_ret_2_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 15 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_13_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 52, i32 54)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 16 'partselect' 'p_Result_13_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%call_ret_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_3_i_i, i3 %r_V_ret_2_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 17 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i3, i3 } %call_ret_3_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 18 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i3, i3 } %call_ret_3_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 19 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_13_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 49, i32 51)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 20 'partselect' 'p_Result_13_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.74ns)   --->   "%call_ret_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_4_i_i, i3 %r_V_ret_3_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 21 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i3, i3 } %call_ret_4_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 22 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i3, i3 } %call_ret_4_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 23 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_13_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 46, i32 48)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 24 'partselect' 'p_Result_13_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.74ns)   --->   "%call_ret_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_5_i_i, i3 %r_V_ret_4_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 25 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i3, i3 } %call_ret_5_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 26 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i3, i3 } %call_ret_5_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 27 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_13_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 43, i32 45)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 28 'partselect' 'p_Result_13_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.74ns)   --->   "%call_ret_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_6_i_i, i3 %r_V_ret_5_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 29 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i3, i3 } %call_ret_6_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 30 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i3, i3 } %call_ret_6_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 31 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_13_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 40, i32 42)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 32 'partselect' 'p_Result_13_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.74ns)   --->   "%call_ret_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_7_i_i, i3 %r_V_ret_6_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 33 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i3, i3 } %call_ret_7_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 34 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i3, i3 } %call_ret_7_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 35 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 37, i32 39)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 36 'partselect' 'p_Result_13_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.74ns)   --->   "%call_ret_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_8_i_i, i3 %r_V_ret_7_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 37 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i3, i3 } %call_ret_8_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 38 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i3, i3 } %call_ret_8_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 39 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 34, i32 36)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 40 'partselect' 'p_Result_13_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.74ns)   --->   "%call_ret_9_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_9_i_i, i3 %r_V_ret_8_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 41 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i3, i3 } %call_ret_9_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 42 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i3, i3 } %call_ret_9_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 43 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_13_i_i_4 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 31, i32 33)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 44 'partselect' 'p_Result_13_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_13_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 28, i32 30)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 45 'partselect' 'p_Result_13_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_13_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 25, i32 27)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 46 'partselect' 'p_Result_13_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_13_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 22, i32 24)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 47 'partselect' 'p_Result_13_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_13_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 19, i32 21)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 48 'partselect' 'p_Result_13_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_13_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 16, i32 18)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 49 'partselect' 'p_Result_13_14_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_13_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 13, i32 15)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 50 'partselect' 'p_Result_13_15_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_13_16_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 10, i32 12)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 51 'partselect' 'p_Result_13_16_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_13_17_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 7, i32 9)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 52 'partselect' 'p_Result_13_17_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_13_18_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 4, i32 6)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 53 'partselect' 'p_Result_13_18_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_13_19_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 1, i32 3)" [test.cpp:5266->test.cpp:5275->test.cpp:5281]   --->   Operation 54 'partselect' 'p_Result_13_19_i_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 41.1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_long_div10_s) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:5279]   --->   Operation 58 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.74ns)   --->   "%call_ret_i_i_5 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_i_i_4, i3 %r_V_ret_9_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 59 'call' 'call_ret_i_i_5' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i_6 = extractvalue { i3, i3 } %call_ret_i_i_5, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 60 'extractvalue' 'q_chunk_V_0_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_7 = extractvalue { i3, i3 } %call_ret_i_i_5, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 61 'extractvalue' 'r_V_ret_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.74ns)   --->   "%call_ret_10_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_10_i_i, i3 %r_V_ret_i_i_7) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 62 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i3, i3 } %call_ret_10_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 63 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i3, i3 } %call_ret_10_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 64 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.74ns)   --->   "%call_ret_11_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_11_i_i, i3 %r_V_ret_10_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 65 'call' 'call_ret_11_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i3, i3 } %call_ret_11_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 66 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i3, i3 } %call_ret_11_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 67 'extractvalue' 'r_V_ret_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.74ns)   --->   "%call_ret_12_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_12_i_i, i3 %r_V_ret_11_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 68 'call' 'call_ret_12_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i3, i3 } %call_ret_12_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 69 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret_12_i_i = extractvalue { i3, i3 } %call_ret_12_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 70 'extractvalue' 'r_V_ret_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.74ns)   --->   "%call_ret_13_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_13_i_i, i3 %r_V_ret_12_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 71 'call' 'call_ret_13_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13_i_i = extractvalue { i3, i3 } %call_ret_13_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 72 'extractvalue' 'q_chunk_V_0_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret_13_i_i = extractvalue { i3, i3 } %call_ret_13_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 73 'extractvalue' 'r_V_ret_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (3.74ns)   --->   "%call_ret_14_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_14_i_i, i3 %r_V_ret_13_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 74 'call' 'call_ret_14_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14_i_i = extractvalue { i3, i3 } %call_ret_14_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 75 'extractvalue' 'q_chunk_V_0_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_ret_14_i_i = extractvalue { i3, i3 } %call_ret_14_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 76 'extractvalue' 'r_V_ret_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.74ns)   --->   "%call_ret_15_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_15_i_i, i3 %r_V_ret_14_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 77 'call' 'call_ret_15_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%q_chunk_V_0_15_i_i = extractvalue { i3, i3 } %call_ret_15_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 78 'extractvalue' 'q_chunk_V_0_15_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_ret_15_i_i = extractvalue { i3, i3 } %call_ret_15_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 79 'extractvalue' 'r_V_ret_15_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.74ns)   --->   "%call_ret_16_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_16_i_i, i3 %r_V_ret_15_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 80 'call' 'call_ret_16_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%q_chunk_V_0_16_i_i = extractvalue { i3, i3 } %call_ret_16_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 81 'extractvalue' 'q_chunk_V_0_16_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_ret_16_i_i = extractvalue { i3, i3 } %call_ret_16_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 82 'extractvalue' 'r_V_ret_16_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.74ns)   --->   "%call_ret_17_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_17_i_i, i3 %r_V_ret_16_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 83 'call' 'call_ret_17_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%q_chunk_V_0_17_i_i = extractvalue { i3, i3 } %call_ret_17_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 84 'extractvalue' 'q_chunk_V_0_17_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_ret_17_i_i = extractvalue { i3, i3 } %call_ret_17_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 85 'extractvalue' 'r_V_ret_17_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.74ns)   --->   "%call_ret_18_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_18_i_i, i3 %r_V_ret_17_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 86 'call' 'call_ret_18_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%q_chunk_V_0_18_i_i = extractvalue { i3, i3 } %call_ret_18_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 87 'extractvalue' 'q_chunk_V_0_18_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_ret_18_i_i = extractvalue { i3, i3 } %call_ret_18_i_i, 1" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 88 'extractvalue' 'r_V_ret_18_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.74ns)   --->   "%call_ret_19_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_13_19_i_i, i3 %r_V_ret_18_i_i) nounwind" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 89 'call' 'call_ret_19_i_i' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%q_chunk_V_0_19_i_i = extractvalue { i3, i3 } %call_ret_19_i_i, 0" [test.cpp:5267->test.cpp:5275->test.cpp:5281]   --->   Operation 90 'extractvalue' 'q_chunk_V_0_19_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_V_0_i_i = call i63 @_ssdm_op_BitConcatenate.i63.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i3 %q_chunk_V_0_i_i, i3 %q_chunk_V_0_1_i_i, i3 %q_chunk_V_0_2_i_i, i3 %q_chunk_V_0_3_i_i, i3 %q_chunk_V_0_4_i_i, i3 %q_chunk_V_0_5_i_i, i3 %q_chunk_V_0_6_i_i, i3 %q_chunk_V_0_7_i_i, i3 %q_chunk_V_0_8_i_i, i3 %q_chunk_V_0_9_i_i, i3 %q_chunk_V_0_i_i_6, i3 %q_chunk_V_0_10_i_i, i3 %q_chunk_V_0_11_i_i, i3 %q_chunk_V_0_12_i_i, i3 %q_chunk_V_0_13_i_i, i3 %q_chunk_V_0_14_i_i, i3 %q_chunk_V_0_15_i_i, i3 %q_chunk_V_0_16_i_i, i3 %q_chunk_V_0_17_i_i, i3 %q_chunk_V_0_18_i_i, i3 %q_chunk_V_0_19_i_i) nounwind" [test.cpp:5268->test.cpp:5275->test.cpp:5281]   --->   Operation 91 'bitconcatenate' 'agg_result_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_V_i = zext i63 %agg_result_V_0_i_i to i64" [test.cpp:5275->test.cpp:5281]   --->   Operation 92 'zext' 'agg_result_V_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "ret i64 %agg_result_V_i" [test.cpp:5281]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read            (read          ) [ 000]
p_Result_13_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 001]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_13_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
q_chunk_V_0_1_i_i  (extractvalue  ) [ 001]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_13_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 001]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_13_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_13_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_13_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 000]
p_Result_13_6_i_i  (partselect    ) [ 000]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 001]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
p_Result_13_7_i_i  (partselect    ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 001]
r_V_ret_7_i_i      (extractvalue  ) [ 000]
p_Result_13_8_i_i  (partselect    ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 001]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
p_Result_13_9_i_i  (partselect    ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 001]
r_V_ret_9_i_i      (extractvalue  ) [ 001]
p_Result_13_i_i_4  (partselect    ) [ 001]
p_Result_13_10_i_i (partselect    ) [ 001]
p_Result_13_11_i_i (partselect    ) [ 001]
p_Result_13_12_i_i (partselect    ) [ 001]
p_Result_13_13_i_i (partselect    ) [ 001]
p_Result_13_14_i_i (partselect    ) [ 001]
p_Result_13_15_i_i (partselect    ) [ 001]
p_Result_13_16_i_i (partselect    ) [ 001]
p_Result_13_17_i_i (partselect    ) [ 001]
p_Result_13_18_i_i (partselect    ) [ 001]
p_Result_13_19_i_i (partselect    ) [ 001]
StgValue_55        (specbitsmap   ) [ 000]
StgValue_56        (specbitsmap   ) [ 000]
StgValue_57        (spectopmodule ) [ 000]
StgValue_58        (speclatency   ) [ 000]
call_ret_i_i_5     (call          ) [ 000]
q_chunk_V_0_i_i_6  (extractvalue  ) [ 000]
r_V_ret_i_i_7      (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
r_V_ret_12_i_i     (extractvalue  ) [ 000]
call_ret_13_i_i    (call          ) [ 000]
q_chunk_V_0_13_i_i (extractvalue  ) [ 000]
r_V_ret_13_i_i     (extractvalue  ) [ 000]
call_ret_14_i_i    (call          ) [ 000]
q_chunk_V_0_14_i_i (extractvalue  ) [ 000]
r_V_ret_14_i_i     (extractvalue  ) [ 000]
call_ret_15_i_i    (call          ) [ 000]
q_chunk_V_0_15_i_i (extractvalue  ) [ 000]
r_V_ret_15_i_i     (extractvalue  ) [ 000]
call_ret_16_i_i    (call          ) [ 000]
q_chunk_V_0_16_i_i (extractvalue  ) [ 000]
r_V_ret_16_i_i     (extractvalue  ) [ 000]
call_ret_17_i_i    (call          ) [ 000]
q_chunk_V_0_17_i_i (extractvalue  ) [ 000]
r_V_ret_17_i_i     (extractvalue  ) [ 000]
call_ret_18_i_i    (call          ) [ 000]
q_chunk_V_0_18_i_i (extractvalue  ) [ 000]
r_V_ret_18_i_i     (extractvalue  ) [ 000]
call_ret_19_i_i    (call          ) [ 000]
q_chunk_V_0_19_i_i (extractvalue  ) [ 000]
agg_result_V_0_i_i (bitconcatenate) [ 000]
agg_result_V_i     (zext          ) [ 000]
StgValue_93        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_long_div10_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="in_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_lut_div5_chunk_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_i_i_5/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_lut_div5_chunk_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_lut_div5_chunk_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_lut_div5_chunk_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_lut_div5_chunk_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_lut_div5_chunk_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_lut_div5_chunk_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_6_i_i/1 call_ret_15_i_i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_lut_div5_chunk_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_7_i_i/1 call_ret_16_i_i/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_lut_div5_chunk_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_8_i_i/1 call_ret_17_i_i/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_lut_div5_chunk_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_9_i_i/1 call_ret_18_i_i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="call_ret_19_i_i_lut_div5_chunk_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="1"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_19_i_i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_i_i/1 q_chunk_V_0_i_i_6/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_i_i_7/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_13_i_i/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_14_i_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/1 q_chunk_V_0_15_i_i/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_6_i_i/1 r_V_ret_15_i_i/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_7_i_i/1 q_chunk_V_0_16_i_i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_7_i_i/1 r_V_ret_16_i_i/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_8_i_i/1 q_chunk_V_0_17_i_i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_8_i_i/1 r_V_ret_17_i_i/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_9_i_i/1 q_chunk_V_0_18_i_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_9_i_i/1 r_V_ret_18_i_i/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_13_i_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_13_1_i_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_1_i_i/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_13_2_i_i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_2_i_i/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_13_3_i_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_3_i_i/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_13_4_i_i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_4_i_i/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_13_5_i_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_5_i_i/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_13_6_i_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_6_i_i/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_13_7_i_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_7_i_i/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_13_8_i_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_8_i_i/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_13_9_i_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_9_i_i/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Result_13_i_i_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i_4/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_13_10_i_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_10_i_i/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_13_11_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_11_i_i/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_13_12_i_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_12_i_i/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_13_13_i_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_13_i_i/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_13_14_i_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="0" index="3" bw="6" slack="0"/>
<pin id="438" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_14_i_i/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_13_15_i_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="0" index="3" bw="5" slack="0"/>
<pin id="448" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_15_i_i/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_13_16_i_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="0" index="3" bw="5" slack="0"/>
<pin id="458" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_16_i_i/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_13_17_i_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_17_i_i/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_13_18_i_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="0" index="3" bw="4" slack="0"/>
<pin id="478" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_18_i_i/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_13_19_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="3" slack="0"/>
<pin id="488" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_19_i_i/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="q_chunk_V_0_19_i_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_19_i_i/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="agg_result_V_0_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="63" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="1"/>
<pin id="500" dir="0" index="2" bw="3" slack="1"/>
<pin id="501" dir="0" index="3" bw="3" slack="1"/>
<pin id="502" dir="0" index="4" bw="3" slack="1"/>
<pin id="503" dir="0" index="5" bw="3" slack="1"/>
<pin id="504" dir="0" index="6" bw="3" slack="1"/>
<pin id="505" dir="0" index="7" bw="3" slack="1"/>
<pin id="506" dir="0" index="8" bw="3" slack="1"/>
<pin id="507" dir="0" index="9" bw="3" slack="1"/>
<pin id="508" dir="0" index="10" bw="3" slack="1"/>
<pin id="509" dir="0" index="11" bw="3" slack="0"/>
<pin id="510" dir="0" index="12" bw="3" slack="0"/>
<pin id="511" dir="0" index="13" bw="3" slack="0"/>
<pin id="512" dir="0" index="14" bw="3" slack="0"/>
<pin id="513" dir="0" index="15" bw="3" slack="0"/>
<pin id="514" dir="0" index="16" bw="3" slack="0"/>
<pin id="515" dir="0" index="17" bw="3" slack="0"/>
<pin id="516" dir="0" index="18" bw="3" slack="0"/>
<pin id="517" dir="0" index="19" bw="3" slack="0"/>
<pin id="518" dir="0" index="20" bw="3" slack="0"/>
<pin id="519" dir="0" index="21" bw="3" slack="0"/>
<pin id="520" dir="1" index="22" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="agg_result_V_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="63" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i/2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="q_chunk_V_0_i_i_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="1"/>
<pin id="539" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_i_i "/>
</bind>
</comp>

<comp id="542" class="1005" name="q_chunk_V_0_1_i_i_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_1_i_i "/>
</bind>
</comp>

<comp id="547" class="1005" name="q_chunk_V_0_2_i_i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="1"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2_i_i "/>
</bind>
</comp>

<comp id="552" class="1005" name="q_chunk_V_0_3_i_i_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="557" class="1005" name="q_chunk_V_0_4_i_i_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="1"/>
<pin id="559" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="562" class="1005" name="q_chunk_V_0_5_i_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="1"/>
<pin id="564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="567" class="1005" name="q_chunk_V_0_6_i_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="1"/>
<pin id="569" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6_i_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="q_chunk_V_0_7_i_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="1"/>
<pin id="574" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7_i_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="q_chunk_V_0_8_i_i_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="1"/>
<pin id="579" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_8_i_i "/>
</bind>
</comp>

<comp id="582" class="1005" name="q_chunk_V_0_9_i_i_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="1"/>
<pin id="584" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_9_i_i "/>
</bind>
</comp>

<comp id="587" class="1005" name="r_V_ret_9_i_i_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="1"/>
<pin id="589" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_9_i_i "/>
</bind>
</comp>

<comp id="592" class="1005" name="p_Result_13_i_i_4_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="1"/>
<pin id="594" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_i_i_4 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_Result_13_10_i_i_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="1"/>
<pin id="599" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_10_i_i "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_Result_13_11_i_i_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_11_i_i "/>
</bind>
</comp>

<comp id="607" class="1005" name="p_Result_13_12_i_i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_12_i_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_Result_13_13_i_i_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_13_i_i "/>
</bind>
</comp>

<comp id="617" class="1005" name="p_Result_13_14_i_i_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_14_i_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="p_Result_13_15_i_i_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="1"/>
<pin id="624" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_15_i_i "/>
</bind>
</comp>

<comp id="627" class="1005" name="p_Result_13_16_i_i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_16_i_i "/>
</bind>
</comp>

<comp id="632" class="1005" name="p_Result_13_17_i_i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_17_i_i "/>
</bind>
</comp>

<comp id="637" class="1005" name="p_Result_13_18_i_i_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="1"/>
<pin id="639" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_18_i_i "/>
</bind>
</comp>

<comp id="642" class="1005" name="p_Result_13_19_i_i_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="1"/>
<pin id="644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_19_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="116" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="116" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="195"><net_src comp="123" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="123" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="204"><net_src comp="129" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="129" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="213"><net_src comp="135" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="135" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="222"><net_src comp="141" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="141" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="231"><net_src comp="147" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="147" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="240"><net_src comp="153" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="153" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="249"><net_src comp="159" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="159" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="258"><net_src comp="165" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="165" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="267"><net_src comp="171" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="171" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="110" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="283"><net_src comp="273" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="290"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="110" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="294"><net_src comp="284" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="110" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="305"><net_src comp="295" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="110" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="306" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="110" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="327"><net_src comp="317" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="110" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="338"><net_src comp="328" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="110" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="349"><net_src comp="339" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="356"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="110" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="360"><net_src comp="350" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="110" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="110" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="110" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="110" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="110" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="419"><net_src comp="4" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="110" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="429"><net_src comp="4" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="110" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="110" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="72" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="449"><net_src comp="4" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="110" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="459"><net_src comp="4" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="110" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="110" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="82" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="479"><net_src comp="4" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="110" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="489"><net_src comp="4" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="110" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="177" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="521"><net_src comp="108" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="522"><net_src comp="183" pin="1"/><net_sink comp="497" pin=11"/></net>

<net id="523"><net_src comp="192" pin="1"/><net_sink comp="497" pin=12"/></net>

<net id="524"><net_src comp="201" pin="1"/><net_sink comp="497" pin=13"/></net>

<net id="525"><net_src comp="210" pin="1"/><net_sink comp="497" pin=14"/></net>

<net id="526"><net_src comp="219" pin="1"/><net_sink comp="497" pin=15"/></net>

<net id="527"><net_src comp="228" pin="1"/><net_sink comp="497" pin=16"/></net>

<net id="528"><net_src comp="237" pin="1"/><net_sink comp="497" pin=17"/></net>

<net id="529"><net_src comp="246" pin="1"/><net_sink comp="497" pin=18"/></net>

<net id="530"><net_src comp="255" pin="1"/><net_sink comp="497" pin=19"/></net>

<net id="531"><net_src comp="264" pin="1"/><net_sink comp="497" pin=20"/></net>

<net id="532"><net_src comp="493" pin="1"/><net_sink comp="497" pin=21"/></net>

<net id="536"><net_src comp="497" pin="22"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="183" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="545"><net_src comp="192" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="550"><net_src comp="201" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="497" pin=3"/></net>

<net id="555"><net_src comp="210" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="497" pin=4"/></net>

<net id="560"><net_src comp="219" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="497" pin=5"/></net>

<net id="565"><net_src comp="228" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="497" pin=6"/></net>

<net id="570"><net_src comp="237" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="497" pin=7"/></net>

<net id="575"><net_src comp="246" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="497" pin=8"/></net>

<net id="580"><net_src comp="255" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="497" pin=9"/></net>

<net id="585"><net_src comp="264" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="497" pin=10"/></net>

<net id="590"><net_src comp="268" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="595"><net_src comp="383" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="600"><net_src comp="393" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="605"><net_src comp="403" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="610"><net_src comp="413" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="615"><net_src comp="423" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="620"><net_src comp="433" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="625"><net_src comp="443" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="630"><net_src comp="453" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="635"><net_src comp="463" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="640"><net_src comp="473" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="645"><net_src comp="483" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_long_div10 : in_r | {1 }
  - Chain level:
	State 1
		call_ret_i_i : 1
		q_chunk_V_0_i_i : 2
		r_V_ret_i_i : 2
		call_ret_1_i_i : 3
		q_chunk_V_0_1_i_i : 4
		r_V_ret_1_i_i : 4
		call_ret_2_i_i : 5
		q_chunk_V_0_2_i_i : 6
		r_V_ret_2_i_i : 6
		call_ret_3_i_i : 7
		q_chunk_V_0_3_i_i : 8
		r_V_ret_3_i_i : 8
		call_ret_4_i_i : 9
		q_chunk_V_0_4_i_i : 10
		r_V_ret_4_i_i : 10
		call_ret_5_i_i : 11
		q_chunk_V_0_5_i_i : 12
		r_V_ret_5_i_i : 12
		call_ret_6_i_i : 13
		q_chunk_V_0_6_i_i : 14
		r_V_ret_6_i_i : 14
		call_ret_7_i_i : 15
		q_chunk_V_0_7_i_i : 16
		r_V_ret_7_i_i : 16
		call_ret_8_i_i : 17
		q_chunk_V_0_8_i_i : 18
		r_V_ret_8_i_i : 18
		call_ret_9_i_i : 19
		q_chunk_V_0_9_i_i : 20
		r_V_ret_9_i_i : 20
	State 2
		q_chunk_V_0_i_i_6 : 1
		r_V_ret_i_i_7 : 1
		call_ret_10_i_i : 2
		q_chunk_V_0_10_i_i : 3
		r_V_ret_10_i_i : 3
		call_ret_11_i_i : 4
		q_chunk_V_0_11_i_i : 5
		r_V_ret_11_i_i : 5
		call_ret_12_i_i : 6
		q_chunk_V_0_12_i_i : 7
		r_V_ret_12_i_i : 7
		call_ret_13_i_i : 8
		q_chunk_V_0_13_i_i : 9
		r_V_ret_13_i_i : 9
		call_ret_14_i_i : 10
		q_chunk_V_0_14_i_i : 11
		r_V_ret_14_i_i : 11
		call_ret_15_i_i : 12
		q_chunk_V_0_15_i_i : 13
		r_V_ret_15_i_i : 13
		call_ret_16_i_i : 14
		q_chunk_V_0_16_i_i : 15
		r_V_ret_16_i_i : 15
		call_ret_17_i_i : 16
		q_chunk_V_0_17_i_i : 17
		r_V_ret_17_i_i : 17
		call_ret_18_i_i : 18
		q_chunk_V_0_18_i_i : 19
		r_V_ret_18_i_i : 19
		call_ret_19_i_i : 20
		q_chunk_V_0_19_i_i : 21
		agg_result_V_0_i_i : 22
		agg_result_V_i : 23
		StgValue_93 : 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |       grp_lut_div5_chunk_fu_116       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_123       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_129       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_135       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_141       |    0    |   1638  |
|   call   |       grp_lut_div5_chunk_fu_147       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_153       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_159       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_165       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_171       |    0    |   1638  |
|          | call_ret_19_i_i_lut_div5_chunk_fu_177 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|   read   |          in_read_read_fu_110          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_183              |    0    |    0    |
|          |               grp_fu_187              |    0    |    0    |
|          |               grp_fu_192              |    0    |    0    |
|          |               grp_fu_196              |    0    |    0    |
|          |               grp_fu_201              |    0    |    0    |
|          |               grp_fu_205              |    0    |    0    |
|          |               grp_fu_210              |    0    |    0    |
|          |               grp_fu_214              |    0    |    0    |
|          |               grp_fu_219              |    0    |    0    |
|          |               grp_fu_223              |    0    |    0    |
|extractvalue|               grp_fu_228              |    0    |    0    |
|          |               grp_fu_232              |    0    |    0    |
|          |               grp_fu_237              |    0    |    0    |
|          |               grp_fu_241              |    0    |    0    |
|          |               grp_fu_246              |    0    |    0    |
|          |               grp_fu_250              |    0    |    0    |
|          |               grp_fu_255              |    0    |    0    |
|          |               grp_fu_259              |    0    |    0    |
|          |               grp_fu_264              |    0    |    0    |
|          |               grp_fu_268              |    0    |    0    |
|          |       q_chunk_V_0_19_i_i_fu_493       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         p_Result_13_i_i_fu_273        |    0    |    0    |
|          |        p_Result_13_1_i_i_fu_284       |    0    |    0    |
|          |        p_Result_13_2_i_i_fu_295       |    0    |    0    |
|          |        p_Result_13_3_i_i_fu_306       |    0    |    0    |
|          |        p_Result_13_4_i_i_fu_317       |    0    |    0    |
|          |        p_Result_13_5_i_i_fu_328       |    0    |    0    |
|          |        p_Result_13_6_i_i_fu_339       |    0    |    0    |
|          |        p_Result_13_7_i_i_fu_350       |    0    |    0    |
|          |        p_Result_13_8_i_i_fu_361       |    0    |    0    |
|          |        p_Result_13_9_i_i_fu_372       |    0    |    0    |
|partselect|        p_Result_13_i_i_4_fu_383       |    0    |    0    |
|          |       p_Result_13_10_i_i_fu_393       |    0    |    0    |
|          |       p_Result_13_11_i_i_fu_403       |    0    |    0    |
|          |       p_Result_13_12_i_i_fu_413       |    0    |    0    |
|          |       p_Result_13_13_i_i_fu_423       |    0    |    0    |
|          |       p_Result_13_14_i_i_fu_433       |    0    |    0    |
|          |       p_Result_13_15_i_i_fu_443       |    0    |    0    |
|          |       p_Result_13_16_i_i_fu_453       |    0    |    0    |
|          |       p_Result_13_17_i_i_fu_463       |    0    |    0    |
|          |       p_Result_13_18_i_i_fu_473       |    0    |    0    |
|          |       p_Result_13_19_i_i_fu_483       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|       agg_result_V_0_i_i_fu_497       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |         agg_result_V_i_fu_533         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |  18018  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_Result_13_10_i_i_reg_597|    3   |
|p_Result_13_11_i_i_reg_602|    3   |
|p_Result_13_12_i_i_reg_607|    3   |
|p_Result_13_13_i_i_reg_612|    3   |
|p_Result_13_14_i_i_reg_617|    3   |
|p_Result_13_15_i_i_reg_622|    3   |
|p_Result_13_16_i_i_reg_627|    3   |
|p_Result_13_17_i_i_reg_632|    3   |
|p_Result_13_18_i_i_reg_637|    3   |
|p_Result_13_19_i_i_reg_642|    3   |
| p_Result_13_i_i_4_reg_592|    3   |
| q_chunk_V_0_1_i_i_reg_542|    3   |
| q_chunk_V_0_2_i_i_reg_547|    3   |
| q_chunk_V_0_3_i_i_reg_552|    3   |
| q_chunk_V_0_4_i_i_reg_557|    3   |
| q_chunk_V_0_5_i_i_reg_562|    3   |
| q_chunk_V_0_6_i_i_reg_567|    3   |
| q_chunk_V_0_7_i_i_reg_572|    3   |
| q_chunk_V_0_8_i_i_reg_577|    3   |
| q_chunk_V_0_9_i_i_reg_582|    3   |
|  q_chunk_V_0_i_i_reg_537 |    3   |
|   r_V_ret_9_i_i_reg_587  |    3   |
+--------------------------+--------+
|           Total          |   66   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_116 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_116 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_123 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_129 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_135 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_141 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_147 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_153 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_159 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_165 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_171 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   66   ||  11.671 ||    99   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  18018 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   99   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   66   |  18117 |
+-----------+--------+--------+--------+
