{
    "PCIE_tx_p[0]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[0]"
    },
    "PCIE_tx_p[1]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[1]"
    },
    "PCIE_tx_p[2]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[2]"
    },
    "PCIE_tx_p[3]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[3]"
    },
    "PCIE_tx_p[4]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[4]"
    },
    "PCIE_tx_p[5]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[5]"
    },
    "PCIE_tx_p[6]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[6]"
    },
    "PCIE_tx_p[7]": {
	"PIO_DIRECTION": "OUTPUT",
	"PCIE": "PCIE_TX_p[7]"
    },
    "PCIE_rx_p[0]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[0]"
    },
    "PCIE_rx_p[1]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[1]"
    },
    "PCIE_rx_p[2]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[2]"
    },
    "PCIE_rx_p[3]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[3]"
    },
    "PCIE_rx_p[4]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[4]"
    },
    "PCIE_rx_p[5]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[5]"
    },
    "PCIE_rx_p[6]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[6]"
    },
    "PCIE_rx_p[7]": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_RX_p[7]"
    },
    "pcie_refclk_p": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_REFCLK_p"
    },
    "pcie_perst_n": {
	"PIO_DIRECTION": "INPUT",
	"PCIE": "PCIE_PERST_n"
    },
    "osc_50_b3b": {
	"PIO_DIRECTION": "INPUT",
	"OSC": "OSC_50_B3B"
    },
    "leds[0]": {
	"PIO_DIRECTION": "OUTPUT",
	"LED": "LED[0]"
    },
    "leds[1]": {
	"PIO_DIRECTION": "OUTPUT",
	"LED": "LED[1]"
    },
    "leds[2]": {
	"PIO_DIRECTION": "OUTPUT",
	"LED": "LED[2]"
    },
    "leds[3]": {
	"PIO_DIRECTION": "OUTPUT",
	"LED": "LED[3]"
    },
    "serial_0_rx_data": {
	"PIO_DIRECTION": "INPUT",
	"SFPA": "SFPA_RX_p"
    },
    "serial_0_tx_data": {
	"PIO_DIRECTION": "OUTPUT",
	"SFPA": "SFPA_TX_p"
    },
    "serial_1_rx_data": {
	"PIO_DIRECTION": "INPUT",
	"SFPB": "SFPB_RX_p"
    },
    "serial_1_tx_data": {
	"PIO_DIRECTION": "OUTPUT",
	"SFPB": "SFPB_TX_p"
    },
    "serial_2_rx_data": {
	"PIO_DIRECTION": "INPUT",
	"SFPC": "SFPC_RX_p"
    },
    "serial_2_tx_data": {
	"PIO_DIRECTION": "OUTPUT",
	"SFPC": "SFPC_TX_p"
    },
    "serial_3_rx_data": {
	"PIO_DIRECTION": "INPUT",
	"SFPD": "SFPD_RX_p"
    },
    "serial_3_tx_data": {
	"PIO_DIRECTION": "OUTPUT",
	"SFPD": "SFPD_TX_p"
    },
	"sfp_refclk": {
	"PIO_DIRECTION": "INPUT",
	"SFP": "SFP_REFCLK_p"
    },
    "DDR_mem_a[0]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[0]"
    },
    "DDR_mem_a[1]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[1]"
    },
    "DDR_mem_a[2]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[2]"
    },
    "DDR_mem_a[3]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[3]"
    },
    "DDR_mem_a[4]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[4]"
    },
    "DDR_mem_a[5]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[5]"
    },
    "DDR_mem_a[6]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[6]"
    },
    "DDR_mem_a[7]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[7]"
    },
    "DDR_mem_a[8]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[8]"
    },
    "DDR_mem_a[9]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[9]"
    },
    "DDR_mem_a[10]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[10]"
    },
    "DDR_mem_a[11]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[11]"
    },
    "DDR_mem_a[12]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[12]"
    },
    "DDR_mem_a[13]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[13]"
    },
    "DDR_mem_a[14]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[14]"
    },
    "DDR_mem_a[15]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_A[15]"
    },
    "DDR_mem_ba[0]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_BA[0]"
    },
    "DDR_mem_ba[1]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_BA[1]"
    },
    "DDR_mem_ba[2]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_BA[2]"
    },
    "DDR_mem_cas_n": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_CAS_n"
    },
    "DDR_mem_cke": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_CKE[0]"
    },
    "DDR_mem_ck": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_CK[0]"
    },
    "DDR_mem_ck_n": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_CK_n[0]"
    },
    "DDR_mem_cs_n": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_CS_n[0]"
    },
    "DDR_mem_dm[0]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[0]"
    },
    "DDR_mem_dm[1]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[1]"
    },
    "DDR_mem_dm[2]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[2]"
    },
    "DDR_mem_dm[3]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[3]"
    },
    "DDR_mem_dm[4]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[4]"
    },
    "DDR_mem_dm[5]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[5]"
    },
    "DDR_mem_dm[6]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[6]"
    },
    "DDR_mem_dm[7]": {
	"PIO_DIRECTION": "OUTPUT",
	"DDR3A": "DDR3A_DM[7]"
    },
    "DDR_mem_dqs[0]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[0]"
    },
    "DDR_mem_dqs[1]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[1]"
    },
    "DDR_mem_dqs[2]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[2]"
    },
    "DDR_mem_dqs[3]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[3]"
    },
    "DDR_mem_dqs[4]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[4]"
    },
    "DDR_mem_dqs[5]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[5]"
    },
    "DDR_mem_dqs[6]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[6]"
    },
    "DDR_mem_dqs[7]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS[7]"
    },
    "DDR_mem_dqs_n[0]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[0]"
    },
    "DDR_mem_dqs_n[1]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[1]"
    },
    "DDR_mem_dqs_n[2]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[2]"
    },
    "DDR_mem_dqs_n[3]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[3]"
    },
    "DDR_mem_dqs_n[4]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[4]"
    },
    "DDR_mem_dqs_n[5]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[5]"
    },
    "DDR_mem_dqs_n[6]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[6]"
    },
    "DDR_mem_dqs_n[7]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQS_n[7]"
    },
    "DDR_mem_dq[0]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[0]"
    },
    "DDR_mem_dq[1]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[1]"
    },
    "DDR_mem_dq[2]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[2]"
    },
    "DDR_mem_dq[3]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[3]"
    },
    "DDR_mem_dq[4]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[4]"
    },
    "DDR_mem_dq[5]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[5]"
    },
    "DDR_mem_dq[6]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[6]"
    },
    "DDR_mem_dq[7]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[7]"
    },
    "DDR_mem_dq[8]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[8]"
    },
    "DDR_mem_dq[9]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[9]"
    },
    "DDR_mem_dq[10]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[10]"
    },
    "DDR_mem_dq[11]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[11]"
    },
    "DDR_mem_dq[12]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[12]"
    },
    "DDR_mem_dq[13]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[13]"
    },
    "DDR_mem_dq[14]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[14]"
    },
    "DDR_mem_dq[15]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[15]"
    },
    "DDR_mem_dq[16]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[16]"
    },
    "DDR_mem_dq[17]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[17]"
    },
    "DDR_mem_dq[18]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[18]"
    },
    "DDR_mem_dq[19]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[19]"
    },
    "DDR_mem_dq[20]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[20]"
    },
    "DDR_mem_dq[21]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[21]"
    },
    "DDR_mem_dq[22]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[22]"
    },
    "DDR_mem_dq[23]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[23]"
    },
    "DDR_mem_dq[24]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[24]"
    },
    "DDR_mem_dq[25]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[25]"
    },
    "DDR_mem_dq[26]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[26]"
    },
    "DDR_mem_dq[27]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[27]"
    },
    "DDR_mem_dq[28]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[28]"
    },
    "DDR_mem_dq[29]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[29]"
    },
    "DDR_mem_dq[30]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[30]"
    },
    "DDR_mem_dq[31]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[31]"
    },
    "DDR_mem_dq[32]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[32]"
    },
    "DDR_mem_dq[33]": {
	"PIO_DIRECTION": "INOUT",
	"DDR3A": "DDR3A_DQ[33]"
    },
    "DDR_mem_dq[34]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[34]"
    },
    "DDR_mem_dq[35]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[35]"
    },
    "DDR_mem_dq[36]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[36]"
    },
    "DDR_mem_dq[37]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[37]"
    },
    "DDR_mem_dq[38]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[38]"
    },
    "DDR_mem_dq[39]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[39]"
    },
    "DDR_mem_dq[40]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[40]"
    },
    "DDR_mem_dq[41]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[41]"
    },
    "DDR_mem_dq[42]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[42]"
    },
    "DDR_mem_dq[43]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[43]"
    },
    "DDR_mem_dq[44]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[44]"
    },
    "DDR_mem_dq[45]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[45]"
    },
    "DDR_mem_dq[46]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[46]"
    },
    "DDR_mem_dq[47]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[47]"
    },
    "DDR_mem_dq[48]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[48]"
    },
    "DDR_mem_dq[49]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[49]"
    },
    "DDR_mem_dq[50]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[50]"
    },
    "DDR_mem_dq[51]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[51]"
    },
    "DDR_mem_dq[52]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[52]"
    },
    "DDR_mem_dq[53]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[53]"
    },
    "DDR_mem_dq[54]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[54]"
    },
    "DDR_mem_dq[55]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[55]"
    },
    "DDR_mem_dq[56]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[56]"
    },
    "DDR_mem_dq[57]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[57]"
    },
    "DDR_mem_dq[58]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[58]"
    },
    "DDR_mem_dq[59]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[59]"
    },
    "DDR_mem_dq[60]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[60]"
    },
    "DDR_mem_dq[61]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[61]"
    },
    "DDR_mem_dq[62]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[62]"
    },
    "DDR_mem_dq[63]": {
    "PIO_DIRECTION": "INOUT",
    "DDR3A": "DDR3A_DQ[63]"
    },
    "DDR_mem_event_n": {
    "PIO_DIRECTION": "OUTPUT",
    "DDR3A": "DDR3A_EVENT_n"
    },
    "DDR_mem_odt": {
    "PIO_DIRECTION": "OUTPUT",
    "DDR3A": "DDR3A_ODT[0]"
    },
    "DDR_mem_ras_n": {
    "PIO_DIRECTION": "OUTPUT",
    "DDR3A": "DDR3A_RAS_n"
    },
    "DDR_mem_reset_n": {
    "PIO_DIRECTION": "OUTPUT",
    "DDR3A": "DDR3A_RESET_n"
    },
    "DDR_mem_we_n": {
    "PIO_DIRECTION": "OUTPUT",
    "DDR3A": "DDR3A_WE_n"
    },
    "rzqin_rzqin_v": {
    "PIO_DIRECTION": "INPUT",
    "RZQ": "RZQ_4"
    }
}
