10.167. Executing OPT_DFF pass (perform DFF optimizations).

10.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32..
Removed 0 unused cells and 132 unused wires.
<suppressed ~1 debug messages>

10.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_re_we_asynch_rst_1024x32.
MAX OPT ITERATION = 1

10.170. Executing HIERARCHY pass (managing design hierarchy).

10.170.1. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32

10.170.2. Analyzing design hierarchy..
Top module:  \rams_sp_re_we_asynch_rst_1024x32
Removed 0 unused modules.
Warning: Resizing cell port rams_sp_re_we_asynch_rst_1024x32.RAM.0.0.ADDR_A2 from 15 bits to 14 bits.
Warning: Resizing cell port rams_sp_re_we_asynch_rst_1024x32.RAM.0.0.ADDR_B2 from 15 bits to 14 bits.

10.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32..

10.172. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32 ===

   Number of wires:                248
   Number of wire bits:            491
   Number of public wires:          12
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $lut                           33
     RS_TDP36K                       1
     dffre                          77

10.173. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\llatch' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\llatch'.
Replacing existing blackbox module `\llatchn' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\llatchn'.
Replacing existing blackbox module `\llatchr' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\llatchr'.
Replacing existing blackbox module `\llatchs' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\llatchs'.
Replacing existing blackbox module `\llatchnr' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\llatchnr'.
Replacing existing blackbox module `\llatchns' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\llatchns'.
Replacing existing blackbox module `\llatchsre' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10.
Generating RTLIL representation for module `\llatchsre'.
Replacing existing blackbox module `\llatchnsre' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10.
Generating RTLIL representation for module `\llatchnsre'.
Successfully finished Verilog frontend.

10.174. Executing FLATTEN pass (flatten design).
Deleting now unused module llatchnsre.
Deleting now unused module llatch.
Deleting now unused module llatchs.
Deleting now unused module llatchnr.
Deleting now unused module llatchsre.
Deleting now unused module llatchn.
Deleting now unused module llatchr.
Deleting now unused module llatchns.

10.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_re_we_asynch_rst_1024x32..

10.176. Printing statistics.

=== rams_sp_re_we_asynch_rst_1024x32 ===

   Number of wires:                248
   Number of wire bits:            491
   Number of public wires:          12
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $lut                           33
     RS_TDP36K                       1
     dffre                          77

11. Executing Verilog backend.
Dumping module `\rams_sp_re_we_asynch_rst_1024x32'.

12. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 934077f5a3, CPU: user 0.65s system 1.11s, MEM: 31.62 MB peak
Yosys 0.18+10 (git sha1 fda106c2f, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 6x abc (38 sec), 0% 19x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_re_we_asynch_rst_1024x32 is synthesized
