#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 10 16:57:39 2022
# Process ID: 41452
# Current directory: D:/Vteacher/OExp00/OExp00-Element
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39460 D:\Vteacher\OExp00\OExp00-Element\OExp00-Element.xpr
# Log file: D:/Vteacher/OExp00/OExp00-Element/vivado.log
# Journal file: D:/Vteacher/OExp00/OExp00-Element\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vfile/OExp00/OExp00-Element' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/OExp00/OExp00-Element/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.230 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
Reading block design file <D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd>...
Adding component instance block -- xilinx.com:user:Ext_imm16:1.0 - Ext_imm16_0
Adding component instance block -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_0
Adding component instance block -- xilinx.com:user:MUX2T1_5:1.0 - MUX2T1_5_0
Adding component instance block -- xilinx.com:user:MUX2T1_64:1.0 - MUX2T1_64_0
Adding component instance block -- xilinx.com:user:MUX2T1_8:1.0 - MUX2T1_8_0
Adding component instance block -- xilinx.com:user:MUX4T1_32:1.0 - MUX4T1_32_0
Adding component instance block -- xilinx.com:user:MUX4T1_5:1.0 - MUX4T1_5_0
Adding component instance block -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding component instance block -- xilinx.com:user:MUX8T1_8:1.0 - MUX8T1_8_0
Adding component instance block -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Adding component instance block -- xilinx.com:user:add_32:1.0 - add_32_0
Adding component instance block -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding component instance block -- xilinx.com:user:and32:1.0 - and32_0
Adding component instance block -- xilinx.com:user:nor32:1.0 - nor32_0
Adding component instance block -- xilinx.com:user:or32:1.0 - or32_0
Adding component instance block -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding component instance block -- xilinx.com:user:srl32:1.0 - srl32_0
Adding component instance block -- xilinx.com:user:xor32:1.0 - xor32_0
Successfully read diagram <OExp00_Element> from block design file <D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.230 ; gain = 0.000
file mkdir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new
close [ open D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v w ]
add_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v
update_compile_order -fileset sources_1
file mkdir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
"xelab -wto fd92544a985b44ba97cd0b884ccbed3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fd92544a985b44ba97cd0b884ccbed3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <srl32> not found while processing module instance <inst> [D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1112.230 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim'
"xelab -wto fd92544a985b44ba97cd0b884ccbed3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fd92544a985b44ba97cd0b884ccbed3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <srl32_0> not found while processing module instance <inst> [D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.230 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
create_ip -name srl32 -vendor xilinx.com -library user -version 1.0 -module_name srl32_0
generate_target {instantiation_template} [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'srl32_0'...
set_property generate_synth_checkpoint false [get_files  d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
generate_target all [get_files  d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'srl32_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'srl32_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'srl32_0'...
export_ip_user_files -of_objects [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci] -directory D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files -ipstatic_source_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/modelsim} {questa=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/questa} {riviera=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
generate_target all [get_files  D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
INFO: [BD 41-1662] The design 'OExp00_Element.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Ext_imm16_0/imm_16
/MUX2T1_32_0/s
/MUX2T1_32_0/I0
/MUX2T1_32_0/I1
/MUX2T1_5_0/s
/MUX2T1_5_0/I0
/MUX2T1_5_0/I1
/MUX2T1_64_0/sel
/MUX2T1_64_0/I0
/MUX2T1_64_0/I1
/MUX2T1_8_0/s
/MUX2T1_8_0/I0
/MUX2T1_8_0/I1
/MUX4T1_32_0/I0
/MUX4T1_32_0/I1
/MUX4T1_32_0/I2
/MUX4T1_32_0/I3
/MUX4T1_32_0/s
/MUX4T1_5_0/I0
/MUX4T1_5_0/I1
/MUX4T1_5_0/I2
/MUX4T1_5_0/I3
/MUX4T1_5_0/s
/MUX8T1_32_0/I0
/MUX8T1_32_0/I1
/MUX8T1_32_0/I2
/MUX8T1_32_0/I3
/MUX8T1_32_0/I4
/MUX8T1_32_0/I5
/MUX8T1_32_0/I6
/MUX8T1_32_0/I7
/MUX8T1_32_0/s
/MUX8T1_8_0/I0
/MUX8T1_8_0/I1
/MUX8T1_8_0/I2
/MUX8T1_8_0/I3
/MUX8T1_8_0/I4
/MUX8T1_8_0/I5
/MUX8T1_8_0/I6
/MUX8T1_8_0/I7
/MUX8T1_8_0/s
/SignalExt_32_0/S
/add_32_0/a
/add_32_0/b
/addc_32_0/C0
/addc_32_0/A
/addc_32_0/B
/and32_0/A
/and32_0/B
/nor32_0/A
/nor32_0/B
/or32_0/A
/or32_0/B
/or_bit_32_0/A
/srl32_0/A
/srl32_0/B
/xor32_0/A
/xor32_0/B

Wrote  : <D:\Vteacher\OExp00\OExp00-Element\OExp00-Element.srcs\sources_1\bd\OExp00_Element\OExp00_Element.bd> 
INFO: [BD 41-2124] The block design file <D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/ui/bd_c8ec814b.ui> 
VHDL Output written to : D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/synth/OExp00_Element.v
VHDL Output written to : D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/sim/OExp00_Element.v
VHDL Output written to : D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/hdl/OExp00_Element_wrapper.v
Exporting to file D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/hw_handoff/OExp00_Element.hwh
Generated Block Design Tcl file D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/hw_handoff/OExp00_Element_bd.tcl
Generated Hardware Definition File D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/synth/OExp00_Element.hwdef
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_64_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_5_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_8_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX4T1_5_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX4T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX8T1_8_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX8T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_and32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_or32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_nor32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_xor32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_or_bit_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_add_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_addc_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_srl32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_SignalExt_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_Ext_imm16_0_0] }
export_ip_user_files -of_objects [get_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
launch_runs OExp00_Element_MUX2T1_64_0_0_synth_1 OExp00_Element_MUX2T1_5_0_0_synth_1 OExp00_Element_MUX2T1_8_0_0_synth_1 OExp00_Element_MUX2T1_32_0_0_synth_1 OExp00_Element_MUX4T1_5_0_0_synth_1 OExp00_Element_MUX4T1_32_0_0_synth_1 OExp00_Element_MUX8T1_8_0_0_synth_1 OExp00_Element_MUX8T1_32_0_0_synth_1 OExp00_Element_and32_0_0_synth_1 OExp00_Element_or32_0_0_synth_1 OExp00_Element_nor32_0_0_synth_1 OExp00_Element_xor32_0_0_synth_1 OExp00_Element_or_bit_32_0_0_synth_1 OExp00_Element_add_32_0_0_synth_1 OExp00_Element_addc_32_0_0_synth_1 OExp00_Element_srl32_0_0_synth_1 OExp00_Element_SignalExt_32_0_0_synth_1 OExp00_Element_Ext_imm16_0_0_synth_1 -jobs 4
[Thu Mar 10 18:05:53 2022] Launched OExp00_Element_MUX2T1_64_0_0_synth_1, OExp00_Element_MUX2T1_5_0_0_synth_1, OExp00_Element_MUX2T1_8_0_0_synth_1, OExp00_Element_MUX2T1_32_0_0_synth_1, OExp00_Element_MUX4T1_5_0_0_synth_1, OExp00_Element_MUX4T1_32_0_0_synth_1, OExp00_Element_MUX8T1_8_0_0_synth_1, OExp00_Element_MUX8T1_32_0_0_synth_1, OExp00_Element_and32_0_0_synth_1, OExp00_Element_or32_0_0_synth_1, OExp00_Element_nor32_0_0_synth_1, OExp00_Element_xor32_0_0_synth_1, OExp00_Element_or_bit_32_0_0_synth_1, OExp00_Element_add_32_0_0_synth_1, OExp00_Element_addc_32_0_0_synth_1, OExp00_Element_srl32_0_0_synth_1, OExp00_Element_SignalExt_32_0_0_synth_1, OExp00_Element_Ext_imm16_0_0_synth_1...
Run output will be captured here:
OExp00_Element_MUX2T1_64_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX2T1_64_0_0_synth_1/runme.log
OExp00_Element_MUX2T1_5_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX2T1_5_0_0_synth_1/runme.log
OExp00_Element_MUX2T1_8_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX2T1_8_0_0_synth_1/runme.log
OExp00_Element_MUX2T1_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX2T1_32_0_0_synth_1/runme.log
OExp00_Element_MUX4T1_5_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX4T1_5_0_0_synth_1/runme.log
OExp00_Element_MUX4T1_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX4T1_32_0_0_synth_1/runme.log
OExp00_Element_MUX8T1_8_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX8T1_8_0_0_synth_1/runme.log
OExp00_Element_MUX8T1_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_MUX8T1_32_0_0_synth_1/runme.log
OExp00_Element_and32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_and32_0_0_synth_1/runme.log
OExp00_Element_or32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_or32_0_0_synth_1/runme.log
OExp00_Element_nor32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_nor32_0_0_synth_1/runme.log
OExp00_Element_xor32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_xor32_0_0_synth_1/runme.log
OExp00_Element_or_bit_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_or_bit_32_0_0_synth_1/runme.log
OExp00_Element_add_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_add_32_0_0_synth_1/runme.log
OExp00_Element_addc_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_addc_32_0_0_synth_1/runme.log
OExp00_Element_srl32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_srl32_0_0_synth_1/runme.log
OExp00_Element_SignalExt_32_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_SignalExt_32_0_0_synth_1/runme.log
OExp00_Element_Ext_imm16_0_0_synth_1: D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.runs/OExp00_Element_Ext_imm16_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd] -directory D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files -ipstatic_source_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/modelsim} {questa=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/questa} {riviera=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run OExp00_Element_MUX4T1_5_0_0_synth_1
reset_run OExp00_Element_MUX4T1_32_0_0_synth_1
reset_run OExp00_Element_MUX8T1_8_0_0_synth_1
reset_run OExp00_Element_MUX8T1_32_0_0_synth_1
reset_run OExp00_Element_and32_0_0_synth_1
reset_run OExp00_Element_or32_0_0_synth_1
reset_run OExp00_Element_nor32_0_0_synth_1
reset_run OExp00_Element_xor32_0_0_synth_1
reset_run OExp00_Element_or_bit_32_0_0_synth_1
reset_run OExp00_Element_add_32_0_0_synth_1
reset_run OExp00_Element_addc_32_0_0_synth_1
reset_run OExp00_Element_srl32_0_0_synth_1
reset_run OExp00_Element_SignalExt_32_0_0_synth_1
reset_run OExp00_Element_Ext_imm16_0_0_synth_1
reset_run OExp00_Element_MUX2T1_64_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run OExp00_Element_MUX2T1_5_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run OExp00_Element_MUX2T1_8_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run OExp00_Element_MUX2T1_32_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 18:06:55 2022...
