// Seed: 1608213954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_8 = id_3;
  assign id_5 = 1;
  logic   id_9;
  supply1 id_10;
  type_15 id_11 (
      .id_0(id_4 == id_7),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_6),
      .id_4(id_2),
      .id_5(!id_4)
  );
  logic id_12;
  always @(id_3 or posedge id_2) begin
    id_4 <= id_1;
  end
  assign id_10[(1)] = id_10;
endmodule
