-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_017 : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln143 : IN STD_LOGIC_VECTOR (3 downto 0);
    indvars_iv31 : IN STD_LOGIC_VECTOR (3 downto 0);
    PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    PKB_ce0 : OUT STD_LOGIC;
    PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    v_101_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_101_out_ap_vld : OUT STD_LOGIC;
    u_74_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
    u_74_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_74_out_o_ap_vld : OUT STD_LOGIC;
    t_out_i : IN STD_LOGIC_VECTOR (3 downto 0);
    t_out_o : OUT STD_LOGIC_VECTOR (3 downto 0);
    t_out_o_ap_vld : OUT STD_LOGIC;
    grp_fu_433_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_433_p_ce : OUT STD_LOGIC;
    grp_fu_437_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_437_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_437_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_437_p_ce : OUT STD_LOGIC;
    grp_fu_441_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_441_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_441_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_441_p_ce : OUT STD_LOGIC;
    grp_fu_445_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_445_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_445_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_445_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln144_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal Montgomery_R2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Montgomery_R2_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln144_reg_641 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_641_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_655 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_665 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_75_fu_263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_699 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_699_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_699_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_111_fu_277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_111_reg_704 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_112_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_112_reg_709 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_113_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_113_reg_714 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_reg_719 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_reg_724 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_729 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_729_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_reg_734 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_reg_734_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_reg_734_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_reg_739 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_744 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_744_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_fu_374_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_reg_750 : STD_LOGIC_VECTOR (32 downto 0);
    signal temp_36_fu_395_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_36_reg_755 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_187_reg_760 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln133_fu_442_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_765 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_765_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_770 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_770_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal u_74_out_load_reg_779 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_529_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_reg_784 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_fu_204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln145_9_fu_215_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln143_cast_fu_159_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal u_fu_610_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_101_fu_78 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_126_fu_454_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal j_fu_82 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln144_fu_194_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j_20 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal PKB_ce0_local : STD_LOGIC;
    signal Montgomery_R2_1_ce0_local : STD_LOGIC;
    signal trunc_ln144_fu_200_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln145_fu_209_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln123_fu_332_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_65_fu_335_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_338_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_66_fu_344_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_329_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_348_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_371_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_78_fu_368_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_77_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_77_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_66_fu_391_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_65_fu_383_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln133_s_fu_431_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln133_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln_fu_424_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_448_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_414_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_460_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_26_fu_466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_472_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_27_fu_478_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_496_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_fu_421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln4_fu_506_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_76_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_fu_544_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_13_fu_548_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_14_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_fu_571_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln147_s_fu_574_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_fu_552_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln147_15_fu_587_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln147_fu_582_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln147_5_fu_592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_132_fu_598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln148_fu_606_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    Montgomery_R2_1_U : component sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Montgomery_R2_1_address0,
        ce0 => Montgomery_R2_1_ce0_local,
        q0 => Montgomery_R2_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    j_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln144_fu_188_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_82 <= add_ln144_fu_194_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_82 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    v_101_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    v_101_fu_78 <= v_017;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    v_101_fu_78 <= v_126_fu_454_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln130_reg_750 <= add_ln130_fu_374_p2;
                    add_ln133_reg_765(63 downto 32) <= add_ln133_fu_442_p2(63 downto 32);
                    add_ln133_reg_765_pp0_iter7_reg(63 downto 32) <= add_ln133_reg_765(63 downto 32);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                icmp_ln144_reg_641_pp0_iter2_reg <= icmp_ln144_reg_641_pp0_iter1_reg;
                icmp_ln144_reg_641_pp0_iter3_reg <= icmp_ln144_reg_641_pp0_iter2_reg;
                icmp_ln144_reg_641_pp0_iter4_reg <= icmp_ln144_reg_641_pp0_iter3_reg;
                icmp_ln144_reg_641_pp0_iter5_reg <= icmp_ln144_reg_641_pp0_iter4_reg;
                icmp_ln144_reg_641_pp0_iter6_reg <= icmp_ln144_reg_641_pp0_iter5_reg;
                tempReg_reg_770 <= tempReg_fu_514_p2;
                tempReg_reg_770_pp0_iter7_reg <= tempReg_reg_770;
                temp_36_reg_755 <= temp_36_fu_395_p2;
                tmp_183_reg_719 <= grp_fu_433_p_dout0(63 downto 32);
                tmp_184_reg_739 <= temp_fu_348_p2(33 downto 32);
                tmp_185_reg_724 <= grp_fu_441_p_dout0(63 downto 32);
                tmp_186_reg_734 <= grp_fu_445_p_dout0(63 downto 32);
                tmp_186_reg_734_pp0_iter4_reg <= tmp_186_reg_734;
                tmp_186_reg_734_pp0_iter5_reg <= tmp_186_reg_734_pp0_iter4_reg;
                tmp_187_reg_760 <= temp_36_fu_395_p2(33 downto 32);
                trunc_ln106_111_reg_704 <= trunc_ln106_111_fu_277_p1;
                trunc_ln106_112_reg_709 <= trunc_ln106_112_fu_281_p1;
                trunc_ln106_113_reg_714 <= trunc_ln106_113_fu_285_p1;
                trunc_ln106_reg_699 <= trunc_ln106_fu_273_p1;
                trunc_ln106_reg_699_pp0_iter4_reg <= trunc_ln106_reg_699;
                trunc_ln106_reg_699_pp0_iter5_reg <= trunc_ln106_reg_699_pp0_iter4_reg;
                trunc_ln106_s_reg_729 <= grp_fu_437_p_dout0(63 downto 32);
                trunc_ln106_s_reg_729_pp0_iter4_reg <= trunc_ln106_s_reg_729;
                trunc_ln125_reg_744 <= trunc_ln125_fu_364_p1;
                trunc_ln125_reg_744_pp0_iter5_reg <= trunc_ln125_reg_744;
                u_74_out_load_reg_779 <= u_74_out_i;
                v_reg_784 <= v_fu_529_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_665 <= PKB_q0(63 downto 32);
                al_reg_655 <= al_fu_225_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_670 <= Montgomery_R2_1_q0(63 downto 32);
                bl_reg_660 <= bl_fu_229_p1;
                icmp_ln144_reg_641 <= icmp_ln144_fu_188_p2;
                icmp_ln144_reg_641_pp0_iter1_reg <= icmp_ln144_reg_641;
            end if;
        end if;
    end process;
    add_ln133_reg_765(31 downto 0) <= "00000000000000000000000000000000";
    add_ln133_reg_765_pp0_iter7_reg(31 downto 0) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Montgomery_R2_1_address0 <= zext_ln145_9_fu_215_p1(3 - 1 downto 0);

    Montgomery_R2_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Montgomery_R2_1_ce0_local <= ap_const_logic_1;
        else 
            Montgomery_R2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    PKB_address0 <= zext_ln145_fu_204_p1(6 - 1 downto 0);
    PKB_ce0 <= PKB_ce0_local;

    PKB_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            PKB_ce0_local <= ap_const_logic_1;
        else 
            PKB_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln123_fu_338_p2 <= std_logic_vector(unsigned(zext_ln123_fu_332_p1) + unsigned(zext_ln123_65_fu_335_p1));
    add_ln130_77_fu_386_p2 <= std_logic_vector(unsigned(trunc_ln106_s_reg_729_pp0_iter4_reg) + unsigned(zext_ln106_77_fu_380_p1));
    add_ln130_fu_374_p2 <= std_logic_vector(unsigned(zext_ln130_fu_371_p1) + unsigned(zext_ln106_78_fu_368_p1));
    add_ln133_fu_442_p2 <= std_logic_vector(unsigned(zext_ln133_fu_438_p1) + unsigned(and_ln_fu_424_p3));
    add_ln144_fu_194_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_20) + unsigned(ap_const_lv4_1));
    al_fu_225_p1 <= PKB_q0(32 - 1 downto 0);
    and_ln133_s_fu_431_p3 <= (tmp_187_reg_760 & ap_const_lv32_0);
    and_ln147_fu_582_p2 <= (xor_ln147_s_fu_574_p3 and add_ln133_reg_765_pp0_iter7_reg);
    and_ln_fu_424_p3 <= (tmp_186_reg_734_pp0_iter5_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln144_fu_188_p2)
    begin
        if (((icmp_ln144_fu_188_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_20_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_20 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_j_20 <= j_fu_82;
        end if; 
    end process;

    bit_sel_fu_558_p3 <= tempReg_reg_770_pp0_iter7_reg(63 downto 63);
    bl_fu_229_p1 <= Montgomery_R2_1_q0(32 - 1 downto 0);
    carry_fu_484_p3 <= xor_ln105_27_fu_478_p2(63 downto 63);
    grp_fu_433_p_ce <= ap_const_logic_1;
    grp_fu_433_p_din0 <= zext_ln105_75_fu_263_p1(32 - 1 downto 0);
    grp_fu_433_p_din1 <= zext_ln105_fu_253_p1(32 - 1 downto 0);
    grp_fu_437_p_ce <= ap_const_logic_1;
    grp_fu_437_p_din0 <= zext_ln112_fu_268_p1(32 - 1 downto 0);
    grp_fu_437_p_din1 <= zext_ln105_fu_253_p1(32 - 1 downto 0);
    grp_fu_441_p_ce <= ap_const_logic_1;
    grp_fu_441_p_din0 <= zext_ln105_75_fu_263_p1(32 - 1 downto 0);
    grp_fu_441_p_din1 <= zext_ln110_fu_258_p1(32 - 1 downto 0);
    grp_fu_445_p_ce <= ap_const_logic_1;
    grp_fu_445_p_din0 <= zext_ln112_fu_268_p1(32 - 1 downto 0);
    grp_fu_445_p_din1 <= zext_ln110_fu_258_p1(32 - 1 downto 0);
    icmp_ln144_fu_188_p2 <= "1" when (ap_sig_allocacmp_j_20 = indvars_iv31) else "0";
    or_ln105_fu_472_p2 <= (xor_ln105_fu_460_p2 or xor_ln105_26_fu_466_p2);
    or_ln147_5_fu_592_p2 <= (xor_ln147_15_fu_587_p2 or and_ln147_fu_582_p2);
    or_ln147_fu_552_p2 <= (xor_ln147_fu_544_p2 or xor_ln147_13_fu_548_p2);
    or_ln4_fu_506_p3 <= (tmp_s_fu_496_p4 & trunc_ln105_fu_421_p1);
    or_ln_fu_448_p3 <= (trunc_ln125_reg_744_pp0_iter5_reg & trunc_ln106_reg_699_pp0_iter5_reg);
    shl_ln_fu_414_p3 <= (trunc_ln125_reg_744_pp0_iter5_reg & ap_const_lv32_0);
    sub_ln145_fu_209_p2 <= std_logic_vector(unsigned(empty) - unsigned(trunc_ln144_fu_200_p1));

    t_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, t_out_i, ap_block_pp0_stage0, ap_loop_init, u_fu_610_p2)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                t_out_o <= ap_const_lv4_0;
            elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                t_out_o <= u_fu_610_p2;
            else 
                t_out_o <= t_out_i;
            end if;
        else 
            t_out_o <= t_out_i;
        end if; 
    end process;


    t_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
            t_out_o_ap_vld <= ap_const_logic_1;
        else 
            t_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tempReg_fu_514_p2 <= std_logic_vector(unsigned(or_ln4_fu_506_p3) + unsigned(zext_ln105_76_fu_492_p1));
    temp_36_fu_395_p2 <= std_logic_vector(unsigned(zext_ln130_66_fu_391_p1) + unsigned(zext_ln130_65_fu_383_p1));
    temp_fu_348_p2 <= std_logic_vector(unsigned(zext_ln123_66_fu_344_p1) + unsigned(zext_ln106_fu_329_p1));
    tmp_132_fu_598_p3 <= or_ln147_5_fu_592_p2(63 downto 63);
    tmp_s_fu_496_p4 <= add_ln133_fu_442_p2(63 downto 32);
    trunc_ln105_fu_421_p1 <= temp_36_reg_755(32 - 1 downto 0);
    trunc_ln106_111_fu_277_p1 <= grp_fu_437_p_dout0(32 - 1 downto 0);
    trunc_ln106_112_fu_281_p1 <= grp_fu_441_p_dout0(32 - 1 downto 0);
    trunc_ln106_113_fu_285_p1 <= grp_fu_445_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_273_p1 <= grp_fu_433_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_364_p1 <= temp_fu_348_p2(32 - 1 downto 0);
    trunc_ln144_fu_200_p1 <= ap_sig_allocacmp_j_20(3 - 1 downto 0);
    trunc_ln147_fu_571_p1 <= tempReg_reg_770_pp0_iter7_reg(63 - 1 downto 0);

    u_74_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, u_74_out_i, v_fu_529_p2, ap_block_pp0_stage0, zext_ln143_cast_fu_159_p1, ap_loop_init)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                u_74_out_o <= zext_ln143_cast_fu_159_p1;
            elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                u_74_out_o <= v_fu_529_p2;
            else 
                u_74_out_o <= u_74_out_i;
            end if;
        else 
            u_74_out_o <= u_74_out_i;
        end if; 
    end process;


    u_74_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
            u_74_out_o_ap_vld <= ap_const_logic_1;
        else 
            u_74_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_fu_610_p2 <= std_logic_vector(unsigned(zext_ln148_fu_606_p1) + unsigned(t_out_i));
    v_101_out <= v_101_fu_78;

    v_101_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln144_reg_641_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (icmp_ln144_reg_641_pp0_iter6_reg = ap_const_lv1_1))) then 
            v_101_out_ap_vld <= ap_const_logic_1;
        else 
            v_101_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    v_126_fu_454_p2 <= std_logic_vector(unsigned(or_ln_fu_448_p3) + unsigned(v_101_fu_78));
    v_fu_529_p2 <= std_logic_vector(unsigned(tempReg_reg_770) + unsigned(u_74_out_i));
    xor_ln105_26_fu_466_p2 <= (v_101_fu_78 xor shl_ln_fu_414_p3);
    xor_ln105_27_fu_478_p2 <= (v_126_fu_454_p2 xor or_ln105_fu_472_p2);
    xor_ln105_fu_460_p2 <= (v_126_fu_454_p2 xor shl_ln_fu_414_p3);
    xor_ln147_13_fu_548_p2 <= (u_74_out_load_reg_779 xor tempReg_reg_770_pp0_iter7_reg);
    xor_ln147_14_fu_565_p2 <= (bit_sel_fu_558_p3 xor ap_const_lv1_1);
    xor_ln147_15_fu_587_p2 <= (v_reg_784 xor or_ln147_fu_552_p2);
    xor_ln147_fu_544_p2 <= (v_reg_784 xor tempReg_reg_770_pp0_iter7_reg);
    xor_ln147_s_fu_574_p3 <= (xor_ln147_14_fu_565_p2 & trunc_ln147_fu_571_p1);
    zext_ln105_75_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_660),64));
    zext_ln105_76_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_484_p3),64));
    zext_ln105_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_655),64));
    zext_ln106_77_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_184_reg_739),32));
    zext_ln106_78_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_185_reg_724),33));
    zext_ln106_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_183_reg_719),34));
    zext_ln110_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_665),64));
    zext_ln112_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_670),64));
    zext_ln123_65_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_111_reg_704),33));
    zext_ln123_66_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_338_p2),34));
    zext_ln123_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_112_reg_709),33));
    zext_ln130_65_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_reg_750),34));
    zext_ln130_66_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_77_fu_386_p2),34));
    zext_ln130_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_113_reg_714),33));
    zext_ln133_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln133_s_fu_431_p3),64));
    zext_ln143_cast_fu_159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln143),64));
    zext_ln145_9_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln145_fu_209_p2),32));
    zext_ln145_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln144_fu_200_p1),32));
    zext_ln148_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_132_fu_598_p3),4));
end behav;
