Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May  4 19:01:57 2025
| Host         : Aditya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        2           
TIMING-18  Warning           Missing input or output delay                       42          
TIMING-20  Warning           Non-clocked latch                                   1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7999)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16039)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7999)
---------------------------
 There are 7997 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vsync (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: photo_debounce_1/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16039)
----------------------------------------------------
 There are 16039 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                  170        0.182        0.000                      0                  170        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                  4.675        0.000                      0                  165        0.182        0.000                      0                  165        4.500        0.000                       0                    83  
clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   37.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_100MHz                4.819        0.000                      0                   12        0.586        0.000                      0                   12  
clk_100MHz          clk_out1_clk_wiz_0        3.186        0.000                      0                    5        0.969        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_100MHz                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_100MHz          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.180ns (25.477%)  route 3.452ns (74.523%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.300     9.104    photo_fsm/read_addr_0
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.116     9.220 r  photo_fsm/read_addr[8]_i_1/O
                         net (fo=2, routed)           0.542     9.762    photo_fsm/read_addr[8]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.633    14.437    photo_fsm/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.180ns (25.477%)  route 3.452ns (74.523%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.300     9.104    photo_fsm/read_addr_0
    SLICE_X6Y56          LUT2 (Prop_lut2_I0_O)        0.116     9.220 r  photo_fsm/read_addr[8]_i_1/O
                         net (fo=2, routed)           0.542     9.762    photo_fsm/read_addr[8]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.633    14.437    photo_fsm/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.064ns (25.105%)  route 3.174ns (74.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.565     9.369    photo_fsm/read_addr_0
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[0]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    14.868    photo_fsm/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.064ns (25.105%)  route 3.174ns (74.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.565     9.369    photo_fsm/read_addr_0
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[2]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    14.868    photo_fsm/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.064ns (25.105%)  route 3.174ns (74.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.565     9.369    photo_fsm/read_addr_0
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[3]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.205    14.868    photo_fsm/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.342%)  route 3.135ns (74.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.526     9.329    photo_fsm/read_addr_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.865    photo_fsm/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.342%)  route 3.135ns (74.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.526     9.329    photo_fsm/read_addr_0
    SLICE_X5Y55          FDRE                                         r  photo_fsm/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X5Y55          FDRE                                         r  photo_fsm/read_addr_reg[6]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.865    photo_fsm/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.342%)  route 3.135ns (74.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.526     9.329    photo_fsm/read_addr_0
    SLICE_X5Y55          FDRE                                         r  photo_fsm/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X5Y55          FDRE                                         r  photo_fsm/read_addr_reg[7]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.865    photo_fsm/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.064ns (25.342%)  route 3.135ns (74.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.526     9.329    photo_fsm/read_addr_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/C
                         clock pessimism              0.270    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y55          FDRE (Setup_fdre_C_CE)      -0.205    14.865    photo_fsm/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.188ns (26.903%)  route 3.228ns (73.097%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.623     5.131    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=7, routed)           1.057     6.644    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  photo_fsm/FSM_sequential_rstate[1]_i_3/O
                         net (fo=1, routed)           0.799     7.567    photo_fsm/FSM_sequential_rstate[1]_i_3_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.152     7.719 r  photo_fsm/FSM_sequential_rstate[1]_i_2/O
                         net (fo=2, routed)           0.752     8.472    photo_fsm/FSM_sequential_rstate[1]_i_2_n_0
    SLICE_X6Y56          LUT4 (Prop_lut4_I3_O)        0.332     8.804 r  photo_fsm/read_addr[8]_i_2/O
                         net (fo=11, routed)          0.619     9.423    photo_fsm/read_addr_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I2_O)        0.124     9.547 r  photo_fsm/read_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.547    photo_fsm/read_addr[1]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/C
                         clock pessimism              0.295    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.029    15.124    photo_fsm/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.969%)  route 0.100ns (35.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_fsm/read_addr_reg[0]/Q
                         net (fo=8, routed)           0.100     1.701    photo_fsm/read_addr_reg_n_0_[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I0_O)        0.045     1.746 r  photo_fsm/read_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    photo_fsm/read_addr[1]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091     1.563    photo_fsm/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 photo_debounce_2/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_debounce_2/clk_100MHz
    SLICE_X6Y54          FDRE                                         r  photo_debounce_2/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.148     1.607 r  photo_debounce_2/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.681    photo_debounce_2/ff2
    SLICE_X6Y54          LUT4 (Prop_lut4_I1_O)        0.098     1.779 r  photo_debounce_2/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    photo_debounce_2/q_i_1__0_n_0
    SLICE_X6Y54          FDRE                                         r  photo_debounce_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_debounce_2/clk_100MHz
    SLICE_X6Y54          FDRE                                         r  photo_debounce_2/q_reg/C
                         clock pessimism             -0.516     1.459    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.120     1.579    photo_debounce_2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_fsm/read_addr_reg[1]/Q
                         net (fo=6, routed)           0.131     1.732    photo_fsm/read_addr_reg_n_0_[1]
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.048     1.780 r  photo_fsm/read_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    photo_fsm/read_addr[3]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[3]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.107     1.579    photo_fsm/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X5Y56          FDRE                                         r  photo_fsm/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_fsm/read_addr_reg[1]/Q
                         net (fo=6, routed)           0.131     1.732    photo_fsm/read_addr_reg_n_0_[1]
    SLICE_X4Y56          LUT4 (Prop_lut4_I2_O)        0.045     1.777 r  photo_fsm/read_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    photo_fsm/read_addr[2]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[2]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.091     1.563    photo_fsm/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/photo_taken_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.763%)  route 0.148ns (51.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.432    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.148     1.722    photo_fsm/take_photo
    SLICE_X12Y56         FDRE                                         r  photo_fsm/photo_taken_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X12Y56         FDRE                                         r  photo_fsm/photo_taken_reg/C
                         clock pessimism             -0.502     1.445    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.059     1.504    photo_fsm/photo_taken_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X5Y55          FDRE                                         r  photo_fsm/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  photo_fsm/read_addr_reg[6]/Q
                         net (fo=5, routed)           0.141     1.742    photo_fsm/read_addr_reg_n_0_[6]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  photo_fsm/read_addr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.787    photo_fsm/read_addr[8]_i_3_n_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[8]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.091     1.563    photo_fsm/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.709%)  route 0.129ns (36.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.459    photo_fsm/clk_100MHz
    SLICE_X4Y56          FDRE                                         r  photo_fsm/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.128     1.587 r  photo_fsm/read_addr_reg[3]/Q
                         net (fo=4, routed)           0.129     1.717    photo_fsm/read_addr_reg_n_0_[3]
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.099     1.816 r  photo_fsm/read_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    photo_fsm/read_addr[5]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.861     1.975    photo_fsm/clk_100MHz
    SLICE_X4Y55          FDRE                                         r  photo_fsm/read_addr_reg[5]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.092     1.567    photo_fsm/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_fsm/non_zero_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/non_zero_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.087%)  route 0.158ns (45.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/non_zero_count_reg[4]/Q
                         net (fo=13, routed)          0.158     1.757    photo_fsm/non_zero_count_reg_n_0_[4]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  photo_fsm/non_zero_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    photo_fsm/non_zero_count[4]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[4]/C
                         clock pessimism             -0.516     1.458    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.092     1.550    photo_fsm/non_zero_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_debounce_2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.592     1.460    photo_debounce_2/clk_100MHz
    SLICE_X7Y51          FDRE                                         r  photo_debounce_2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  photo_debounce_2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.710    photo_debounce_2/counter_reg_n_0_[3]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  photo_debounce_2/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.818    photo_debounce_2/counter_reg[0]_i_3__0_n_4
    SLICE_X7Y51          FDRE                                         r  photo_debounce_2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.863     1.976    photo_debounce_2/clk_100MHz
    SLICE_X7Y51          FDRE                                         r  photo_debounce_2/counter_reg[3]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.565    photo_debounce_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_debounce_2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.592     1.460    photo_debounce_2/clk_100MHz
    SLICE_X7Y52          FDRE                                         r  photo_debounce_2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  photo_debounce_2/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.710    photo_debounce_2/counter_reg_n_0_[7]
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  photo_debounce_2/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.818    photo_debounce_2/counter_reg[4]_i_1__0_n_4
    SLICE_X7Y52          FDRE                                         r  photo_debounce_2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.863     1.976    photo_debounce_2/clk_100MHz
    SLICE_X7Y52          FDRE                                         r  photo_debounce_2/counter_reg[7]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.105     1.565    photo_debounce_2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53    hex_pixel_left/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    hex_pixel_left/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    hex_pixel_left/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    hex_pixel_left/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    hex_pixel_left/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    hex_pixel_left/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    hex_pixel_left/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    hex_pixel_left/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53    hex_pixel_left/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    hex_pixel_left/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y53    hex_pixel_left/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    hex_pixel_left/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    hex_pixel_left/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.378ns (17.695%)  route 6.409ns (82.305%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.970     8.239    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.363 r  photo_fsm/non_zero_count[8]_i_1/O
                         net (fo=2, routed)           1.023     9.386    photo_fsm/non_zero_count[8]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.202    14.634    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.205    photo_fsm/non_zero_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.378ns (17.695%)  route 6.409ns (82.305%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.970     8.239    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.363 r  photo_fsm/non_zero_count[8]_i_1/O
                         net (fo=2, routed)           1.023     9.386    photo_fsm/non_zero_count[8]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.202    14.634    
    SLICE_X3Y59          FDRE (Setup_fdre_C_R)       -0.429    14.205    photo_fsm/non_zero_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 1.254ns (17.613%)  route 5.866ns (82.387%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.449     8.718    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.837    photo_fsm/clk_100MHz
    SLICE_X3Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[6]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.202    14.635    
    SLICE_X3Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.430    photo_fsm/non_zero_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 1.378ns (18.689%)  route 5.995ns (81.311%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.579     8.848    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.124     8.972 r  photo_fsm/non_zero_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.972    photo_fsm/non_zero_count[1]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.837    photo_fsm/clk_100MHz
    SLICE_X2Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[1]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.202    14.635    
    SLICE_X2Y58          FDRE (Setup_fdre_C_D)        0.077    14.712    photo_fsm/non_zero_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.254ns (17.744%)  route 5.813ns (82.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.397     8.666    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.202    14.634    
    SLICE_X3Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.429    photo_fsm/non_zero_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.254ns (17.744%)  route 5.813ns (82.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.397     8.666    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.836    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
                         clock pessimism              0.000    14.836    
                         clock uncertainty           -0.202    14.634    
    SLICE_X3Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.429    photo_fsm/non_zero_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.378ns (18.875%)  route 5.923ns (81.125%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.506     8.775    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.124     8.899 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.899    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505    14.834    photo_fsm/clk_100MHz
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
                         clock pessimism              0.000    14.834    
                         clock uncertainty           -0.202    14.632    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    14.663    photo_fsm/non_zero_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.254ns (17.859%)  route 5.768ns (82.141%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.351     8.620    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X4Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505    14.834    photo_fsm/clk_100MHz
    SLICE_X4Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[3]/C
                         clock pessimism              0.000    14.834    
                         clock uncertainty           -0.202    14.632    
    SLICE_X4Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.427    photo_fsm/non_zero_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.254ns (18.130%)  route 5.663ns (81.870%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.246     8.515    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X6Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505    14.834    photo_fsm/clk_100MHz
    SLICE_X6Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[2]/C
                         clock pessimism              0.000    14.834    
                         clock uncertainty           -0.202    14.632    
    SLICE_X6Y59          FDRE (Setup_fdre_C_CE)      -0.169    14.463    photo_fsm/non_zero_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 1.254ns (18.296%)  route 5.600ns (81.704%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.982     4.463    photo_fsm/douta[2]
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.587 r  photo_fsm/non_zero_count[8]_i_8/O
                         net (fo=1, routed)           1.058     5.644    photo_fsm/non_zero_count[8]_i_8_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.768 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           1.377     7.145    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.269 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          1.184     8.453    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.506    14.835    photo_fsm/clk_100MHz
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[0]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.202    14.633    
    SLICE_X5Y58          FDRE (Setup_fdre_C_CE)      -0.205    14.428    photo_fsm/non_zero_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  5.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.294ns (13.840%)  route 1.830ns (86.160%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.438     2.723    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[0]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X5Y58          FDRE (Hold_fdre_C_CE)       -0.039     2.137    photo_fsm/non_zero_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.294ns (13.840%)  route 1.830ns (86.160%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.438     2.723    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X5Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[4]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X5Y58          FDRE (Hold_fdre_C_CE)       -0.039     2.137    photo_fsm/non_zero_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.294ns (13.840%)  route 1.830ns (86.160%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.438     2.723    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X4Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X4Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X4Y58          FDRE (Hold_fdre_C_CE)       -0.039     2.137    photo_fsm/non_zero_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.294ns (13.555%)  route 1.875ns (86.445%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.482     2.768    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X6Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X6Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[2]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X6Y59          FDRE (Hold_fdre_C_CE)       -0.016     2.160    photo_fsm/non_zero_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.339ns (14.589%)  route 1.985ns (85.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.592     2.878    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.045     2.923 r  photo_fsm/non_zero_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.923    photo_fsm/non_zero_count[1]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     1.976    photo_fsm/clk_100MHz
    SLICE_X2Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.202     2.178    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.120     2.298    photo_fsm/non_zero_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.339ns (14.471%)  route 2.004ns (85.529%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.611     2.897    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I3_O)        0.045     2.942 r  photo_fsm/non_zero_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.942    photo_fsm/non_zero_count[9]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.092     2.268    photo_fsm/non_zero_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.294ns (13.214%)  route 1.931ns (86.786%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.538     2.824    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X4Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.974    photo_fsm/clk_100MHz
    SLICE_X4Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[3]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.202     2.176    
    SLICE_X4Y59          FDRE (Hold_fdre_C_CE)       -0.039     2.137    photo_fsm/non_zero_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.294ns (13.187%)  route 1.935ns (86.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.543     2.828    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     1.976    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.202     2.178    
    SLICE_X3Y59          FDRE (Hold_fdre_C_CE)       -0.039     2.139    photo_fsm/non_zero_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.294ns (13.187%)  route 1.935ns (86.813%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.543     2.828    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     1.976    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[8]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.202     2.178    
    SLICE_X3Y59          FDRE (Hold_fdre_C_CE)       -0.039     2.139    photo_fsm/non_zero_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/non_zero_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.294ns (13.055%)  route 1.958ns (86.945%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.826     1.629    photo_fsm/douta[12]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.674 r  photo_fsm/non_zero_count[8]_i_5/O
                         net (fo=1, routed)           0.567     2.241    photo_fsm/non_zero_count[8]_i_5_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  photo_fsm/non_zero_count[8]_i_2/O
                         net (fo=11, routed)          0.565     2.851    photo_fsm/non_zero_count[8]_i_2_n_0
    SLICE_X3Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     1.976    photo_fsm/clk_100MHz
    SLICE_X3Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[6]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.202     2.178    
    SLICE_X3Y58          FDRE (Hold_fdre_C_CE)       -0.039     2.139    photo_fsm/non_zero_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 photo_fsm/bram_addr_debug_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.186ns  (logic 0.805ns (36.823%)  route 1.381ns (63.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    5.130ns = ( 35.130 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.622    35.130    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/bram_addr_debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478    35.608 r  photo_fsm/bram_addr_debug_reg[0]/Q
                         net (fo=2, routed)           0.926    36.534    photo_fsm/read_addr
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.327    36.861 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.455    37.316    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474    41.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.202    41.272    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    40.502    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.502    
                         arrival time                         -37.316    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.522ns  (logic 0.773ns (30.655%)  route 1.749ns (69.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    5.130ns = ( 35.130 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.622    35.130    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478    35.608 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           1.197    36.805    cam_inst/read_mode
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.295    37.100 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.551    37.651    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474    41.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.202    41.272    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    40.912    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                         -37.651    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.332ns  (logic 0.773ns (33.146%)  route 1.559ns (66.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    5.130ns = ( 35.130 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.622    35.130    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478    35.608 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           1.197    36.805    cam_inst/read_mode
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.295    37.100 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.362    37.462    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474    41.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.202    41.272    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.829    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.829    
                         arrival time                         -37.462    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        1.990ns  (logic 0.773ns (38.843%)  route 1.217ns (61.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    5.130ns = ( 35.130 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.622    35.130    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478    35.608 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.667    36.275    cam_inst/read_mode
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.295    36.570 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.550    37.120    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474    41.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.202    41.272    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    40.740    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.740    
                         arrival time                         -37.120    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        1.979ns  (logic 0.773ns (39.068%)  route 1.206ns (60.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 41.474 - 40.000 ) 
    Source Clock Delay      (SCD):    5.130ns = ( 35.130 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.622    35.130    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478    35.608 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.667    36.275    cam_inst/read_mode
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.295    36.570 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.538    37.108    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474    41.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.474    
                         clock uncertainty           -0.202    41.272    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    40.740    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.740    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  3.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.249ns (35.349%)  route 0.455ns (64.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.301     1.908    photo_fsm/read_mode
    SLICE_X8Y57          LUT3 (Prop_lut3_I2_O)        0.101     2.009 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.154     2.163    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.117     1.194    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.246ns (34.790%)  route 0.461ns (65.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.606 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.301     1.908    cam_inst/read_mode
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.098     2.006 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.160     2.165    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089     1.166    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.246ns (31.576%)  route 0.533ns (68.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.606 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.301     1.908    cam_inst/read_mode
    SLICE_X8Y57          LUT2 (Prop_lut2_I1_O)        0.098     2.006 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.232     2.237    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.089     1.166    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.246ns (26.971%)  route 0.666ns (73.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.495     2.102    cam_inst/read_mode
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.098     2.200 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.171     2.370    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.173    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.246ns (25.294%)  route 0.727ns (74.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X6Y57          FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.148     1.606 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.495     2.102    cam_inst/read_mode
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.098     2.200 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.231     2.431    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.202     1.077    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.146    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  1.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16032 Endpoints
Min Delay         16032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        82.653ns  (logic 33.909ns (41.026%)  route 48.744ns (58.974%))
  Logic Levels:           117  (CARRY4=91 FDRE=1 LUT3=12 LUT4=3 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.541    71.762    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.367    72.129 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    72.129    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.679 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.679    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.793 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.793    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.907 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.907    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.200 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.161    74.362    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X1Y64          LUT6 (Prop_lut6_I4_O)        0.373    74.735 r  cam_inst/bram_din_cam[3]_i_7/O
                         net (fo=1, routed)           0.000    74.735    cam_inst/bram_din_cam[3]_i_7_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.285 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.285    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.578 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.994    76.571    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.373    76.944 r  cam_inst/bram_din_cam[2]_i_13/O
                         net (fo=1, routed)           0.000    76.944    cam_inst/bram_din_cam[2]_i_13_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.476 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.476    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.590 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.590    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    77.883 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.237    79.120    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.373    79.493 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    79.493    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.043 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.043    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.157 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.157    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.271    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    80.564 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          0.950    81.513    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X2Y65          LUT4 (Prop_lut4_I2_O)        0.373    81.886 r  cam_inst/bram_din_cam[0]_i_15/O
                         net (fo=1, routed)           0.000    81.886    cam_inst/bram_din_cam[0]_i_15_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.419 r  cam_inst/bram_din_cam_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    82.419    cam_inst/bram_din_cam_reg[0]_i_7_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.536 r  cam_inst/bram_din_cam_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.536    cam_inst/bram_din_cam_reg[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.653 r  cam_inst/bram_din_cam_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.653    cam_inst/bram_din_cam_reg[0]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  cam_inst/bram_din_cam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        80.564ns  (logic 32.769ns (40.675%)  route 47.795ns (59.325%))
  Logic Levels:           113  (CARRY4=88 FDRE=1 LUT3=12 LUT4=2 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.541    71.762    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.367    72.129 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    72.129    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.679 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.679    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.793 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.793    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.907 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.907    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.200 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.161    74.362    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X1Y64          LUT6 (Prop_lut6_I4_O)        0.373    74.735 r  cam_inst/bram_din_cam[3]_i_7/O
                         net (fo=1, routed)           0.000    74.735    cam_inst/bram_din_cam[3]_i_7_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.285 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.285    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.578 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.994    76.571    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.373    76.944 r  cam_inst/bram_din_cam[2]_i_13/O
                         net (fo=1, routed)           0.000    76.944    cam_inst/bram_din_cam[2]_i_13_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.476 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.476    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.590 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.590    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    77.883 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.237    79.120    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.373    79.493 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    79.493    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.043 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    80.043    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.157 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    80.157    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.271 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.271    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    80.564 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          0.000    80.564    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X4Y66          FDRE                                         r  cam_inst/bram_din_cam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        77.883ns  (logic 31.325ns (40.221%)  route 46.558ns (59.779%))
  Logic Levels:           108  (CARRY4=84 FDRE=1 LUT3=11 LUT4=2 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.541    71.762    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.367    72.129 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    72.129    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.679 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.679    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.793 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.793    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.907 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.907    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.200 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.161    74.362    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X1Y64          LUT6 (Prop_lut6_I4_O)        0.373    74.735 r  cam_inst/bram_din_cam[3]_i_7/O
                         net (fo=1, routed)           0.000    74.735    cam_inst/bram_din_cam[3]_i_7_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.285 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.285    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.578 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.994    76.571    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.373    76.944 r  cam_inst/bram_din_cam[2]_i_13/O
                         net (fo=1, routed)           0.000    76.944    cam_inst/bram_din_cam[2]_i_13_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.476 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.476    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.590 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.590    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    77.883 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          0.000    77.883    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X3Y65          FDRE                                         r  cam_inst/bram_din_cam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.578ns  (logic 30.013ns (39.712%)  route 45.565ns (60.288%))
  Logic Levels:           104  (CARRY4=81 FDRE=1 LUT3=11 LUT4=2 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.541    71.762    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.367    72.129 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    72.129    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.679 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.679    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.793 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.793    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.907 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.907    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.200 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.161    74.362    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X1Y64          LUT6 (Prop_lut6_I4_O)        0.373    74.735 r  cam_inst/bram_din_cam[3]_i_7/O
                         net (fo=1, routed)           0.000    74.735    cam_inst/bram_din_cam[3]_i_7_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.285 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.285    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.578 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.000    75.578    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X1Y65          FDRE                                         r  cam_inst/bram_din_cam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.200ns  (logic 28.797ns (39.340%)  route 44.403ns (60.660%))
  Logic Levels:           101  (CARRY4=79 FDRE=1 LUT3=11 LUT4=2 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.541    71.762    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.367    72.129 r  cam_inst/bram_din_cam[4]_i_16/O
                         net (fo=1, routed)           0.000    72.129    cam_inst/bram_din_cam[4]_i_16_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.679 r  cam_inst/bram_din_cam_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.679    cam_inst/bram_din_cam_reg[4]_i_9_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.793 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    72.793    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.907 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.907    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.200 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          0.000    73.200    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X0Y63          FDRE                                         r  cam_inst/bram_din_cam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.222ns  (logic 27.359ns (38.961%)  route 42.863ns (61.039%))
  Logic Levels:           96  (CARRY4=75 FDRE=1 LUT3=10 LUT4=2 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.219    69.035    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.373    69.408 r  cam_inst/bram_din_cam[5]_i_7/O
                         net (fo=1, routed)           0.000    69.408    cam_inst/bram_din_cam[5]_i_7_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.941 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.941    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    70.222 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          0.000    70.222    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X2Y63          FDRE                                         r  cam_inst/bram_din_cam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.816ns  (logic 26.172ns (38.593%)  route 41.644ns (61.407%))
  Logic Levels:           93  (CARRY4=73 FDRE=1 LUT3=10 LUT4=2 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.504    66.524    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.373    66.897 r  cam_inst/bram_din_cam[6]_i_15/O
                         net (fo=1, routed)           0.000    66.897    cam_inst/bram_din_cam[6]_i_15_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.295 r  cam_inst/bram_din_cam_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.295    cam_inst/bram_din_cam_reg[6]_i_9_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.409 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.409    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.523 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.523    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.816 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          0.000    67.816    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X4Y62          FDRE                                         r  cam_inst/bram_din_cam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.020ns  (logic 24.880ns (38.265%)  route 40.140ns (61.735%))
  Logic Levels:           88  (CARRY4=69 FDRE=1 LUT3=10 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.333    63.696    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X5Y61          LUT3 (Prop_lut3_I0_O)        0.367    64.063 r  cam_inst/bram_din_cam[7]_i_12/O
                         net (fo=1, routed)           0.000    64.063    cam_inst/bram_din_cam[7]_i_12_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.613 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.613    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.727 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.727    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.020 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.000    65.020    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X5Y63          FDRE                                         r  cam_inst/bram_din_cam_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.363ns  (logic 23.556ns (37.772%)  route 38.807ns (62.228%))
  Logic Levels:           84  (CARRY4=66 FDRE=1 LUT3=9 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.220    61.004    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X6Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    61.848 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.848    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.965 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.965    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.082 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.082    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.363 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.000    62.363    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X6Y64          FDRE                                         r  cam_inst/bram_din_cam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.785ns  (logic 22.197ns (37.128%)  route 37.588ns (62.872%))
  Logic Levels:           80  (CARRY4=62 FDRE=1 LUT3=9 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE                         0.000     0.000 r  cam_inst/count_reg[2]/C
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[2]/Q
                         net (fo=111, routed)         7.928     8.446    cam_inst/count[2]
    SLICE_X28Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.570 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         8.947    17.517    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X15Y65         LUT3 (Prop_lut3_I0_O)        0.124    17.641 r  cam_inst/bram_din_cam[15]_i_174/O
                         net (fo=1, routed)           0.000    17.641    cam_inst/bram_din_cam[15]_i_174_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.042 r  cam_inst/bram_din_cam_reg[15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    18.042    cam_inst/bram_din_cam_reg[15]_i_151_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.156 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.556    19.712    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.124    19.836 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    19.836    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.386 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    20.386    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.500    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.614 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    20.614    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.885 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.035    21.920    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.373    22.293 r  cam_inst/bram_din_cam[15]_i_145/O
                         net (fo=1, routed)           0.000    22.293    cam_inst/bram_din_cam[15]_i_145_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.806 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.806    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.923 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.923    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.177 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.349    24.526    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X13Y59         LUT5 (Prop_lut5_I3_O)        0.367    24.893 r  cam_inst/bram_din_cam[15]_i_130/O
                         net (fo=1, routed)           0.000    24.893    cam_inst/bram_din_cam[15]_i_130_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.294 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    25.294    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.408    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.522 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.522    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.793 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.666    27.459    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X12Y57         LUT5 (Prop_lut5_I3_O)        0.373    27.832 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    27.832    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.208 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    28.208    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.325 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    28.325    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.442 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    28.442    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.696 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.246    29.942    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.367    30.309 r  cam_inst/bram_din_cam[15]_i_96/O
                         net (fo=1, routed)           0.000    30.309    cam_inst/bram_din_cam[15]_i_96_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.842 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.842    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.959 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    30.959    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.213 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.247    32.461    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X11Y60         LUT3 (Prop_lut3_I0_O)        0.367    32.828 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    32.828    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.378 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    33.378    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.492 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.492    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.606 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.606    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.877 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.213    35.090    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X9Y61          LUT5 (Prop_lut5_I3_O)        0.373    35.463 r  cam_inst/bram_din_cam[15]_i_66/O
                         net (fo=1, routed)           0.000    35.463    cam_inst/bram_din_cam[15]_i_66_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.864 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    35.864    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.978 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.978    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.092 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.092    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          1.232    37.595    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X10Y62         LUT3 (Prop_lut3_I0_O)        0.373    37.968 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    37.968    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.501 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.501    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.618 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.618    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.735 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.735    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.989 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.154    40.144    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X14Y66         LUT3 (Prop_lut3_I0_O)        0.367    40.511 r  cam_inst/bram_din_cam[15]_i_29/O
                         net (fo=1, routed)           0.000    40.511    cam_inst/bram_din_cam[15]_i_29_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.044 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.044    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.161 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.161    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.415 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          1.376    42.791    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X13Y65         LUT5 (Prop_lut5_I3_O)        0.367    43.158 r  cam_inst/bram_din_cam[15]_i_33/O
                         net (fo=1, routed)           0.000    43.158    cam_inst/bram_din_cam[15]_i_33_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.559 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.559    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.673 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.673    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.787 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.787    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    44.080 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          0.783    44.864    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X12Y68         LUT3 (Prop_lut3_I0_O)        0.373    45.237 r  cam_inst/bram_din_cam[14]_i_12/O
                         net (fo=1, routed)           0.000    45.237    cam_inst/bram_din_cam[14]_i_12_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.770 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.770    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.887 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.887    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    46.168 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.488    47.656    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.367    48.023 r  cam_inst/bram_din_cam[13]_i_16/O
                         net (fo=1, routed)           0.000    48.023    cam_inst/bram_din_cam[13]_i_16_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.556 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.556    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.673 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.673    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.790 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.790    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    49.071 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.352    50.423    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X9Y66          LUT4 (Prop_lut4_I2_O)        0.367    50.790 r  cam_inst/bram_din_cam[12]_i_15/O
                         net (fo=1, routed)           0.000    50.790    cam_inst/bram_din_cam[12]_i_15_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    51.188 r  cam_inst/bram_din_cam_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.188    cam_inst/bram_din_cam_reg[12]_i_9_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.302 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.302    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.416 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.416    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    51.709 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.010    52.718    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.373    53.091 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    53.091    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.624 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.624    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.741 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.741    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.858 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.858    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.139 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.525    55.665    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X6Y65          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    56.503 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.503    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.620 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.620    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.737 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.737    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    57.018 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.478    58.496    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.367    58.863 r  cam_inst/bram_din_cam[9]_i_14/O
                         net (fo=1, routed)           0.000    58.863    cam_inst/bram_din_cam[9]_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.264 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.264    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.378 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.378    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.492 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.492    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.785 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          0.000    59.785    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X7Y66          FDRE                                         r  cam_inst/bram_din_cam_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[4]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[4]/Q
                         net (fo=1, routed)           0.087     0.228    cam_inst_n_14
    SLICE_X1Y63          FDRE                                         r  latched_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.234%)  route 0.158ns (52.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[6]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[6]/Q
                         net (fo=1, routed)           0.158     0.299    cam_inst_n_12
    SLICE_X4Y63          FDRE                                         r  latched_pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (51.995%)  route 0.151ns (48.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[8]/Q
                         net (fo=1, routed)           0.151     0.315    cam_inst_n_10
    SLICE_X6Y66          FDRE                                         r  latched_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE                         0.000     0.000 r  cam_inst/drawY_reg[0]/C
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawY_reg[0]/Q
                         net (fo=10, routed)          0.133     0.274    cam_inst/drawY_reg[0]
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.045     0.319 r  cam_inst/drawY[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    cam_inst/p_0_in__0[1]
    SLICE_X41Y88         FDCE                                         r  cam_inst/drawY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.501%)  route 0.174ns (51.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[10]/C
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[10]/Q
                         net (fo=1, routed)           0.174     0.338    cam_inst_n_8
    SLICE_X3Y67          FDRE                                         r  latched_pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.233%)  route 0.157ns (45.767%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  cam_inst/drawX_reg[0]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[0]/Q
                         net (fo=8, routed)           0.157     0.298    cam_inst/drawX_reg__0[0]
    SLICE_X40Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  cam_inst/drawX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    cam_inst/p_0_in[5]
    SLICE_X40Y89         FDCE                                         r  cam_inst/drawX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.040%)  route 0.185ns (52.960%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.185     0.349    bram_din
    SLICE_X3Y66          FDRE                                         r  latched_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawY_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE                         0.000     0.000 r  cam_inst/drawY_reg[2]/C
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cam_inst/drawY_reg[2]/Q
                         net (fo=8, routed)           0.105     0.253    cam_inst/drawY_reg[2]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.098     0.351 r  cam_inst/drawY[6]_i_1/O
                         net (fo=1, routed)           0.000     0.351    cam_inst/p_0_in__0[6]
    SLICE_X38Y88         FDCE                                         r  cam_inst/drawY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/frame_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/frame_done_reg/Q
                         net (fo=3, routed)           0.168     0.309    cam_inst/LED_OBUF[0]
    SLICE_X39Y89         LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  cam_inst/frame_done_i_1/O
                         net (fo=1, routed)           0.000     0.351    cam_inst/frame_done_i_1_n_0
    SLICE_X39Y89         FDRE                                         r  cam_inst/frame_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.525%)  route 0.179ns (49.475%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE                         0.000     0.000 r  cam_inst/drawX_reg[3]/C
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[3]/Q
                         net (fo=5, routed)           0.179     0.320    cam_inst/drawX_reg__0[3]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.042     0.362 r  cam_inst/drawX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    cam_inst/drawX[4]_i_1_n_0
    SLICE_X39Y88         FDCE                                         r  cam_inst/drawX_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 3.682ns (33.789%)  route 7.214ns (66.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.134    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.652 f  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          2.204     7.856    hex_pixel_left/p_0_in[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I4_O)        0.124     7.980 r  hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.808     8.788    hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     8.912 r  hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.202    13.114    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.030 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.030    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 3.805ns (35.074%)  route 7.043ns (64.926%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.133    hex_pixel_left/clk_100MHz
    SLICE_X2Y57          FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=36, routed)          1.456     7.107    hex_pixel_left/p_0_in[1]
    SLICE_X6Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.231 f  hex_pixel_left/hex_grid_left_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.822     8.053    photo_fsm/hex_grid_right_OBUF[0]
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     8.177 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.009     9.186    photo_fsm/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.124     9.310 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.756    13.066    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.980 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.980    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 3.671ns (33.954%)  route 7.140ns (66.046%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.134    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          2.514     8.165    hex_pixel_left/p_0_in[0]
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.820     9.110    hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_5_n_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I3_O)        0.124     9.234 r  hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.806    13.040    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.944 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.944    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.629ns  (logic 3.666ns (34.489%)  route 6.963ns (65.511%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.134    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.652 f  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          2.219     7.871    hex_pixel_left/p_0_in[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.995 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.838     8.833    hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.957 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.906    12.863    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.763 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.763    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 3.674ns (34.989%)  route 6.826ns (65.011%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.134    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.652 f  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          2.221     7.873    hex_pixel_left/p_0_in[0]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.997 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.848     8.845    hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.124     8.969 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.757    12.726    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.634 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.634    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 4.034ns (39.466%)  route 6.188ns (60.534%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.133    hex_pixel_left/clk_100MHz
    SLICE_X2Y57          FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=36, routed)          1.456     7.107    hex_pixel_left/p_0_in[1]
    SLICE_X6Y60          LUT2 (Prop_lut2_I1_O)        0.146     7.253 f  hex_pixel_left/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.551     7.804    photo_fsm/hex_grid_right_OBUF[1]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.328     8.132 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.452     8.584    photo_fsm/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.708 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.729    12.437    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.355 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.355    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 3.672ns (36.959%)  route 6.262ns (63.041%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.133    hex_pixel_left/clk_100MHz
    SLICE_X2Y57          FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=36, routed)          1.325     6.976    photo_fsm/p_0_in[1]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.100 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.872     7.972    photo_fsm/hex_seg_right_OBUF[6]_inst_i_3_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.096 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.065    12.161    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    15.067 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.067    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.930ns  (logic 4.014ns (40.416%)  route 5.917ns (59.584%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.133    hex_pixel_left/clk_100MHz
    SLICE_X2Y57          FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=36, routed)          1.456     7.107    hex_pixel_left/p_0_in[1]
    SLICE_X6Y60          LUT2 (Prop_lut2_I1_O)        0.146     7.253 f  hex_pixel_left/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.666     7.919    photo_fsm/hex_grid_right_OBUF[1]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.328     8.247 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.407     8.654    photo_fsm/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.388    12.166    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.063 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.063    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 3.878ns (39.086%)  route 6.044ns (60.914%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.134    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          2.053     7.705    hex_pixel_left/p_0_in[0]
    SLICE_X4Y68          MUXF7 (Prop_muxf7_S_O)       0.276     7.981 r  hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.991    11.972    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.084    15.056 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.056    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 3.946ns (40.186%)  route 5.874ns (59.814%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.133    hex_pixel_left/clk_100MHz
    SLICE_X2Y57          FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     5.651 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=36, routed)          1.892     7.543    hex_pixel_left/p_0_in[1]
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.124     7.667 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.667    hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y66          MUXF7 (Prop_muxf7_I0_O)      0.212     7.879 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.982    11.861    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.092    14.953 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.953    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.405%)  route 0.355ns (65.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.432    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.144     1.718    photo_debounce_1/take_photo
    SLICE_X13Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.763 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.210     1.973    cam_inst/photo_active_reg_C_0
    SLICE_X13Y55         FDCE                                         f  cam_inst/photo_active_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.189ns (32.440%)  route 0.394ns (67.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.432    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.174     1.748    photo_debounce_1/take_photo
    SLICE_X13Y56         LUT2 (Prop_lut2_I0_O)        0.048     1.796 f  photo_debounce_1/photo_active_reg_LDC_i_1/O
                         net (fo=2, routed)           0.219     2.015    cam_inst/photo_active_reg_P_0
    SLICE_X13Y54         FDPE                                         f  cam_inst/photo_active_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.287%)  route 0.408ns (68.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.432    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.144     1.718    photo_debounce_1/take_photo
    SLICE_X13Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.763 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.264     2.027    cam_inst/photo_active_reg_C_0
    SLICE_X12Y54         LDCE                                         f  cam_inst/photo_active_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/photo_taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.382ns (61.856%)  route 0.852ns (38.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X12Y56         FDRE                                         r  photo_fsm/photo_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  photo_fsm/photo_taken_reg/Q
                         net (fo=1, routed)           0.852     2.449    LED_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.667 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.667    LED[2]
    D14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.329ns (48.594%)  route 1.406ns (51.406%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/non_zero_count_reg[9]/Q
                         net (fo=5, routed)           0.236     1.836    photo_fsm/non_zero_count_reg[9]_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  photo_fsm/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.169     3.050    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     4.193 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.193    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.351ns (49.359%)  route 1.386ns (50.641%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X5Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/non_zero_count_reg[9]/Q
                         net (fo=5, routed)           0.216     1.816    photo_fsm/non_zero_count_reg[9]_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  photo_fsm/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.170     3.031    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.196 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.196    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.348ns (48.620%)  route 1.424ns (51.380%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.592     1.460    photo_fsm/clk_100MHz
    SLICE_X3Y59          FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  photo_fsm/non_zero_count_reg[5]/Q
                         net (fo=12, routed)          0.237     1.839    photo_fsm/non_zero_count_reg_n_0_[5]
    SLICE_X7Y58          LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.187     3.071    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     4.232 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.232    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.368ns (48.032%)  route 1.480ns (51.968%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.458    photo_fsm/clk_100MHz
    SLICE_X4Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  photo_fsm/non_zero_count_reg[7]/Q
                         net (fo=10, routed)          0.145     1.744    photo_fsm/non_zero_count_reg_n_0_[7]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.789 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.336     3.125    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.307 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.307    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.373ns (47.460%)  route 1.520ns (52.540%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.592     1.460    photo_fsm/clk_100MHz
    SLICE_X2Y58          FDRE                                         r  photo_fsm/non_zero_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  photo_fsm/non_zero_count_reg[1]/Q
                         net (fo=13, routed)          0.328     1.952    photo_fsm/non_zero_count_reg_n_0_[1]
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  photo_fsm/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.189    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     4.353 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.353    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.374ns (46.925%)  route 1.554ns (53.075%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.461    hex_pixel_left/clk_100MHz
    SLICE_X2Y56          FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     1.625 f  hex_pixel_left/counter_reg[15]/Q
                         net (fo=32, routed)          0.292     1.917    hex_pixel_left/p_0_in[0]
    SLICE_X7Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.962 r  hex_pixel_left/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.262     3.224    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.388 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.388    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.593ns (43.927%)  route 4.586ns (56.073%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575    21.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    18.243 f  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    19.904    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           2.925    22.925    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.497    26.421 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.421    xclk
    K16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.792ns  (logic 0.882ns (31.585%)  route 1.910ns (68.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           1.910     4.391    cam_inst/bram_dout[8]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.594ns  (logic 0.882ns (34.004%)  route 1.712ns (65.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=2, routed)           1.712     4.192    cam_inst/bram_dout[10]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.583ns  (logic 0.882ns (34.151%)  route 1.701ns (65.849%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           1.701     4.181    cam_inst/bram_dout[4]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.556ns  (logic 0.882ns (34.510%)  route 1.674ns (65.490%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.674     4.154    cam_inst/bram_dout[1]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 0.882ns (34.559%)  route 1.670ns (65.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=2, routed)           1.670     4.151    cam_inst/bram_dout[15]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.494ns  (logic 0.882ns (35.363%)  route 1.612ns (64.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           1.612     4.093    cam_inst/bram_dout[9]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 0.882ns (35.515%)  route 1.601ns (64.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=2, routed)           1.601     4.082    cam_inst/bram_dout[11]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.479ns  (logic 0.882ns (35.580%)  route 1.597ns (64.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           1.597     4.077    cam_inst/bram_dout[14]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.458ns  (logic 0.882ns (35.889%)  route 1.576ns (64.111%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.598     1.598    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.480 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           1.576     4.056    cam_inst/bram_dout[7]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.204ns (34.125%)  route 0.394ns (65.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           0.394     1.197    cam_inst/bram_dout[5]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.204ns (34.070%)  route 0.395ns (65.930%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           0.395     1.198    cam_inst/bram_dout[2]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.204ns (30.273%)  route 0.470ns (69.727%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           0.470     1.273    cam_inst/bram_dout[13]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.204ns (26.534%)  route 0.565ns (73.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.565     1.368    cam_inst/bram_dout[0]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.204ns (23.299%)  route 0.672ns (76.701%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           0.672     1.475    cam_inst/bram_dout[7]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.204ns (22.482%)  route 0.703ns (77.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           0.703     1.506    cam_inst/bram_dout[12]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.204ns (22.279%)  route 0.712ns (77.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           0.712     1.515    cam_inst/bram_dout[4]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.204ns (21.881%)  route 0.728ns (78.119%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           0.728     1.531    cam_inst/bram_dout[3]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.204ns (21.753%)  route 0.734ns (78.247%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=2, routed)           0.734     1.537    cam_inst/bram_dout[6]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.204ns (21.662%)  route 0.738ns (78.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.599     0.599    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.803 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           0.738     1.541    cam_inst/bram_dout[1]
    DSP48_X0Y22          DSP48E1                                      r  cam_inst/bram_din_cam1/A[1]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.575     6.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 1.322ns (35.488%)  route 2.402ns (64.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.724    photo_debounce_2/btn_read_IBUF
    SLICE_X8Y53          FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.440     4.769    photo_debounce_2/clk_100MHz
    SLICE_X8Y53          FDRE                                         r  photo_debounce_2/ff1_reg/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.316ns (35.799%)  route 2.361ns (64.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           2.361     3.677    photo_debounce_1/btn_photo_IBUF
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.440     4.769    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/ff1_reg/C

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 0.580ns (21.210%)  route 2.155ns (78.790%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cam_inst/frame_done_reg/Q
                         net (fo=3, routed)           2.155     2.611    photo_fsm/FSM_sequential_state_reg[0]_0[0]
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.124     2.735 r  photo_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.735    photo_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.440     4.769    photo_fsm/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.013%)  route 0.847ns (81.987%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cam_inst/frame_done_reg/Q
                         net (fo=3, routed)           0.847     0.988    photo_fsm/FSM_sequential_state_reg[0]_0[0]
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.033 r  photo_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.033    photo_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.399ns (27.525%)  route 1.049ns (72.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           1.049     1.448    photo_debounce_2/btn_read_IBUF
    SLICE_X8Y53          FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.947    photo_debounce_2/clk_100MHz
    SLICE_X8Y53          FDRE                                         r  photo_debounce_2/ff1_reg/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.394ns (27.133%)  route 1.057ns (72.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.451    photo_debounce_1/btn_photo_IBUF
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.947    photo_debounce_1/clk_100MHz
    SLICE_X13Y56         FDRE                                         r  photo_debounce_1/ff1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.668ns (32.350%)  route 1.397ns (67.650%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           0.942     1.460    photo_fsm/bram_addr_cam[0]
    SLICE_X8Y57          LUT3 (Prop_lut3_I1_O)        0.150     1.610 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.455     2.065    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 0.642ns (31.921%)  route 1.369ns (68.079%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.820     1.338    cam_inst/bram_en_cam
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     1.462 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.550     2.011    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.104%)  route 1.358ns (67.896%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.820     1.338    cam_inst/bram_en_cam
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     1.462 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.538     2.000    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 0.642ns (35.740%)  route 1.154ns (64.260%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.603     1.121    cam_inst/bram_en_cam
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.245 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.551     1.796    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.607ns  (logic 0.642ns (39.954%)  route 0.965ns (60.046%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.603     1.121    cam_inst/bram_en_cam
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.245 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.362     1.607    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.501ns  (logic 0.518ns (34.506%)  route 0.983ns (65.494%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.983     1.501    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.474     1.474    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.798%)  route 0.375ns (64.202%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.204     0.368    cam_inst/bram_en_cam
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.413 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.171     0.584    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.317%)  route 0.459ns (73.683%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.459     0.623    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.209ns (32.438%)  route 0.435ns (67.562%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.204     0.368    cam_inst/bram_en_cam
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.413 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.231     0.644    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.945%)  route 0.445ns (68.055%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.286     0.450    cam_inst/bram_en_cam
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.495 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.160     0.654    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.210ns (29.833%)  route 0.494ns (70.167%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           0.340     0.504    photo_fsm/bram_addr_cam[0]
    SLICE_X8Y57          LUT3 (Prop_lut3_I1_O)        0.046     0.550 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.154     0.704    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.779%)  route 0.517ns (71.221%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.286     0.450    cam_inst/bram_en_cam
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.495 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.232     0.726    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.875     0.875    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





