<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>5.000</TargetClockPeriod>
  <AchievedClockPeriod>4.436</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.436</CP_FINAL>
  <CP_ROUTE>4.436</CP_ROUTE>
  <CP_SYNTH>3.936</CP_SYNTH>
  <CP_TARGET>5.000</CP_TARGET>
  <SLACK_FINAL>0.564</SLACK_FINAL>
  <SLACK_ROUTE>0.564</SLACK_ROUTE>
  <SLACK_SYNTH>1.064</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.564</WNS_FINAL>
  <WNS_ROUTE>0.564</WNS_ROUTE>
  <WNS_SYNTH>1.064</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>12</DSP>
    <FF>3404</FF>
    <LATCH>0</LATCH>
    <LUT>2106</LUT>
    <SLICE>865</SLICE>
    <SRL>98</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="SgdLR" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="9">faddfsub_32ns_32ns_32_10_full_dsp_1_U16 fdiv_32ns_32ns_32_30_no_dsp_1_U17 fexp_32ns_32ns_32_31_full_dsp_1_U19 fmul_32ns_32ns_32_8_max_dsp_1_U20 gradient_U grp_SgdLR_Pipeline_DOT_fu_93 grp_SgdLR_Pipeline_GRAD_fu_103 grp_SgdLR_Pipeline_UPDATE_fu_112 sitofp_32ns_32_7_no_dsp_1_U18</SubModules>
    <Resources BRAM="2" DSP="12" FF="3404" LUT="2106" LogicLUT="2008" RAMB36="1" SRL="98"/>
    <LocalResources FF="289" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16" BINDMODULE="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1">
    <Resources DSP="2" FF="356" LUT="161" LogicLUT="158" SRL="3"/>
    <LocalResources FF="97" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17" BINDMODULE="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1">
    <Resources FF="1374" LUT="762" LogicLUT="727" SRL="35"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/fexp_32ns_32ns_32_31_full_dsp_1_U19" BINDMODULE="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1">
    <Resources DSP="7" FF="663" LUT="670" LogicLUT="633" SRL="37"/>
    <LocalResources FF="32"/>
  </RtlModule>
  <RtlModule CELL="inst/fmul_32ns_32ns_32_8_max_dsp_1_U20" BINDMODULE="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1">
    <Resources DSP="3" FF="217" LUT="75" LogicLUT="75"/>
    <LocalResources FF="96" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/gradient_U" BINDMODULE="SgdLR_gradient_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_gradient_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_DOT">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="206" LUT="187" LogicLUT="187"/>
    <LocalResources FF="204" LUT="155" LogicLUT="155"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_DOT.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_GRAD">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="76" LUT="62" LogicLUT="54" SRL="8"/>
    <LocalResources FF="74" LUT="43" LogicLUT="35" SRL="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_GRAD.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_SgdLR_Pipeline_UPDATE">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="82" LUT="71" LogicLUT="56" SRL="15"/>
    <LocalResources FF="80" LUT="23" LogicLUT="8" SRL="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="SgdLR_SgdLR_Pipeline_UPDATE.v" ORIG_REF_NAME="SgdLR_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/sitofp_32ns_32_7_no_dsp_1_U18" BINDMODULE="SgdLR_sitofp_32ns_32_7_no_dsp_1" DEPTH="1" FILE_NAME="SgdLR.v" ORIG_REF_NAME="SgdLR_sitofp_32ns_32_7_no_dsp_1">
    <Resources FF="141" LUT="100" LogicLUT="100"/>
    <LocalResources FF="8"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.381" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="3.801" ENDPOINT_PIN="bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D" LOGIC_LEVELS="1" MAX_FANOUT="160" SLACK="0.564" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="537"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.355" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="3.775" ENDPOINT_PIN="bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D" LOGIC_LEVELS="1" MAX_FANOUT="160" SLACK="0.592" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="537"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.364" DATAPATH_LOGIC_DELAY="1.985" DATAPATH_NET_DELAY="2.379" ENDPOINT_PIN="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D" LOGIC_LEVELS="8" MAX_FANOUT="27" SLACK="0.614" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.376" DATAPATH_LOGIC_DELAY="0.580" DATAPATH_NET_DELAY="3.796" ENDPOINT_PIN="bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D" LOGIC_LEVELS="1" MAX_FANOUT="160" SLACK="0.619" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="537"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[22]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="61"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.352" DATAPATH_LOGIC_DELAY="1.982" DATAPATH_NET_DELAY="2.370" ENDPOINT_PIN="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D" LOGIC_LEVELS="7" MAX_FANOUT="27" SLACK="0.626" STARTPOINT_PIN="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17/SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/SgdLR_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/SgdLR_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/SgdLR_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/SgdLR_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/SgdLR_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/SgdLR_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/SgdLR_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
