# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/iio/frequency/adi,adl5960.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices ADL5960 Vector Network Analyzer Front-End

maintainers:
- Michael Hennerich <michael.hennerich@analog.com>

description: |
   The ADL5960 is a wideband, front-end vector network analyzer
   that consists of a bidirectional bridge, downconverters,
   programmable IF amplifiers, and a configurable
   local oscillator (LO) interface.

properties:
  compatible:
    enum:
      - adi,adl5960

  reg:
    maxItems: 1

  spi-max-frequency:
    maximum: 50000000

  clocks:
    description:
      Definition of the external clock (see clock/clock-bindings.txt)
    minItems: 2

  clock-names:
    items:
      - const: lo_in
      - const: offs_in
    maxItems: 2

  lo_in-clock-scales:
    description:
      The Common Clock Framework max rate is limited by MAX of unsigned long.
      For ADL5960 device this is a deficiency. If specified, this
      property allows arbitrary scales. The first element in the array should
      be the multiplier and the second element should be the divider.
    $ref: /schemas/types.yaml#/definitions/uint32-array
    minimum: 1

  avcc-supply:
    description:
      analog voltage regulator (see regulator/regulator.txt)

  '#clock-cells':
    const: 0

required:
- compatible
- reg
- clocks
- clock-names

additionalProperties: false

examples:
- |
  spi {
    adl5960-1@0 {
      compatible = "adi,adl5960";
      reg = <0>;
      spi-max-frequency = <12500000>;

      /* Clocks */
      clocks = <&adf5610>, <&ad9528 4>;
      clock-names = "lo_in", "offs_in";
      lo_in-clock-scales = <1 10>;
      label = "adl5960-1";
    };
  };
...
