#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Feb  4 22:29:14 2025
# Process ID: 30432
# Current directory: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32084 C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.xpr
# Log file: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/vivado.log
# Journal file: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control\vivado.jou
# Running On: OCP001, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34029 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2660.594 ; gain = 507.480
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_10
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_12
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_14
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_13
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_11
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:module_ref:ClockDivider:1.0 - ClockDivider_0
Adding component instance block -- xilinx.com:module_ref:DAC_CTRL:1.0 - DAC_CTRL_0
Adding component instance block -- xilinx.com:module_ref:DAC_CTRL:1.0 - DAC_CTRL_1
Adding component instance block -- xilinx.com:module_ref:DAC_CTRL:1.0 - DAC_CTRL_2
Adding component instance block -- xilinx.com:module_ref:DAC_CTRL:1.0 - DAC_CTRL_3
Successfully read diagram <design_1> from block design file <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd>
close [ open C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/new/ADC_MinMax.vhd w ]
add_files C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/new/ADC_MinMax.vhd
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
file mkdir C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sim_1/new/ADC_CTRL_TESTB.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sim_1/new/ADC_CTRL_TESTB.vhd
update_compile_order -fileset sim_1
set_property top ADC_CTRL_TESTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
create_bd_cell -type module -reference ADC_MinMax ADC_MinMax_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
set_property location {4 1588 3466} [get_bd_cells ADC_MinMax_0]
update_module_reference design_1_ADC_MinMax_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/new/ADC_MinMax.vhd:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/new/ADC_MinMax.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/new/ADC_MinMax.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'ADC_MinMax'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_ADC_MinMax_0_0
Upgrading 'C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CLKIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_GPIO2_WIDTH {24} \
  CONFIG.C_GPIO_WIDTH {24} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axi_gpio_2]
update_module_reference design_1_ADC_MinMax_0_0
Upgrading 'C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHAMAX_OUT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHAMIN_OUT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHBMAX_OUT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHBMIN_OUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHADATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHBDATA'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_ADC_MinMax_0_0
Upgrading 'C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHADATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CHBDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHAMAX_OUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHAMIN_OUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHBMAX_OUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CHBMIN_OUT'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
set_property -dict [list \
  CONFIG.C_GPIO2_WIDTH {12} \
  CONFIG.C_GPIO_WIDTH {12} \
] [get_bd_cells axi_gpio_2]
copy_bd_objs /  [get_bd_cells {axi_gpio_2}]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins ADC_MinMax_0/CHAMAX_OUT]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMAX_OUT>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_i] [get_bd_pins ADC_MinMax_0/CHAMIN_OUT]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMIN_OUT>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins axi_gpio_3/gpio_io_i] [get_bd_pins ADC_MinMax_0/CHBMAX_OUT]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_3/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMAX_OUT>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_3/gpio2_io_i] [get_bd_pins ADC_MinMax_0/CHBMIN_OUT]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_3/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMIN_OUT>. This pin will not be connected as a part of interface connection <GPIO2>.
copy_bd_objs /  [get_bd_cells {axi_gpio_2 axi_gpio_3 ADC_MinMax_0}] [get_bd_nets {ADC_MinMax_0_CHBMAX_OUT ADC_MinMax_0_CHBMIN_OUT ADC_MinMax_0_CHAMIN_OUT ADC_MinMax_0_CHAMAX_OUT}]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_4/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMAX_OUT1>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_4/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMIN_OUT1>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_5/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMAX_OUT1>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_5/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMIN_OUT1>. This pin will not be connected as a part of interface connection <GPIO2>.
copy_bd_objs /  [get_bd_cells {axi_gpio_2 axi_gpio_3 ADC_MinMax_0}] [get_bd_nets {ADC_MinMax_0_CHBMAX_OUT ADC_MinMax_0_CHBMIN_OUT ADC_MinMax_0_CHAMIN_OUT ADC_MinMax_0_CHAMAX_OUT}]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_6/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMAX_OUT2>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_6/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMIN_OUT2>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMAX_OUT2>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMIN_OUT2>. This pin will not be connected as a part of interface connection <GPIO2>.
copy_bd_objs /  [get_bd_cells {axi_gpio_2 axi_gpio_3 ADC_MinMax_0}] [get_bd_nets {ADC_MinMax_0_CHBMAX_OUT ADC_MinMax_0_CHBMIN_OUT ADC_MinMax_0_CHAMIN_OUT ADC_MinMax_0_CHAMAX_OUT}]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_12/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMAX_OUT3>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_12/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHAMIN_OUT3>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_13/gpio_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMAX_OUT3>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_13/gpio2_io_i> is being overridden by the user with net <ADC_MinMax_0_CHBMIN_OUT3>. This pin will not be connected as a part of interface connection <GPIO2>.
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_0/DCKIN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_1/DCKIN]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells ADC_MinMax_2]
make_bd_intf_pins_external  [get_bd_cells ADC_MinMax_2]
INFO: [BD 5-409] No interface pins to be made external for /ADC_MinMax_2
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells ADC_MinMax_2]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells ADC_MinMax_2]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_2/DCKIN]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_3/DCKIN]
endgroup
delete_bd_objs [get_bd_nets DAC_CTRL_0_DACDATA3]
delete_bd_objs [get_bd_nets DAC_CTRL_0_DACDATA2]
delete_bd_objs [get_bd_nets DAC_CTRL_0_DACDATA1]
delete_bd_objs [get_bd_nets DAC_CTRL_0_DACDATA]
connect_bd_net [get_bd_ports IOBUF_DATA0] [get_bd_ports DCKIN_0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports IOBUF_DATA0] [get_bd_ports DCKIN_0]'
startgroup
make_bd_pins_external  [get_bd_cells ADC_MinMax_0]
make_bd_intf_pins_external  [get_bd_cells ADC_MinMax_0]
INFO: [BD 5-409] No interface pins to be made external for /ADC_MinMax_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_1/ADCDATA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins ADC_MinMax_2/ADCDATA]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells ADC_MinMax_3]
make_bd_intf_pins_external  [get_bd_cells ADC_MinMax_3]
INFO: [BD 5-409] No interface pins to be made external for /ADC_MinMax_3
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
Slave segment '/axi_gpio_4/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8004_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_5/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_5/S_AXI]
Slave segment '/axi_gpio_5/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x800C_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_6/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_6/S_AXI]
Slave segment '/axi_gpio_6/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x800D_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_11/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_11/S_AXI]
Slave segment '/axi_gpio_11/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x800E_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_12/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_12/S_AXI]
Slave segment '/axi_gpio_12/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x800F_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_13/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_13/S_AXI]
Slave segment '/axi_gpio_13/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8010_0000 [ 64K ]>.
endgroup
set_property location {-50 160} [get_bd_ports IOBUF_CLK0]
set_property location {-146 134} [get_bd_ports IOBUF_CLK1]
set_property location {-160 90} [get_bd_ports IOBUF_CLK2]
set_property location {-113 203} [get_bd_ports IOBUF_CLK3]
set_property location {-47 327} [get_bd_ports IOBUF_DATA0]
set_property location {-30 651} [get_bd_ports IOBUF_DATA1]
set_property location {-22 1146} [get_bd_ports IOBUF_DATA2]
set_property location {-41 1638} [get_bd_ports IOBUF_DATA3]
set_property location {-39 616} [get_bd_ports IOBUF_CLK1]
set_property location {-176 1289} [get_bd_ports IOBUF_CLK2]
set_property location {-130 1753} [get_bd_ports IOBUF_CLK3]
set_property name IOBUF_DATA0_EX [get_bd_ports IOBUF_DATA0]
set_property name IOBUF_CLK0_EX [get_bd_ports IOBUF_CLK0]
set_property location {-412 160} [get_bd_ports IOBUF_CLK0_EX]
set_property name IOBUF_DATA0 [get_bd_ports ADCDATA_0]
set_property name IOBUF_CLK0 [get_bd_ports DCKIN_0]
set_property name IOBUF_DATA1_EX [get_bd_ports IOBUF_DATA1]
set_property name IOBUF_CLK1_EX [get_bd_ports IOBUF_CLK1]
set_property location {-244 607} [get_bd_ports IOBUF_CLK1_EX]
set_property name IOBUF_DATA1 [get_bd_ports ADCDATA_1]
set_property name IOBUF_CLK1 [get_bd_ports DCKIN_1]
set_property name IOBUF_DATA2_EX [get_bd_ports IOBUF_DATA2]
set_property name IOBUF_CLK2_EX [get_bd_ports IOBUF_CLK2]
set_property name IOBUF_DATA2 [get_bd_ports ADCDATA_2]
set_property name IOBUF_CLK2 [get_bd_ports DCKIN_2]
delete_bd_objs [get_bd_ports IOBUF_DATA3]
delete_bd_objs [get_bd_ports IOBUF_CLK3]
set_property name IOBUF_DATA3 [get_bd_ports ADCDATA_3]
set_property name IOBUF_CLK3 [get_bd_ports DCKIN_3]
delete_bd_objs [get_bd_ports IOBUF_DATA2_EX]
delete_bd_objs [get_bd_ports IOBUF_DATA1_EX]
delete_bd_objs [get_bd_ports IOBUF_CLK1_EX]
delete_bd_objs [get_bd_ports IOBUF_DATA0_EX]
delete_bd_objs [get_bd_ports IOBUF_CLK0_EX]
delete_bd_objs [get_bd_ports IOBUF_CLK2_EX]
save_bd_design
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
srcPin /util_ds_buf_10/IOBUF_IO_I dstPin /util_ds_buf_10/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_12/IOBUF_IO_I dstPin /util_ds_buf_12/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_14/IOBUF_IO_I dstPin /util_ds_buf_14/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_0/IOBUF_IO_I dstPin /util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_1/IOBUF_IO_I dstPin /util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_13/IOBUF_IO_I dstPin /util_ds_buf_13/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {247.433} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
srcPin /util_ds_buf_10/IOBUF_IO_I dstPin /util_ds_buf_10/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_12/IOBUF_IO_I dstPin /util_ds_buf_12/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_14/IOBUF_IO_I dstPin /util_ds_buf_14/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_0/IOBUF_IO_I dstPin /util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_1/IOBUF_IO_I dstPin /util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_13/IOBUF_IO_I dstPin /util_ds_buf_13/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
make_wrapper -files [get_files C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_1_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_2_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_2_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_2_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 935e7da6974021f8 to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 935e7da6974021f8; cache size = 19.869 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1455e51d5755649a to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1455e51d5755649a; cache size = 19.869 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_1_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_2_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_2_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_2_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Wed Feb  5 01:07:40 2025] Launched design_1_xbar_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_axi_gpio_3_0_synth_1, design_1_axi_gpio_2_3_synth_1, design_1_axi_gpio_3_1_synth_1, design_1_ADC_MinMax_0_0_synth_1, design_1_axi_gpio_2_0_synth_1, design_1_axi_gpio_1_1_synth_1, design_1_axi_gpio_2_1_synth_1, design_1_tier2_xbar_2_0_synth_1, design_1_axi_gpio_3_2_synth_1, design_1_tier2_xbar_1_0_synth_1, design_1_tier2_xbar_0_0_synth_1, design_1_ADC_MinMax_0_3_synth_1, design_1_ADC_MinMax_0_1_synth_1, design_1_axi_gpio_2_2_synth_1, design_1_ADC_MinMax_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_gpio_3_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_3_0_synth_1/runme.log
design_1_axi_gpio_2_3_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_2_3_synth_1/runme.log
design_1_axi_gpio_3_1_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_3_1_synth_1/runme.log
design_1_ADC_MinMax_0_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_0_synth_1/runme.log
design_1_axi_gpio_2_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_2_0_synth_1/runme.log
design_1_axi_gpio_1_1_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_1_1_synth_1/runme.log
design_1_axi_gpio_2_1_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_2_1_synth_1/runme.log
design_1_tier2_xbar_2_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_tier2_xbar_2_0_synth_1/runme.log
design_1_axi_gpio_3_2_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_3_2_synth_1/runme.log
design_1_tier2_xbar_1_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_tier2_xbar_1_0_synth_1/runme.log
design_1_tier2_xbar_0_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_tier2_xbar_0_0_synth_1/runme.log
design_1_ADC_MinMax_0_3_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_3_synth_1/runme.log
design_1_ADC_MinMax_0_1_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_1_synth_1/runme.log
design_1_axi_gpio_2_2_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_axi_gpio_2_2_synth_1/runme.log
design_1_ADC_MinMax_0_2_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_2_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/synth_1/runme.log
[Wed Feb  5 01:07:41 2025] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 4412.930 ; gain = 18.062
update_module_reference {design_1_ADC_MinMax_0_0 design_1_ADC_MinMax_0_1 design_1_ADC_MinMax_0_2 design_1_ADC_MinMax_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLKIN' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLKIN' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLKIN' has no FREQ_HZ parameter.
Upgrading 'C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLKIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLKIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_2 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLKIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_ADC_MinMax_0_3 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLKIN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ADC_MinMax_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ADC_MinMax_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4513.434 ; gain = 0.000
connect_bd_net [get_bd_pins ADC_MinMax_0/CLKIN] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins ADC_MinMax_2/CLKIN] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins ADC_MinMax_3/CLKIN] [get_bd_pins clk_wiz_0/clk_out3]
connect_bd_net [get_bd_pins ADC_MinMax_1/CLKIN] [get_bd_pins clk_wiz_0/clk_out3]
validate_bd_design
srcPin /util_ds_buf_10/IOBUF_IO_I dstPin /util_ds_buf_10/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_12/IOBUF_IO_I dstPin /util_ds_buf_12/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_14/IOBUF_IO_I dstPin /util_ds_buf_14/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_0/IOBUF_IO_I dstPin /util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_1/IOBUF_IO_I dstPin /util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /util_ds_buf_13/IOBUF_IO_I dstPin /util_ds_buf_13/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
regenerate_bd_layout
make_wrapper -files [get_files C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Xilinx\Vivado\2023.1\Projects\PL_ADC_Control\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_MinMax_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/tier2_xbar_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_ADC_MinMax_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tier2_xbar_2_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 935e7da6974021f8 to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/9/3/935e7da6974021f8/design_1_auto_ds_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 935e7da6974021f8; cache size = 22.976 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ADC_MinMax_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1455e51d5755649a to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/1/4/1455e51d5755649a/design_1_auto_pc_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1455e51d5755649a; cache size = 22.976 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bda6a4f145645271 to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/d/bda6a4f145645271/design_1_tier2_xbar_0_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/d/bda6a4f145645271/design_1_tier2_xbar_0_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/d/bda6a4f145645271/design_1_tier2_xbar_0_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/d/bda6a4f145645271/design_1_tier2_xbar_0_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/d/bda6a4f145645271/design_1_tier2_xbar_0_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_tier2_xbar_0_0, cache-ID = bda6a4f145645271; cache size = 22.976 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b53d10cc3b5370a0 to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/5/b53d10cc3b5370a0/design_1_tier2_xbar_1_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/5/b53d10cc3b5370a0/design_1_tier2_xbar_1_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/5/b53d10cc3b5370a0/design_1_tier2_xbar_1_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/5/b53d10cc3b5370a0/design_1_tier2_xbar_1_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/b/5/b53d10cc3b5370a0/design_1_tier2_xbar_1_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_tier2_xbar_1_0, cache-ID = b53d10cc3b5370a0; cache size = 22.977 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tier2_xbar_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cabbc153661fc065 to dir: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/c/a/cabbc153661fc065/design_1_tier2_xbar_2_0.dcp to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/c/a/cabbc153661fc065/design_1_tier2_xbar_2_0_sim_netlist.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/c/a/cabbc153661fc065/design_1_tier2_xbar_2_0_sim_netlist.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/c/a/cabbc153661fc065/design_1_tier2_xbar_2_0_stub.v to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.cache/ip/2023.1/c/a/cabbc153661fc065/design_1_tier2_xbar_2_0_stub.vhdl to c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.gen/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_tier2_xbar_2_0, cache-ID = cabbc153661fc065; cache size = 22.977 MB.
[Wed Feb  5 01:29:56 2025] Launched design_1_ADC_MinMax_0_0_synth_1, design_1_ADC_MinMax_0_3_synth_1, design_1_ADC_MinMax_0_1_synth_1, design_1_ADC_MinMax_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_ADC_MinMax_0_0_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_0_synth_1/runme.log
design_1_ADC_MinMax_0_3_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_3_synth_1/runme.log
design_1_ADC_MinMax_0_1_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_1_synth_1/runme.log
design_1_ADC_MinMax_0_2_synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/design_1_ADC_MinMax_0_2_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/synth_1/runme.log
[Wed Feb  5 01:29:56 2025] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4513.434 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 4513.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_I[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_O[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_10/IOBUF_IO_T[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[10]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[10]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[10]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[11]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[11]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[11]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[12]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[12]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[12]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[13]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[13]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[13]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[14]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[14]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[14]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[15]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[15]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[15]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[16]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[16]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[16]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[17]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[17]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_12/IOBUF_IO_I[17]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5015.883 ; gain = 33.969
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5015.883 ; gain = 33.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5015.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 54 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 84 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 5256.395 ; gain = 742.961
write_hw_platform -fixed -include_bit -force -file C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/PL_ADC_Control_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/PL_ADC_Control_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/PL_ADC_Control_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6493.586 ; gain = 0.000
open_bd_design {C:/Xilinx/Vivado/2023.1/Projects/PL_ADC_Control/project_1.srcs/sources_1/bd/design_1/design_1.bd}
