

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Thu Sep 28 18:05:24 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1153|    1|  1153|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+------+----------+-----------+-----------+--------+----------+
        |               |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+------+----------+-----------+-----------+--------+----------+
        |- loop_height  |    0|  1152|  3 ~ 36  |          -|          -| 0 ~ 32 |    no    |
        | + loop_width  |    0|    33|         3|          1|          1| 0 ~ 32 |    yes   |
        +---------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     87|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    222|
|Register         |        -|      -|     122|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     122|    309|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_197_p2                            |     +    |      0|  0|  15|           6|           1|
    |j_V_fu_208_p2                            |     +    |      0|  0|  15|           6|           1|
    |r_V_fu_181_p2                            |     +    |      0|  0|  15|           6|           2|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00001001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                       |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |OUTPUT_STREAM_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |axi_last_V_fu_214_p2                     |   icmp   |      0|  0|   3|           6|           6|
    |exitcond1_i_i_fu_192_p2                  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_i_i_fu_203_p2                   |   icmp   |      0|  0|   3|           6|           6|
    |ap_block_pp0_stage0_flag00011001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  87|          57|          42|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out  |   9|          2|   32|         64|
    |OUTPUT_STREAM_V_data_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                          |  27|          5|    1|          5|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |img_1_data_stream_0_blk_n          |   9|          2|    1|          2|
    |p_1_i_i_reg_162                    |   9|          2|    6|         12|
    |p_i_i_reg_151                      |   9|          2|    6|         12|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 222|         46|   66|        149|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |OUTPUT_STREAM_V_data_V_1_payload_A     |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B     |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state         |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state         |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd          |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state           |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state         |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state         |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state         |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_A     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_B     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_wr        |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state         |   2|   0|    2|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_i_reg_268  |   1|   0|    1|          0|
    |axi_last_V_reg_277                     |   1|   0|    1|          0|
    |exitcond_i_i_reg_268                   |   1|   0|    1|          0|
    |i_V_reg_263                            |   6|   0|    6|          0|
    |p_1_i_i_reg_162                        |   6|   0|    6|          0|
    |p_i_i_reg_151                          |   6|   0|    6|          0|
    |tmp_user_V_fu_100                      |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 122|   0|  122|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Mat2AXIvideo      | return value |
|rows                         |  in |   32|  ap_stable |          rows          |    scalar    |
|cols                         |  in |   32|  ap_stable |          cols          |    scalar    |
|img_1_data_stream_0_dout     |  in |    8|   ap_fifo  |   img_1_data_stream_0  |    pointer   |
|img_1_data_stream_0_empty_n  |  in |    1|   ap_fifo  |   img_1_data_stream_0  |    pointer   |
|img_1_data_stream_0_read     | out |    1|   ap_fifo  |   img_1_data_stream_0  |    pointer   |
|OUTPUT_STREAM_TDATA          | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID         | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY         |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST          | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP          | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB          | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER          | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST          | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID            | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+-----------------------------+-----+-----+------------+------------------------+--------------+

