{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:30:37 2018 " "Info: Processing started: Fri Apr 20 19:30:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RippleAdder -c RippleAdder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RippleAdder -c RippleAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "32bitAdder " "Warning: Ignored assignments for entity \"32bitAdder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 14622752 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-fullAdder_architecture " "Info: Found design unit 1: fullAdder-fullAdder_architecture" {  } { { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RippleAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RippleAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleAdder " "Info: Found entity 1: RippleAdder" {  } { { "RippleAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/RippleAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bitAdder " "Info: Found entity 1: 2bitAdder" {  } { { "2bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/2bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitadder " "Info: Found entity 1: 4bitadder" {  } { { "4bitadder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/4bitadder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Info: Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32bitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitAdder " "Info: Found entity 1: 32bitAdder" {  } { { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux F:/CS/vhdl coursework/ripple adder/mux.vhd " "Warning: Entity \"mux\" obtained from \"F:/CS/vhdl coursework/ripple adder/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_architecture " "Info: Found design unit 1: mux-mux_architecture" {  } { { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitCSA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32bitCSA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32bitCSA " "Info: Found entity 1: 32bitCSA" {  } { { "32bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitCSA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitCSA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitCSA " "Info: Found entity 1: 8bitCSA" {  } { { "8bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitCSA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 8bitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit-mux8bit_architecture " "Info: Found design unit 1: mux8bit-mux8bit_architecture" {  } { { "8bitmux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/8bitmux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit " "Info: Found entity 1: mux8bit" {  } { { "8bitmux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/8bitmux.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "32bitAdder " "Info: Elaborating entity \"32bitAdder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder 8bitAdder:inst7 " "Info: Elaborating entity \"8bitAdder\" for hierarchy \"8bitAdder:inst7\"" {  } { { "32bitAdder.bdf" "inst7" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 216 976 1104 312 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitadder 8bitAdder:inst7\|4bitadder:inst5 " "Info: Elaborating entity \"4bitadder\" for hierarchy \"8bitAdder:inst7\|4bitadder:inst5\"" {  } { { "8bitAdder.bdf" "inst5" { Schematic "F:/CS/vhdl coursework/ripple adder/8bitAdder.bdf" { { 184 488 616 280 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bitAdder 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6 " "Info: Elaborating entity \"2bitAdder\" for hierarchy \"8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\"" {  } { { "4bitadder.bdf" "inst6" { Schematic "F:/CS/vhdl coursework/ripple adder/4bitadder.bdf" { { 192 440 568 288 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1 " "Info: Elaborating entity \"fullAdder\" for hierarchy \"8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\"" {  } { { "2bitAdder.bdf" "inst1" { Schematic "F:/CS/vhdl coursework/ripple adder/2bitAdder.bdf" { { 240 464 560 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Info: Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:30:45 2018 " "Info: Processing ended: Fri Apr 20 19:30:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:30:48 2018 " "Info: Processing started: Fri Apr 20 19:30:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "RippleAdder EP1C20F400C7 " "Info: Selected device EP1C20F400C7 for design \"RippleAdder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C7 " "Info: Device EP1C4F400C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400I7 " "Info: Device EP1C4F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F400I7 " "Info: Device EP1C20F400I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "Warning: No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[32\] " "Info: Pin S\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[32] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[31\] " "Info: Pin S\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[31] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[30\] " "Info: Pin S\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[30] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[29\] " "Info: Pin S\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[29] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[28\] " "Info: Pin S\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[28] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[27\] " "Info: Pin S\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[27] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[26\] " "Info: Pin S\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[26] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[25\] " "Info: Pin S\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[25] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[24\] " "Info: Pin S\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[24] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[23\] " "Info: Pin S\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[23] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[22\] " "Info: Pin S\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[22] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[21\] " "Info: Pin S\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[21] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[20\] " "Info: Pin S\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[20] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[19\] " "Info: Pin S\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[19] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[18\] " "Info: Pin S\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[18] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[17\] " "Info: Pin S\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[17] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[16\] " "Info: Pin S\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[16] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[15\] " "Info: Pin S\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[15] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[14\] " "Info: Pin S\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[14] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[13\] " "Info: Pin S\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[13] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[12\] " "Info: Pin S\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[12] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[11\] " "Info: Pin S\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[11] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[10\] " "Info: Pin S\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[10] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[9\] " "Info: Pin S\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[9] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[8\] " "Info: Pin S\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[8] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Info: Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[7] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Info: Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[6] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[5] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[4] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[3] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[2] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[1] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { S[0] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Info: Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[30] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Info: Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[30] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Info: Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[28] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Info: Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[28] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Info: Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[26] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Info: Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[26] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Info: Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[24] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Info: Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[24] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Info: Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[22] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Info: Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[22] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Info: Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[20] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Info: Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[20] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Info: Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[18] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Info: Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[18] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Info: Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[16] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Info: Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[16] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Info: Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[14] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[14] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Info: Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[12] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[12] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Info: Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[10] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[10] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Info: Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[8] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[8] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[6] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[6] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[4] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[4] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[2] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[2] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[0] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[0] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Info: Pin Cin not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Cin } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 272 0 168 288 "Cin" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[1] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[1] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[3] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[3] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[5] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[5] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[7] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[7] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[9] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Info: Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[9] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[11] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Info: Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[11] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[13] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Info: Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[13] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[15] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Info: Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[15] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Info: Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[17] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Info: Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[17] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Info: Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[19] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Info: Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[19] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Info: Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[21] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Info: Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[21] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Info: Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[23] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Info: Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[23] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Info: Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[25] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Info: Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[25] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Info: Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[27] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Info: Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[27] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Info: Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[29] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Info: Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[29] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Info: Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A[31] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Info: Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B[31] } } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 40 0 168 56 "B\[31..0\]" "" } { 48 208 224 264 "B\[7..0\]" "" } { 48 472 488 264 "B\[15..8\]" "" } { 48 704 720 264 "B\[23..16\]" "" } { 48 944 960 264 "B\[31..24\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 65 33 0 " "Info: Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 65 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 78 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  78 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CS/vhdl coursework/ripple adder/RippleAdder.fit.smsg " "Info: Generated suppressed messages file F:/CS/vhdl coursework/ripple adder/RippleAdder.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:31:07 2018 " "Info: Processing ended: Fri Apr 20 19:31:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:31:10 2018 " "Info: Processing started: Fri Apr 20 19:31:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:31:16 2018 " "Info: Processing ended: Fri Apr 20 19:31:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:31:17 2018 " "Info: Processing started: Fri Apr 20 19:31:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] S\[31\] 58.689 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"S\[31\]\" is 58.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns A\[0\] 1 PIN PIN_D18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D18; Fanout = 3; PIN Node = 'A\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 0 0 168 16 "A\[31..0\]" "" } { 8 168 184 248 "A\[7..0\]" "" } { 8 440 456 248 "A\[15..8\]" "" } { 8 672 688 248 "A\[23..16\]" "" } { 8 920 936 248 "A\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.993 ns) + CELL(0.101 ns) 7.393 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~61 2 COMB LC_X48_Y32_N8 2 " "Info: 2: + IC(5.993 ns) + CELL(0.101 ns) = 7.393 ns; Loc. = LC_X48_Y32_N8; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { A[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 8.149 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 3 COMB LC_X48_Y32_N3 2 " "Info: 3: + IC(0.366 ns) + CELL(0.390 ns) = 8.149 ns; Loc. = LC_X48_Y32_N3; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.101 ns) 8.636 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 4 COMB LC_X48_Y32_N5 2 " "Info: 4: + IC(0.386 ns) + CELL(0.101 ns) = 8.636 ns; Loc. = LC_X48_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.390 ns) 9.400 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 5 COMB LC_X48_Y32_N9 2 " "Info: 5: + IC(0.374 ns) + CELL(0.390 ns) = 9.400 ns; Loc. = LC_X48_Y32_N9; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.390 ns) 11.104 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 6 COMB LC_X55_Y32_N5 2 " "Info: 6: + IC(1.314 ns) + CELL(0.390 ns) = 11.104 ns; Loc. = LC_X55_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.390 ns) 11.859 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 7 COMB LC_X55_Y32_N8 2 " "Info: 7: + IC(0.365 ns) + CELL(0.390 ns) = 11.859 ns; Loc. = LC_X55_Y32_N8; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.886 ns) + CELL(0.522 ns) 17.267 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 8 COMB LC_X68_Y1_N7 2 " "Info: 8: + IC(4.886 ns) + CELL(0.522 ns) = 17.267 ns; Loc. = LC_X68_Y1_N7; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.258 ns) 17.939 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 9 COMB LC_X68_Y1_N5 2 " "Info: 9: + IC(0.414 ns) + CELL(0.258 ns) = 17.939 ns; Loc. = LC_X68_Y1_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.101 ns) 18.421 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 10 COMB LC_X68_Y1_N9 2 " "Info: 10: + IC(0.381 ns) + CELL(0.101 ns) = 18.421 ns; Loc. = LC_X68_Y1_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.258 ns) 19.095 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 11 COMB LC_X68_Y1_N4 2 " "Info: 11: + IC(0.416 ns) + CELL(0.258 ns) = 19.095 ns; Loc. = LC_X68_Y1_N4; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.007 ns) + CELL(0.258 ns) 23.360 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 12 COMB LC_X26_Y1_N0 2 " "Info: 12: + IC(4.007 ns) + CELL(0.258 ns) = 23.360 ns; Loc. = LC_X26_Y1_N0; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.101 ns) 23.866 ns 8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 13 COMB LC_X26_Y1_N3 2 " "Info: 13: + IC(0.405 ns) + CELL(0.101 ns) = 23.866 ns; Loc. = LC_X26_Y1_N3; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.390 ns) 24.642 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 14 COMB LC_X26_Y1_N5 2 " "Info: 14: + IC(0.386 ns) + CELL(0.390 ns) = 24.642 ns; Loc. = LC_X26_Y1_N5; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.390 ns) 25.417 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 15 COMB LC_X26_Y1_N9 2 " "Info: 15: + IC(0.385 ns) + CELL(0.390 ns) = 25.417 ns; Loc. = LC_X26_Y1_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.667 ns) + CELL(0.390 ns) 30.474 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 16 COMB LC_X1_Y21_N9 2 " "Info: 16: + IC(4.667 ns) + CELL(0.390 ns) = 30.474 ns; Loc. = LC_X1_Y21_N9; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.057 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.522 ns) 31.391 ns 8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 17 COMB LC_X1_Y21_N3 2 " "Info: 17: + IC(0.395 ns) + CELL(0.522 ns) = 31.391 ns; Loc. = LC_X1_Y21_N3; Fanout = 2; COMB Node = '8bitAdder:inst5\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.101 ns) 31.866 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 18 COMB LC_X1_Y21_N1 2 " "Info: 18: + IC(0.374 ns) + CELL(0.101 ns) = 31.866 ns; Loc. = LC_X1_Y21_N1; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.101 ns) 32.346 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 19 COMB LC_X1_Y21_N2 2 " "Info: 19: + IC(0.379 ns) + CELL(0.101 ns) = 32.346 ns; Loc. = LC_X1_Y21_N2; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.101 ns) 34.567 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 20 COMB LC_X3_Y32_N1 2 " "Info: 20: + IC(2.120 ns) + CELL(0.101 ns) = 34.567 ns; Loc. = LC_X3_Y32_N1; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.101 ns) 35.058 ns 8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 21 COMB LC_X3_Y32_N0 2 " "Info: 21: + IC(0.390 ns) + CELL(0.101 ns) = 35.058 ns; Loc. = LC_X3_Y32_N0; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.390 ns) 35.829 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 22 COMB LC_X3_Y32_N5 2 " "Info: 22: + IC(0.381 ns) + CELL(0.390 ns) = 35.829 ns; Loc. = LC_X3_Y32_N5; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.390 ns) 36.594 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 23 COMB LC_X3_Y32_N6 2 " "Info: 23: + IC(0.375 ns) + CELL(0.390 ns) = 36.594 ns; Loc. = LC_X3_Y32_N6; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.144 ns) + CELL(0.258 ns) 40.996 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 24 COMB LC_X9_Y2_N5 2 " "Info: 24: + IC(4.144 ns) + CELL(0.258 ns) = 40.996 ns; Loc. = LC_X9_Y2_N5; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.101 ns) 41.491 ns 8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 25 COMB LC_X9_Y2_N3 2 " "Info: 25: + IC(0.394 ns) + CELL(0.101 ns) = 41.491 ns; Loc. = LC_X9_Y2_N3; Fanout = 2; COMB Node = '8bitAdder:inst6\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.390 ns) 42.254 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 26 COMB LC_X9_Y2_N7 2 " "Info: 26: + IC(0.373 ns) + CELL(0.390 ns) = 42.254 ns; Loc. = LC_X9_Y2_N7; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.258 ns) 42.922 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 27 COMB LC_X9_Y2_N2 2 " "Info: 27: + IC(0.410 ns) + CELL(0.258 ns) = 42.922 ns; Loc. = LC_X9_Y2_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(0.258 ns) 45.998 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 28 COMB LC_X34_Y1_N2 2 " "Info: 28: + IC(2.818 ns) + CELL(0.258 ns) = 45.998 ns; Loc. = LC_X34_Y1_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.522 ns) 46.907 ns 8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 29 COMB LC_X34_Y1_N6 2 " "Info: 29: + IC(0.387 ns) + CELL(0.522 ns) = 46.907 ns; Loc. = LC_X34_Y1_N6; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.574 ns) + CELL(0.258 ns) 51.739 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 30 COMB LC_X68_Y13_N2 2 " "Info: 30: + IC(4.574 ns) + CELL(0.258 ns) = 51.739 ns; Loc. = LC_X68_Y13_N2; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.522 ns) 52.653 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 31 COMB LC_X68_Y13_N9 2 " "Info: 31: + IC(0.392 ns) + CELL(0.522 ns) = 52.653 ns; Loc. = LC_X68_Y13_N9; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.258 ns) 53.322 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 32 COMB LC_X68_Y13_N7 2 " "Info: 32: + IC(0.411 ns) + CELL(0.258 ns) = 53.322 ns; Loc. = LC_X68_Y13_N7; Fanout = 2; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.258 ns) 53.993 ns 8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|S 33 COMB LC_X68_Y13_N1 1 " "Info: 33: + IC(0.413 ns) + CELL(0.258 ns) = 53.993 ns; Loc. = LC_X68_Y13_N1; Fanout = 1; COMB Node = '8bitAdder:inst7\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|S'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.831 ns) + CELL(1.865 ns) 58.689 ns S\[31\] 34 PIN PIN_C17 0 " "Info: 34: + IC(2.831 ns) + CELL(1.865 ns) = 58.689 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'S\[31\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.696 ns" { 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S S[31] } "NODE_NAME" } } { "32bitAdder.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitAdder.bdf" { { 408 1208 1384 424 "S\[32..0\]" "" } { 248 1176 1192 416 "S\[32\]" "" } { 264 400 416 416 "S\[7..0\]" "" } { 264 648 664 416 "S\[15..8\]" "" } { 264 880 896 416 "S\[23..16\]" "" } { 264 1120 1136 416 "S\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.383 ns ( 21.10 % ) " "Info: Total cell delay = 12.383 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "46.306 ns ( 78.90 % ) " "Info: Total interconnect delay = 46.306 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "58.689 ns" { A[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S S[31] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "58.689 ns" { A[0] {} A[0]~out0 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~61 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst5|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst6|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst7|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|S {} S[31] {} } { 0.000ns 0.000ns 5.993ns 0.366ns 0.386ns 0.374ns 1.314ns 0.365ns 4.886ns 0.414ns 0.381ns 0.416ns 4.007ns 0.405ns 0.386ns 0.385ns 4.667ns 0.395ns 0.374ns 0.379ns 2.120ns 0.390ns 0.381ns 0.375ns 4.144ns 0.394ns 0.373ns 0.410ns 2.818ns 0.387ns 4.574ns 0.392ns 0.411ns 0.413ns 2.831ns } { 0.000ns 1.299ns 0.101ns 0.390ns 0.101ns 0.390ns 0.390ns 0.390ns 0.522ns 0.258ns 0.101ns 0.258ns 0.258ns 0.101ns 0.390ns 0.390ns 0.390ns 0.522ns 0.101ns 0.101ns 0.101ns 0.101ns 0.390ns 0.390ns 0.258ns 0.101ns 0.390ns 0.258ns 0.258ns 0.522ns 0.258ns 0.522ns 0.258ns 0.258ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:31:33 2018 " "Info: Processing ended: Fri Apr 20 19:31:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
