module ack_nak (DLLP,clk,time_out);
input [47 :0] DLLP;
input time_out;
input clk;
output ack_nak_signal;

 reg [11:0] next_seq;

always @(posedge clk) begin
  if(time_out == 1) begin
    next_seq = next_seq -1;
    end

  else begin
      if(DLLP[3]==1)
          next_seq = next_seq -1;
      else 
          next_seq = next_seq +1;
    end
  end 
end module
