{
    "code": "module TopModule (\n    input logic clk,          // Clock signal, positive edge-triggered\n    input logic load,         // Load signal, used to load the counter\n    input logic [9:0] data,   // 10-bit data input for the countdown value\n    output logic tc           // Terminal count output, indicates counter expiration\n);\n\n    logic [9:0] counter;      // Internal counter\n\n    // Sequential logic for counter and terminal count\n    always_ff @(posedge clk) begin\n        if (load) begin\n            counter <= data;\n            tc <= (data == 10'b0);\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1;\n            tc <= (counter == 10'b1);\n        end else begin\n            tc <= 1'b1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}