// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_cin_V_V_dout,
        fifo_cin_V_V_empty_n,
        fifo_cin_V_V_read,
        fifo_weight_V_V_dout,
        fifo_weight_V_V_empty_n,
        fifo_weight_V_V_read,
        fifo_cout_V_V_din,
        fifo_cout_V_V_full_n,
        fifo_cout_V_V_write,
        fifo_config_in_V_V_dout,
        fifo_config_in_V_V_empty_n,
        fifo_config_in_V_V_read,
        fifo_config_out_V_V_din,
        fifo_config_out_V_V_full_n,
        fifo_config_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 225'd1;
parameter    ap_ST_fsm_state2 = 225'd2;
parameter    ap_ST_fsm_state3 = 225'd4;
parameter    ap_ST_fsm_state4 = 225'd8;
parameter    ap_ST_fsm_state5 = 225'd16;
parameter    ap_ST_fsm_state6 = 225'd32;
parameter    ap_ST_fsm_state7 = 225'd64;
parameter    ap_ST_fsm_state8 = 225'd128;
parameter    ap_ST_fsm_state9 = 225'd256;
parameter    ap_ST_fsm_state10 = 225'd512;
parameter    ap_ST_fsm_state11 = 225'd1024;
parameter    ap_ST_fsm_state12 = 225'd2048;
parameter    ap_ST_fsm_state13 = 225'd4096;
parameter    ap_ST_fsm_state14 = 225'd8192;
parameter    ap_ST_fsm_state15 = 225'd16384;
parameter    ap_ST_fsm_state16 = 225'd32768;
parameter    ap_ST_fsm_state17 = 225'd65536;
parameter    ap_ST_fsm_state18 = 225'd131072;
parameter    ap_ST_fsm_state19 = 225'd262144;
parameter    ap_ST_fsm_state20 = 225'd524288;
parameter    ap_ST_fsm_state21 = 225'd1048576;
parameter    ap_ST_fsm_state22 = 225'd2097152;
parameter    ap_ST_fsm_state23 = 225'd4194304;
parameter    ap_ST_fsm_state24 = 225'd8388608;
parameter    ap_ST_fsm_state25 = 225'd16777216;
parameter    ap_ST_fsm_state26 = 225'd33554432;
parameter    ap_ST_fsm_state27 = 225'd67108864;
parameter    ap_ST_fsm_state28 = 225'd134217728;
parameter    ap_ST_fsm_state29 = 225'd268435456;
parameter    ap_ST_fsm_state30 = 225'd536870912;
parameter    ap_ST_fsm_state31 = 225'd1073741824;
parameter    ap_ST_fsm_state32 = 225'd2147483648;
parameter    ap_ST_fsm_state33 = 225'd4294967296;
parameter    ap_ST_fsm_state34 = 225'd8589934592;
parameter    ap_ST_fsm_state35 = 225'd17179869184;
parameter    ap_ST_fsm_state36 = 225'd34359738368;
parameter    ap_ST_fsm_state37 = 225'd68719476736;
parameter    ap_ST_fsm_pp0_stage0 = 225'd137438953472;
parameter    ap_ST_fsm_state40 = 225'd274877906944;
parameter    ap_ST_fsm_state41 = 225'd549755813888;
parameter    ap_ST_fsm_state42 = 225'd1099511627776;
parameter    ap_ST_fsm_state43 = 225'd2199023255552;
parameter    ap_ST_fsm_state44 = 225'd4398046511104;
parameter    ap_ST_fsm_state45 = 225'd8796093022208;
parameter    ap_ST_fsm_state46 = 225'd17592186044416;
parameter    ap_ST_fsm_state47 = 225'd35184372088832;
parameter    ap_ST_fsm_state48 = 225'd70368744177664;
parameter    ap_ST_fsm_state49 = 225'd140737488355328;
parameter    ap_ST_fsm_state50 = 225'd281474976710656;
parameter    ap_ST_fsm_state51 = 225'd562949953421312;
parameter    ap_ST_fsm_state52 = 225'd1125899906842624;
parameter    ap_ST_fsm_state53 = 225'd2251799813685248;
parameter    ap_ST_fsm_state54 = 225'd4503599627370496;
parameter    ap_ST_fsm_state55 = 225'd9007199254740992;
parameter    ap_ST_fsm_state56 = 225'd18014398509481984;
parameter    ap_ST_fsm_state57 = 225'd36028797018963968;
parameter    ap_ST_fsm_state58 = 225'd72057594037927936;
parameter    ap_ST_fsm_state59 = 225'd144115188075855872;
parameter    ap_ST_fsm_state60 = 225'd288230376151711744;
parameter    ap_ST_fsm_state61 = 225'd576460752303423488;
parameter    ap_ST_fsm_state62 = 225'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 225'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 225'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 225'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 225'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 225'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 225'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 225'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 225'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 225'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 225'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 225'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 225'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 225'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 225'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 225'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 225'd75557863725914323419136;
parameter    ap_ST_fsm_state79 = 225'd151115727451828646838272;
parameter    ap_ST_fsm_state80 = 225'd302231454903657293676544;
parameter    ap_ST_fsm_state81 = 225'd604462909807314587353088;
parameter    ap_ST_fsm_state82 = 225'd1208925819614629174706176;
parameter    ap_ST_fsm_state83 = 225'd2417851639229258349412352;
parameter    ap_ST_fsm_state84 = 225'd4835703278458516698824704;
parameter    ap_ST_fsm_state85 = 225'd9671406556917033397649408;
parameter    ap_ST_fsm_state86 = 225'd19342813113834066795298816;
parameter    ap_ST_fsm_state87 = 225'd38685626227668133590597632;
parameter    ap_ST_fsm_state88 = 225'd77371252455336267181195264;
parameter    ap_ST_fsm_state89 = 225'd154742504910672534362390528;
parameter    ap_ST_fsm_state90 = 225'd309485009821345068724781056;
parameter    ap_ST_fsm_state91 = 225'd618970019642690137449562112;
parameter    ap_ST_fsm_state92 = 225'd1237940039285380274899124224;
parameter    ap_ST_fsm_state93 = 225'd2475880078570760549798248448;
parameter    ap_ST_fsm_state94 = 225'd4951760157141521099596496896;
parameter    ap_ST_fsm_state95 = 225'd9903520314283042199192993792;
parameter    ap_ST_fsm_state96 = 225'd19807040628566084398385987584;
parameter    ap_ST_fsm_state97 = 225'd39614081257132168796771975168;
parameter    ap_ST_fsm_state98 = 225'd79228162514264337593543950336;
parameter    ap_ST_fsm_state99 = 225'd158456325028528675187087900672;
parameter    ap_ST_fsm_state100 = 225'd316912650057057350374175801344;
parameter    ap_ST_fsm_state101 = 225'd633825300114114700748351602688;
parameter    ap_ST_fsm_state102 = 225'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state103 = 225'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state104 = 225'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state105 = 225'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state106 = 225'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state107 = 225'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state108 = 225'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state109 = 225'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state110 = 225'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state111 = 225'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state112 = 225'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state113 = 225'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state114 = 225'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state115 = 225'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state116 = 225'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_pp1_stage0 = 225'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state120 = 225'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state121 = 225'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state122 = 225'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state123 = 225'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state124 = 225'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state125 = 225'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state126 = 225'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state127 = 225'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state128 = 225'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state129 = 225'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state130 = 225'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state131 = 225'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state132 = 225'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state133 = 225'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state134 = 225'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state135 = 225'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state136 = 225'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state137 = 225'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state138 = 225'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state139 = 225'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state140 = 225'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state141 = 225'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state142 = 225'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state143 = 225'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state144 = 225'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state145 = 225'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state146 = 225'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state147 = 225'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state148 = 225'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_pp2_stage0 = 225'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state155 = 225'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state156 = 225'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state157 = 225'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state158 = 225'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state159 = 225'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state160 = 225'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state161 = 225'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state162 = 225'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state163 = 225'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state164 = 225'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state165 = 225'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state166 = 225'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state167 = 225'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state168 = 225'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state169 = 225'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state170 = 225'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state171 = 225'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state172 = 225'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state173 = 225'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state174 = 225'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state175 = 225'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state176 = 225'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state177 = 225'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state178 = 225'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state179 = 225'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state180 = 225'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state181 = 225'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state182 = 225'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state183 = 225'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state184 = 225'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state185 = 225'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state186 = 225'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state187 = 225'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state188 = 225'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state189 = 225'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state190 = 225'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state191 = 225'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state192 = 225'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state193 = 225'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state194 = 225'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state195 = 225'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state196 = 225'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state197 = 225'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state198 = 225'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state199 = 225'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state200 = 225'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state201 = 225'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state202 = 225'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state203 = 225'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state204 = 225'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state205 = 225'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state206 = 225'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state207 = 225'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state208 = 225'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state209 = 225'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state210 = 225'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state211 = 225'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state212 = 225'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state213 = 225'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state214 = 225'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state215 = 225'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state216 = 225'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state217 = 225'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state218 = 225'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state219 = 225'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state220 = 225'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state221 = 225'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state222 = 225'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state223 = 225'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state224 = 225'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state225 = 225'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state226 = 225'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state227 = 225'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state228 = 225'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state229 = 225'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_pp3_stage0 = 225'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state235 = 225'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state236 = 225'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state237 = 225'd26959946667150639794667015087019630673637144422540572481103610249216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_cin_V_V_dout;
input   fifo_cin_V_V_empty_n;
output   fifo_cin_V_V_read;
input  [255:0] fifo_weight_V_V_dout;
input   fifo_weight_V_V_empty_n;
output   fifo_weight_V_V_read;
output  [255:0] fifo_cout_V_V_din;
input   fifo_cout_V_V_full_n;
output   fifo_cout_V_V_write;
input  [191:0] fifo_config_in_V_V_dout;
input   fifo_config_in_V_V_empty_n;
output   fifo_config_in_V_V_read;
output  [191:0] fifo_config_out_V_V_din;
input   fifo_config_out_V_V_full_n;
output   fifo_config_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_cin_V_V_read;
reg fifo_weight_V_V_read;
reg[255:0] fifo_cout_V_V_din;
reg fifo_cout_V_V_write;
reg fifo_config_in_V_V_read;
reg fifo_config_out_V_V_write;

(* fsm_encoding = "none" *) reg   [224:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_cin_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_2505;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] tmp_179_reg_2585;
reg    fifo_weight_V_V_blk_n;
reg    ap_enable_reg_pp2_iter4;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond_flatten3_reg_2693;
reg   [0:0] exitcond_flatten3_reg_2693_pp2_iter3_reg;
reg    fifo_cout_V_V_blk_n;
reg    ap_enable_reg_pp3_iter4;
wire    ap_block_pp3_stage0;
reg   [0:0] tmp_189_reg_2919;
reg   [0:0] tmp_189_reg_2919_pp3_iter3_reg;
reg    fifo_config_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [0:0] ap_phi_mux_done_phi_fu_664_p4;
wire   [0:0] ap_phi_mux_layer_start_phi_fu_675_p4;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [0:0] layer_start_reg_671;
reg    fifo_config_out_V_V_blk_n;
reg   [80:0] indvar_flatten_reg_695;
reg  signed [31:0] i_op_assign_5_reg_740;
reg   [60:0] indvar_flatten1_reg_751;
reg   [15:0] i_op_assign_2_reg_762;
reg   [44:0] indvar_flatten2_reg_773;
reg   [15:0] p_reg_784;
reg   [28:0] indvar_flatten3_reg_796;
reg   [15:0] q_reg_808;
reg   [12:0] i_op_assign_3_reg_820;
reg   [31:0] i_op_assign_8_reg_855;
reg   [31:0] LAYER_BATCH_V_reg_2347;
reg    ap_block_state4;
reg   [191:0] p_Val2_13_reg_2352;
reg    ap_block_state10;
wire   [31:0] LAYER_IN_NUM_V_fu_945_p1;
reg   [31:0] LAYER_IN_NUM_V_reg_2358;
reg   [31:0] LAYER_OUT_NUM_V_reg_2364;
reg   [31:0] LAYER_IN_H_V_reg_2369;
reg   [31:0] LAYER_IN_W_V_reg_2374;
wire   [31:0] STRIDE_V_fu_989_p4;
reg   [31:0] STRIDE_V_reg_2379;
reg   [15:0] LAYER_IN_NUM_T_V_reg_2385;
reg   [15:0] LAYER_OUT_NUM_T_V_reg_2392;
wire   [31:0] LAYER_IN_H_T_V_fu_1019_p4;
reg   [31:0] LAYER_IN_H_T_V_reg_2399;
wire   [31:0] LAYER_IN_W_T_V_fu_1029_p4;
reg   [31:0] LAYER_IN_W_T_V_reg_2407;
wire   [15:0] FILTER_S_fu_1047_p3;
reg   [15:0] FILTER_S_reg_2415;
wire   [31:0] STRIDE_V_5_fu_1081_p3;
reg   [31:0] STRIDE_V_5_reg_2422;
wire   [31:0] STRIDE_V_6_fu_1089_p3;
reg   [31:0] STRIDE_V_6_reg_2428;
wire   [0:0] tmp_519_fu_1097_p3;
reg   [0:0] tmp_519_reg_2433;
wire   [0:0] tmp_168_fu_1133_p2;
wire   [32:0] ret_V_fu_1147_p2;
reg   [32:0] ret_V_reg_2441;
wire   [32:0] ret_V_8_fu_1157_p2;
reg   [32:0] ret_V_8_reg_2446;
wire   [12:0] grp_fu_916_p4;
reg   [12:0] tmp_174_cast_reg_2451;
wire   [32:0] rhs_V_fu_1163_p1;
reg   [32:0] rhs_V_reg_2459;
wire   [33:0] ret_V_7_fu_1170_p2;
reg   [33:0] ret_V_7_reg_2465;
wire    ap_CS_fsm_state11;
wire   [33:0] ret_V_9_fu_1179_p2;
reg   [33:0] ret_V_9_reg_2470;
wire    ap_CS_fsm_state12;
wire   [67:0] grp_fu_1191_p2;
reg   [67:0] bound_reg_2485;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [80:0] grp_fu_1204_p2;
reg   [80:0] bound4_reg_2500;
wire    ap_CS_fsm_state37;
wire   [0:0] exitcond_flatten_fu_1210_p2;
wire    ap_block_state38_pp0_stage0_iter0;
reg    ap_block_state39_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [80:0] indvar_flatten_next_fu_1215_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [12:0] i_fu_1226_p2;
reg   [12:0] i_reg_2517;
wire    ap_CS_fsm_state41;
wire   [0:0] exitcond6_fu_1221_p2;
wire   [31:0] grp_fu_1232_p2;
reg   [31:0] ret_V_23_reg_2532;
wire    ap_CS_fsm_state76;
wire   [32:0] ret_V_1_fu_1245_p2;
reg   [32:0] ret_V_1_reg_2537;
wire    ap_CS_fsm_state77;
wire   [33:0] ret_V_2_fu_1253_p2;
reg   [33:0] ret_V_2_reg_2542;
wire    ap_CS_fsm_state78;
wire   [14:0] newIndex1_cast_fu_1259_p1;
reg   [14:0] newIndex1_cast_reg_2547;
wire   [11:0] tmp_521_fu_1263_p1;
reg   [11:0] tmp_521_reg_2552;
wire    ap_CS_fsm_state79;
wire   [38:0] next_mul_fu_1267_p2;
reg   [38:0] next_mul_reg_2557;
wire   [31:0] h_fu_1282_p2;
reg   [31:0] h_reg_2565;
wire   [31:0] grp_fu_1288_p2;
reg   [31:0] ret_V_24_reg_2570;
wire    ap_CS_fsm_state114;
wire   [32:0] ret_V_3_fu_1295_p2;
reg   [32:0] ret_V_3_reg_2575;
wire    ap_CS_fsm_state115;
wire   [33:0] ret_V_4_fu_1303_p2;
reg   [33:0] ret_V_4_reg_2580;
wire    ap_CS_fsm_state116;
wire   [0:0] tmp_179_fu_1313_p2;
wire    ap_block_state117_pp1_stage0_iter0;
reg    ap_block_state118_pp1_stage0_iter1;
wire    ap_block_state119_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] tmp_179_reg_2585_pp1_iter1_reg;
wire   [31:0] w_fu_1318_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [11:0] tmp_320_fu_1328_p2;
reg   [11:0] tmp_320_reg_2594;
wire   [14:0] tmp_323_fu_1340_p2;
reg   [14:0] tmp_323_reg_2599;
wire   [31:0] u32_tmp_V_22_fu_1345_p1;
reg   [31:0] u32_tmp_V_22_reg_2604;
reg   [31:0] u32_tmp_V_8_reg_2609;
reg   [31:0] u32_tmp_V_9_reg_2614;
reg   [31:0] u32_tmp_V_23_reg_2619;
reg   [31:0] u32_tmp_V_24_reg_2624;
reg   [31:0] u32_tmp_V_25_reg_2629;
reg   [31:0] u32_tmp_V_26_reg_2634;
reg   [31:0] u32_tmp_V_27_reg_2639;
wire   [28:0] grp_fu_2323_p2;
reg   [28:0] bound1_reg_2644;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire   [44:0] grp_fu_1468_p2;
reg   [44:0] bound2_reg_2661;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state130;
wire   [60:0] grp_fu_1480_p2;
reg   [60:0] bound3_reg_2677;
wire    ap_CS_fsm_state148;
wire   [0:0] exitcond4_mid_fu_1486_p2;
reg   [0:0] exitcond4_mid_reg_2682;
wire   [0:0] exitcond_flatten22_m_fu_1491_p2;
reg   [0:0] exitcond_flatten22_m_reg_2688;
wire   [0:0] exitcond_flatten3_fu_1496_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state149_pp2_stage0_iter0;
wire    ap_block_state150_pp2_stage0_iter1;
wire    ap_block_state151_pp2_stage0_iter2;
wire    ap_block_state152_pp2_stage0_iter3;
reg    ap_block_state153_pp2_stage0_iter4;
wire    ap_block_state154_pp2_stage0_iter5;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten3_reg_2693_pp2_iter1_reg;
reg   [0:0] exitcond_flatten3_reg_2693_pp2_iter2_reg;
reg   [0:0] exitcond_flatten3_reg_2693_pp2_iter4_reg;
wire   [60:0] indvar_flatten_next3_fu_1501_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond_flatten1_fu_1513_p2;
reg   [0:0] exitcond_flatten1_reg_2702;
reg   [0:0] exitcond_flatten1_reg_2702_pp2_iter1_reg;
wire   [15:0] tmp_176_mid2_v_fu_1518_p3;
reg   [15:0] tmp_176_mid2_v_reg_2711;
wire   [44:0] indvar_flatten_next2_fu_1532_p3;
wire   [18:0] tmp_307_fu_1561_p2;
reg   [18:0] tmp_307_reg_2723;
wire   [0:0] exitcond_flatten22_m_1_fu_1572_p3;
reg   [0:0] exitcond_flatten22_m_1_reg_2728;
wire   [0:0] tmp_308_fu_1584_p2;
reg   [0:0] tmp_308_reg_2734;
wire   [15:0] tmp_181_mid2_fu_1589_p3;
reg   [15:0] tmp_181_mid2_reg_2739;
reg    ap_enable_reg_pp2_iter1;
wire   [28:0] indvar_flatten_next1_fu_1603_p3;
reg   [28:0] indvar_flatten_next1_reg_2745;
wire   [10:0] tmp_522_fu_1641_p1;
reg   [10:0] tmp_522_reg_2750;
wire   [8:0] tmp_523_fu_1645_p1;
reg   [8:0] tmp_523_reg_2755;
wire   [12:0] i_op_assign_16_mid2_fu_1671_p3;
reg   [12:0] i_op_assign_16_mid2_reg_2760;
reg   [12:0] i_op_assign_16_mid2_reg_2760_pp2_iter3_reg;
wire   [15:0] tmp_184_mid2_fu_1679_p3;
reg   [15:0] tmp_184_mid2_reg_2765;
reg    ap_enable_reg_pp2_iter2;
wire   [10:0] tmp_525_fu_1687_p1;
reg   [10:0] tmp_525_reg_2770;
wire   [12:0] i_1_fu_1691_p2;
reg   [12:0] i_1_reg_2775;
wire   [10:0] tmp_314_fu_1709_p2;
reg   [10:0] tmp_314_reg_2780;
wire   [31:0] u32_tmp_V_fu_1721_p1;
reg   [31:0] u32_tmp_V_reg_2785;
wire   [13:0] tmp_317_fu_1728_p2;
reg   [13:0] tmp_317_reg_2790;
reg   [31:0] u32_tmp_V_15_reg_2795;
reg   [31:0] u32_tmp_V_16_reg_2800;
reg   [31:0] u32_tmp_V_17_reg_2805;
reg   [31:0] u32_tmp_V_18_reg_2810;
reg   [31:0] u32_tmp_V_19_reg_2815;
reg   [31:0] u32_tmp_V_20_reg_2820;
reg   [31:0] u32_tmp_V_21_reg_2825;
wire   [0:0] tmp_173_fu_1847_p2;
reg   [0:0] tmp_173_reg_2830;
wire    ap_CS_fsm_state155;
wire   [32:0] ret_V_5_fu_1860_p2;
reg   [32:0] ret_V_5_reg_2835;
wire    ap_CS_fsm_state156;
wire   [0:0] tmp_175_fu_1869_p2;
reg   [0:0] tmp_175_reg_2840;
wire    ap_CS_fsm_state157;
wire    grp_conv_core_fu_866_ap_ready;
wire    grp_conv_core_fu_866_ap_done;
reg   [12:0] tmp_193_cast_reg_2844;
wire   [12:0] o_6_fu_1888_p2;
reg   [12:0] o_6_reg_2852;
wire    ap_CS_fsm_state158;
wire   [31:0] in_num_iter_fu_1901_p2;
reg   [31:0] in_num_iter_reg_2857;
wire   [0:0] exitcond1_fu_1883_p2;
wire   [31:0] in_h_iter_3_fu_1907_p2;
reg   [31:0] in_h_iter_3_reg_2863;
wire   [31:0] in_w_iter_3_fu_1912_p2;
reg   [31:0] in_w_iter_3_reg_2869;
wire   [31:0] out_num_iter_3_fu_1920_p2;
reg   [31:0] out_num_iter_3_reg_2875;
wire   [31:0] grp_fu_1894_p2;
reg   [31:0] ret_V_25_reg_2881;
wire    ap_CS_fsm_state193;
wire   [14:0] newIndex5_cast_fu_1926_p1;
reg   [14:0] newIndex5_cast_reg_2886;
wire   [31:0] h_5_fu_1935_p2;
reg   [31:0] h_5_reg_2894;
wire    ap_CS_fsm_state194;
wire   [4:0] tmp_529_fu_1945_p1;
reg   [4:0] tmp_529_reg_2899;
wire   [0:0] tmp_183_fu_1930_p2;
wire   [6:0] tmp_530_fu_1949_p1;
reg   [6:0] tmp_530_reg_2904;
wire   [31:0] grp_fu_1941_p2;
reg   [31:0] ret_V_26_reg_2909;
wire    ap_CS_fsm_state229;
wire   [11:0] tmp_326_fu_1967_p2;
reg   [11:0] tmp_326_reg_2914;
wire   [0:0] tmp_189_fu_1973_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state230_pp3_stage0_iter0;
wire    ap_block_state231_pp3_stage0_iter1;
wire    ap_block_state232_pp3_stage0_iter2;
wire    ap_block_state233_pp3_stage0_iter3;
reg    ap_block_state234_pp3_stage0_iter4;
reg    ap_block_pp3_stage0_11001;
reg   [0:0] tmp_189_reg_2919_pp3_iter1_reg;
reg   [0:0] tmp_189_reg_2919_pp3_iter2_reg;
wire   [31:0] w_5_fu_1978_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [11:0] tmp_327_fu_1988_p2;
reg   [11:0] tmp_327_reg_2928;
wire   [14:0] tmp_330_fu_2000_p2;
reg   [14:0] tmp_330_reg_2933;
wire   [31:0] cout_local_0_q0;
reg   [31:0] tmp_f_reg_2978;
wire   [31:0] cout_local_1_q0;
reg   [31:0] tmp_f_1_reg_2983;
wire   [31:0] cout_local_2_q0;
reg   [31:0] tmp_f_2_reg_2988;
wire   [31:0] cout_local_3_q0;
reg   [31:0] tmp_f_3_reg_2993;
wire   [31:0] cout_local_4_q0;
reg   [31:0] tmp_f_4_reg_2998;
wire   [31:0] cout_local_5_q0;
reg   [31:0] tmp_f_5_reg_3003;
wire   [31:0] cout_local_6_q0;
reg   [31:0] tmp_f_6_reg_3008;
wire   [31:0] cout_local_7_q0;
reg   [31:0] tmp_f_7_reg_3013;
wire   [0:0] tmp_186_fu_2061_p2;
reg   [0:0] tmp_186_reg_3018;
wire    ap_CS_fsm_state236;
wire   [0:0] tmp_188_fu_2065_p2;
reg   [0:0] tmp_188_reg_3025;
wire   [0:0] tmp_190_fu_2069_p2;
reg   [0:0] tmp_190_reg_3031;
wire   [0:0] tmp_193_fu_2073_p2;
reg   [0:0] tmp_193_reg_3037;
wire   [31:0] layer_iter_3_fu_2077_p2;
reg   [31:0] layer_iter_3_reg_3043;
wire   [0:0] sel_tmp6_demorgan_fu_2083_p2;
reg   [0:0] sel_tmp6_demorgan_reg_3049;
wire   [0:0] sel_tmp13_demorgan_fu_2089_p2;
reg   [0:0] sel_tmp13_demorgan_reg_3055;
wire   [31:0] newSel25_fu_2159_p3;
wire    ap_CS_fsm_state237;
wire   [31:0] newSel28_fu_2182_p3;
wire   [31:0] newSel31_fu_2205_p3;
wire   [31:0] newSel34_fu_2228_p3;
wire   [31:0] newSel36_fu_2243_p3;
wire   [0:0] done_be_fu_2299_p2;
wire   [0:0] layer_start_be_fu_2317_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state38;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state117;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state149;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter5;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state230;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg   [13:0] cin_local_0_address0;
reg    cin_local_0_ce0;
reg    cin_local_0_we0;
wire   [31:0] cin_local_0_d0;
wire   [31:0] cin_local_0_q0;
reg   [13:0] cin_local_1_address0;
reg    cin_local_1_ce0;
reg    cin_local_1_we0;
wire   [31:0] cin_local_1_d0;
wire   [31:0] cin_local_1_q0;
reg   [13:0] cin_local_2_address0;
reg    cin_local_2_ce0;
reg    cin_local_2_we0;
wire   [31:0] cin_local_2_d0;
wire   [31:0] cin_local_2_q0;
reg   [13:0] cin_local_3_address0;
reg    cin_local_3_ce0;
reg    cin_local_3_we0;
wire   [31:0] cin_local_3_d0;
wire   [31:0] cin_local_3_q0;
reg   [13:0] cin_local_4_address0;
reg    cin_local_4_ce0;
reg    cin_local_4_we0;
wire   [31:0] cin_local_4_d0;
wire   [31:0] cin_local_4_q0;
reg   [13:0] cin_local_5_address0;
reg    cin_local_5_ce0;
reg    cin_local_5_we0;
wire   [31:0] cin_local_5_d0;
wire   [31:0] cin_local_5_q0;
reg   [13:0] cin_local_6_address0;
reg    cin_local_6_ce0;
reg    cin_local_6_we0;
wire   [31:0] cin_local_6_d0;
wire   [31:0] cin_local_6_q0;
reg   [13:0] cin_local_7_address0;
reg    cin_local_7_ce0;
reg    cin_local_7_we0;
wire   [31:0] cin_local_7_d0;
wire   [31:0] cin_local_7_q0;
reg   [12:0] weight_local_0_address0;
reg    weight_local_0_ce0;
reg    weight_local_0_we0;
wire   [31:0] weight_local_0_d0;
wire   [31:0] weight_local_0_q0;
reg   [12:0] weight_local_1_address0;
reg    weight_local_1_ce0;
reg    weight_local_1_we0;
wire   [31:0] weight_local_1_d0;
wire   [31:0] weight_local_1_q0;
reg   [12:0] weight_local_2_address0;
reg    weight_local_2_ce0;
reg    weight_local_2_we0;
wire   [31:0] weight_local_2_d0;
wire   [31:0] weight_local_2_q0;
reg   [12:0] weight_local_3_address0;
reg    weight_local_3_ce0;
reg    weight_local_3_we0;
wire   [31:0] weight_local_3_d0;
wire   [31:0] weight_local_3_q0;
reg   [12:0] weight_local_4_address0;
reg    weight_local_4_ce0;
reg    weight_local_4_we0;
wire   [31:0] weight_local_4_d0;
wire   [31:0] weight_local_4_q0;
reg   [12:0] weight_local_5_address0;
reg    weight_local_5_ce0;
reg    weight_local_5_we0;
wire   [31:0] weight_local_5_d0;
wire   [31:0] weight_local_5_q0;
reg   [12:0] weight_local_6_address0;
reg    weight_local_6_ce0;
reg    weight_local_6_we0;
wire   [31:0] weight_local_6_d0;
wire   [31:0] weight_local_6_q0;
reg   [12:0] weight_local_7_address0;
reg    weight_local_7_ce0;
reg    weight_local_7_we0;
wire   [31:0] weight_local_7_d0;
wire   [31:0] weight_local_7_q0;
reg   [13:0] cout_local_0_address0;
reg    cout_local_0_ce0;
reg    cout_local_0_we0;
reg   [13:0] cout_local_1_address0;
reg    cout_local_1_ce0;
reg    cout_local_1_we0;
reg   [13:0] cout_local_2_address0;
reg    cout_local_2_ce0;
reg    cout_local_2_we0;
reg   [13:0] cout_local_3_address0;
reg    cout_local_3_ce0;
reg    cout_local_3_we0;
reg   [13:0] cout_local_4_address0;
reg    cout_local_4_ce0;
reg    cout_local_4_we0;
reg   [13:0] cout_local_5_address0;
reg    cout_local_5_ce0;
reg    cout_local_5_we0;
reg   [13:0] cout_local_6_address0;
reg    cout_local_6_ce0;
reg    cout_local_6_we0;
reg   [13:0] cout_local_7_address0;
reg    cout_local_7_ce0;
reg    cout_local_7_we0;
wire    grp_conv_core_fu_866_ap_start;
wire    grp_conv_core_fu_866_ap_idle;
wire   [13:0] grp_conv_core_fu_866_cin_0_address0;
wire    grp_conv_core_fu_866_cin_0_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_1_address0;
wire    grp_conv_core_fu_866_cin_1_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_2_address0;
wire    grp_conv_core_fu_866_cin_2_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_3_address0;
wire    grp_conv_core_fu_866_cin_3_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_4_address0;
wire    grp_conv_core_fu_866_cin_4_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_5_address0;
wire    grp_conv_core_fu_866_cin_5_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_6_address0;
wire    grp_conv_core_fu_866_cin_6_ce0;
wire   [13:0] grp_conv_core_fu_866_cin_7_address0;
wire    grp_conv_core_fu_866_cin_7_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_0_address0;
wire    grp_conv_core_fu_866_weight_0_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_1_address0;
wire    grp_conv_core_fu_866_weight_1_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_2_address0;
wire    grp_conv_core_fu_866_weight_2_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_3_address0;
wire    grp_conv_core_fu_866_weight_3_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_4_address0;
wire    grp_conv_core_fu_866_weight_4_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_5_address0;
wire    grp_conv_core_fu_866_weight_5_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_6_address0;
wire    grp_conv_core_fu_866_weight_6_ce0;
wire   [12:0] grp_conv_core_fu_866_weight_7_address0;
wire    grp_conv_core_fu_866_weight_7_ce0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_0_address0;
wire    grp_conv_core_fu_866_cout_kernel_0_ce0;
wire    grp_conv_core_fu_866_cout_kernel_0_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_0_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_1_address0;
wire    grp_conv_core_fu_866_cout_kernel_1_ce0;
wire    grp_conv_core_fu_866_cout_kernel_1_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_1_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_2_address0;
wire    grp_conv_core_fu_866_cout_kernel_2_ce0;
wire    grp_conv_core_fu_866_cout_kernel_2_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_2_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_3_address0;
wire    grp_conv_core_fu_866_cout_kernel_3_ce0;
wire    grp_conv_core_fu_866_cout_kernel_3_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_3_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_4_address0;
wire    grp_conv_core_fu_866_cout_kernel_4_ce0;
wire    grp_conv_core_fu_866_cout_kernel_4_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_4_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_5_address0;
wire    grp_conv_core_fu_866_cout_kernel_5_ce0;
wire    grp_conv_core_fu_866_cout_kernel_5_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_5_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_6_address0;
wire    grp_conv_core_fu_866_cout_kernel_6_ce0;
wire    grp_conv_core_fu_866_cout_kernel_6_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_6_d0;
wire   [13:0] grp_conv_core_fu_866_cout_kernel_7_address0;
wire    grp_conv_core_fu_866_cout_kernel_7_ce0;
wire    grp_conv_core_fu_866_cout_kernel_7_we0;
wire   [31:0] grp_conv_core_fu_866_cout_kernel_7_d0;
wire    grp_conv_core_fu_866_init;
reg   [31:0] i_op_assign_s_reg_600;
reg    ap_block_state5;
reg   [31:0] out_num_iter_reg_612;
reg   [31:0] in_h_iter_reg_624;
reg   [31:0] in_w_iter_reg_636;
reg   [31:0] layer_iter_reg_648;
reg   [0:0] done_reg_660;
reg   [0:0] layer_start_1_reg_683;
reg    ap_predicate_op294_read_state6;
reg    ap_predicate_op295_write_state6;
reg    ap_block_state6;
reg   [12:0] i_op_assign_1_reg_706;
wire   [0:0] tmp_171_fu_1277_p2;
reg  signed [31:0] i_op_assign_4_reg_718;
wire    ap_CS_fsm_state120;
reg   [38:0] phi_mul_reg_729;
reg   [15:0] ap_phi_mux_i_op_assign_2_phi_fu_766_p4;
reg   [15:0] ap_phi_mux_p_phi_fu_788_p4;
reg   [28:0] ap_phi_mux_indvar_flatten3_phi_fu_800_p4;
reg   [15:0] ap_phi_mux_q_phi_fu_812_p4;
reg   [12:0] ap_phi_mux_i_op_assign_3_phi_fu_824_p4;
reg   [12:0] i_op_assign_6_reg_832;
reg   [31:0] i_op_assign_7_reg_844;
wire    ap_CS_fsm_state235;
reg    grp_conv_core_fu_866_ap_start_reg;
wire   [63:0] tmp_323_cast_fu_1419_p1;
wire   [63:0] tmp_317_cast_fu_1808_p1;
wire   [63:0] tmp_330_cast_fu_2005_p1;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state7;
reg    ap_block_state8;
reg    ap_block_state9;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] p_Result_s_fu_2040_p9;
reg    ap_block_pp3_stage0_01001;
reg   [191:0] tmp_V_fu_170;
reg   [191:0] tmp_V_48_fu_174;
reg   [191:0] tmp_V_49_fu_178;
reg   [191:0] grp_fu_916_p1;
wire   [0:0] tmp_517_fu_1039_p3;
wire   [15:0] FILTER_S2_V_fu_979_p4;
wire   [1:0] tmp_303_fu_1055_p4;
wire   [0:0] tmp_518_fu_1073_p3;
wire   [2:0] tmp_520_fu_1105_p1;
wire   [2:0] tmp_165_fu_1065_p3;
wire   [28:0] tmp_503_fu_1115_p4;
wire   [2:0] tmp_s_fu_1109_p2;
wire   [31:0] tmp_167_fu_1125_p3;
wire   [32:0] rhs_V_4_fu_1143_p1;
wire   [32:0] lhs_V_4_fu_1139_p1;
wire   [32:0] lhs_V_7_fu_1153_p1;
wire   [33:0] lhs_V_6_cast_fu_1167_p1;
wire   [33:0] lhs_V_1_cast_fu_1176_p1;
wire   [33:0] grp_fu_1191_p0;
wire   [33:0] grp_fu_1191_p1;
wire   [12:0] grp_fu_1204_p0;
wire   [67:0] grp_fu_1204_p1;
wire   [32:0] lhs_V_fu_1242_p1;
wire   [33:0] lhs_V_4_cast_fu_1250_p1;
wire  signed [33:0] tmp_181_cast_fu_1273_p1;
wire   [32:0] lhs_V_6_fu_1292_p1;
wire   [33:0] lhs_V_9_cast_fu_1300_p1;
wire  signed [33:0] tmp_194_cast_fu_1309_p1;
wire   [11:0] tmp_527_fu_1324_p1;
wire   [14:0] tmp_322_cast_fu_1333_p3;
wire   [28:0] grp_fu_1468_p0;
wire   [15:0] grp_fu_1468_p1;
wire   [44:0] grp_fu_1480_p0;
wire   [15:0] grp_fu_1480_p1;
wire   [15:0] o_fu_1507_p2;
wire   [44:0] indvar_flatten34_op_fu_1526_p2;
wire   [17:0] tmp_306_fu_1550_p3;
wire   [18:0] p_shl1_cast_fu_1557_p1;
wire   [18:0] tmp_176_mid2_cast_fu_1547_p1;
wire   [0:0] exitcond_flatten2_fu_1567_p2;
wire   [15:0] p_mid_fu_1540_p3;
wire   [15:0] p_1_fu_1578_p2;
wire   [28:0] indvar_flatten20_op_fu_1597_p2;
wire   [0:0] exitcond_fu_1614_p2;
wire  signed [19:0] tmp_307_cast_fu_1611_p1;
wire   [19:0] tmp_181_mid2_cast_fu_1632_p1;
wire   [19:0] tmp_309_fu_1635_p2;
wire   [0:0] exitcond4_mid1_fu_1619_p3;
wire   [15:0] q_mid_fu_1625_p3;
wire   [0:0] exitcond4_mid2_fu_1649_p3;
wire   [0:0] tmp_313_fu_1661_p2;
wire   [0:0] tmp_524_fu_1666_p2;
wire   [15:0] q_1_fu_1655_p2;
wire   [10:0] p_shl_fu_1697_p3;
wire   [10:0] tmp_311_fu_1704_p2;
wire   [13:0] tmp_316_cast_fu_1714_p3;
wire   [13:0] newIndex3_cast_fu_1725_p1;
wire   [32:0] lhs_V_5_fu_1853_p1;
wire   [32:0] rhs_V_5_fu_1857_p1;
wire   [32:0] tmp_174_fu_1866_p1;
wire   [31:0] tmp_185_fu_1898_p1;
wire   [31:0] tmp_192_fu_1917_p1;
wire   [11:0] p_shl2_cast_fu_1953_p3;
wire   [11:0] p_shl3_cast_fu_1960_p3;
wire   [11:0] tmp_531_fu_1984_p1;
wire   [14:0] tmp_329_cast_fu_1993_p3;
wire   [31:0] v1_V_fu_2037_p1;
wire   [31:0] cout_tmp_6_V_fu_2034_p1;
wire   [31:0] cout_tmp_5_V_fu_2031_p1;
wire   [31:0] cout_tmp_4_V_fu_2028_p1;
wire   [31:0] cout_tmp_3_V_fu_2025_p1;
wire   [31:0] cout_tmp_2_V_fu_2022_p1;
wire   [31:0] cout_tmp_1_V_fu_2019_p1;
wire   [31:0] cout_tmp_0_V_fu_2016_p1;
wire   [0:0] sel_tmp1_fu_2099_p2;
wire   [0:0] sel_tmp6_fu_2109_p2;
wire   [0:0] sel_tmp13_fu_2119_p2;
wire   [0:0] sel_tmp14_fu_2124_p2;
wire   [0:0] sel_tmp7_fu_2114_p2;
wire   [0:0] sel_tmp2_fu_2104_p2;
wire   [0:0] or_cond_fu_2129_p2;
wire   [0:0] tmp_504_fu_2140_p2;
wire   [0:0] or_cond5_fu_2135_p2;
wire   [0:0] or_cond6_fu_2153_p2;
wire   [31:0] newSel_fu_2146_p3;
wire   [31:0] newSel26_fu_2167_p3;
wire   [31:0] newSel27_fu_2174_p3;
wire   [31:0] newSel29_fu_2190_p3;
wire   [31:0] newSel30_fu_2197_p3;
wire   [31:0] newSel32_fu_2213_p3;
wire   [31:0] newSel33_fu_2220_p3;
wire   [0:0] tmp_194_fu_2095_p2;
wire   [31:0] newSel35_fu_2236_p3;
wire   [0:0] tmp_188_not_fu_2251_p2;
wire   [0:0] tmp_190_not_fu_2261_p2;
wire   [0:0] tmp_193_not_fu_2271_p2;
wire   [0:0] not_sel_tmp7_fu_2266_p2;
wire   [0:0] not_sel_tmp8_fu_2276_p2;
wire   [0:0] tmp117_fu_2287_p2;
wire   [0:0] not_sel_tmp_fu_2256_p2;
wire   [0:0] tmp116_fu_2293_p2;
wire   [0:0] tmp115_fu_2281_p2;
wire   [0:0] sel_tmp_fu_2305_p2;
wire   [0:0] sel_tmp23_fu_2311_p2;
wire   [12:0] grp_fu_2323_p0;
wire   [15:0] grp_fu_2323_p1;
reg    grp_fu_1232_ap_start;
wire    grp_fu_1232_ap_done;
reg    grp_fu_1288_ap_start;
wire    grp_fu_1288_ap_done;
reg    grp_fu_1894_ap_start;
wire    grp_fu_1894_ap_done;
reg    grp_fu_1941_ap_start;
wire    grp_fu_1941_ap_done;
reg   [224:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [67:0] grp_fu_1191_p00;
wire   [67:0] grp_fu_1191_p10;
wire   [80:0] grp_fu_1204_p00;
wire   [80:0] grp_fu_1204_p10;
wire   [44:0] grp_fu_1468_p00;
wire   [44:0] grp_fu_1468_p10;
wire   [60:0] grp_fu_1480_p00;
wire   [60:0] grp_fu_1480_p10;
wire   [28:0] grp_fu_2323_p00;
wire   [28:0] grp_fu_2323_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 225'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 grp_conv_core_fu_866_ap_start_reg = 1'b0;
end

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_0_address0),
    .ce0(cin_local_0_ce0),
    .we0(cin_local_0_we0),
    .d0(cin_local_0_d0),
    .q0(cin_local_0_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_1_address0),
    .ce0(cin_local_1_ce0),
    .we0(cin_local_1_we0),
    .d0(cin_local_1_d0),
    .q0(cin_local_1_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_2_address0),
    .ce0(cin_local_2_ce0),
    .we0(cin_local_2_we0),
    .d0(cin_local_2_d0),
    .q0(cin_local_2_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_3_address0),
    .ce0(cin_local_3_ce0),
    .we0(cin_local_3_we0),
    .d0(cin_local_3_d0),
    .q0(cin_local_3_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_4_address0),
    .ce0(cin_local_4_ce0),
    .we0(cin_local_4_we0),
    .d0(cin_local_4_d0),
    .q0(cin_local_4_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_5_address0),
    .ce0(cin_local_5_ce0),
    .we0(cin_local_5_we0),
    .d0(cin_local_5_d0),
    .q0(cin_local_5_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_6_address0),
    .ce0(cin_local_6_ce0),
    .we0(cin_local_6_we0),
    .d0(cin_local_6_d0),
    .q0(cin_local_6_q0)
);

kernel_cin_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 10976 ),
    .AddressWidth( 14 ))
cin_local_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_local_7_address0),
    .ce0(cin_local_7_ce0),
    .we0(cin_local_7_we0),
    .d0(cin_local_7_d0),
    .q0(cin_local_7_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_0_address0),
    .ce0(weight_local_0_ce0),
    .we0(weight_local_0_we0),
    .d0(weight_local_0_d0),
    .q0(weight_local_0_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_1_address0),
    .ce0(weight_local_1_ce0),
    .we0(weight_local_1_we0),
    .d0(weight_local_1_d0),
    .q0(weight_local_1_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_2_address0),
    .ce0(weight_local_2_ce0),
    .we0(weight_local_2_we0),
    .d0(weight_local_2_d0),
    .q0(weight_local_2_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_3_address0),
    .ce0(weight_local_3_ce0),
    .we0(weight_local_3_we0),
    .d0(weight_local_3_d0),
    .q0(weight_local_3_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_4_address0),
    .ce0(weight_local_4_ce0),
    .we0(weight_local_4_we0),
    .d0(weight_local_4_d0),
    .q0(weight_local_4_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_5_address0),
    .ce0(weight_local_5_ce0),
    .we0(weight_local_5_we0),
    .d0(weight_local_5_d0),
    .q0(weight_local_5_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_6_address0),
    .ce0(weight_local_6_ce0),
    .we0(weight_local_6_we0),
    .d0(weight_local_6_d0),
    .q0(weight_local_6_q0)
);

kernel_weight_locvdy #(
    .DataWidth( 32 ),
    .AddressRange( 4608 ),
    .AddressWidth( 13 ))
weight_local_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_local_7_address0),
    .ce0(weight_local_7_ce0),
    .we0(weight_local_7_we0),
    .d0(weight_local_7_d0),
    .q0(weight_local_7_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_0_address0),
    .ce0(cout_local_0_ce0),
    .we0(cout_local_0_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_0_d0),
    .q0(cout_local_0_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_1_address0),
    .ce0(cout_local_1_ce0),
    .we0(cout_local_1_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_1_d0),
    .q0(cout_local_1_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_2_address0),
    .ce0(cout_local_2_ce0),
    .we0(cout_local_2_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_2_d0),
    .q0(cout_local_2_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_3_address0),
    .ce0(cout_local_3_ce0),
    .we0(cout_local_3_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_3_d0),
    .q0(cout_local_3_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_4_address0),
    .ce0(cout_local_4_ce0),
    .we0(cout_local_4_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_4_d0),
    .q0(cout_local_4_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_5_address0),
    .ce0(cout_local_5_ce0),
    .we0(cout_local_5_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_5_d0),
    .q0(cout_local_5_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_6_address0),
    .ce0(cout_local_6_ce0),
    .we0(cout_local_6_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_6_d0),
    .q0(cout_local_6_q0)
);

kernel_cout_local_0 #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
cout_local_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cout_local_7_address0),
    .ce0(cout_local_7_ce0),
    .we0(cout_local_7_we0),
    .d0(grp_conv_core_fu_866_cout_kernel_7_d0),
    .q0(cout_local_7_q0)
);

conv_core grp_conv_core_fu_866(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_core_fu_866_ap_start),
    .ap_done(grp_conv_core_fu_866_ap_done),
    .ap_idle(grp_conv_core_fu_866_ap_idle),
    .ap_ready(grp_conv_core_fu_866_ap_ready),
    .cin_0_address0(grp_conv_core_fu_866_cin_0_address0),
    .cin_0_ce0(grp_conv_core_fu_866_cin_0_ce0),
    .cin_0_q0(cin_local_0_q0),
    .cin_1_address0(grp_conv_core_fu_866_cin_1_address0),
    .cin_1_ce0(grp_conv_core_fu_866_cin_1_ce0),
    .cin_1_q0(cin_local_1_q0),
    .cin_2_address0(grp_conv_core_fu_866_cin_2_address0),
    .cin_2_ce0(grp_conv_core_fu_866_cin_2_ce0),
    .cin_2_q0(cin_local_2_q0),
    .cin_3_address0(grp_conv_core_fu_866_cin_3_address0),
    .cin_3_ce0(grp_conv_core_fu_866_cin_3_ce0),
    .cin_3_q0(cin_local_3_q0),
    .cin_4_address0(grp_conv_core_fu_866_cin_4_address0),
    .cin_4_ce0(grp_conv_core_fu_866_cin_4_ce0),
    .cin_4_q0(cin_local_4_q0),
    .cin_5_address0(grp_conv_core_fu_866_cin_5_address0),
    .cin_5_ce0(grp_conv_core_fu_866_cin_5_ce0),
    .cin_5_q0(cin_local_5_q0),
    .cin_6_address0(grp_conv_core_fu_866_cin_6_address0),
    .cin_6_ce0(grp_conv_core_fu_866_cin_6_ce0),
    .cin_6_q0(cin_local_6_q0),
    .cin_7_address0(grp_conv_core_fu_866_cin_7_address0),
    .cin_7_ce0(grp_conv_core_fu_866_cin_7_ce0),
    .cin_7_q0(cin_local_7_q0),
    .weight_0_address0(grp_conv_core_fu_866_weight_0_address0),
    .weight_0_ce0(grp_conv_core_fu_866_weight_0_ce0),
    .weight_0_q0(weight_local_0_q0),
    .weight_1_address0(grp_conv_core_fu_866_weight_1_address0),
    .weight_1_ce0(grp_conv_core_fu_866_weight_1_ce0),
    .weight_1_q0(weight_local_1_q0),
    .weight_2_address0(grp_conv_core_fu_866_weight_2_address0),
    .weight_2_ce0(grp_conv_core_fu_866_weight_2_ce0),
    .weight_2_q0(weight_local_2_q0),
    .weight_3_address0(grp_conv_core_fu_866_weight_3_address0),
    .weight_3_ce0(grp_conv_core_fu_866_weight_3_ce0),
    .weight_3_q0(weight_local_3_q0),
    .weight_4_address0(grp_conv_core_fu_866_weight_4_address0),
    .weight_4_ce0(grp_conv_core_fu_866_weight_4_ce0),
    .weight_4_q0(weight_local_4_q0),
    .weight_5_address0(grp_conv_core_fu_866_weight_5_address0),
    .weight_5_ce0(grp_conv_core_fu_866_weight_5_ce0),
    .weight_5_q0(weight_local_5_q0),
    .weight_6_address0(grp_conv_core_fu_866_weight_6_address0),
    .weight_6_ce0(grp_conv_core_fu_866_weight_6_ce0),
    .weight_6_q0(weight_local_6_q0),
    .weight_7_address0(grp_conv_core_fu_866_weight_7_address0),
    .weight_7_ce0(grp_conv_core_fu_866_weight_7_ce0),
    .weight_7_q0(weight_local_7_q0),
    .cout_kernel_0_address0(grp_conv_core_fu_866_cout_kernel_0_address0),
    .cout_kernel_0_ce0(grp_conv_core_fu_866_cout_kernel_0_ce0),
    .cout_kernel_0_we0(grp_conv_core_fu_866_cout_kernel_0_we0),
    .cout_kernel_0_d0(grp_conv_core_fu_866_cout_kernel_0_d0),
    .cout_kernel_0_q0(cout_local_0_q0),
    .cout_kernel_1_address0(grp_conv_core_fu_866_cout_kernel_1_address0),
    .cout_kernel_1_ce0(grp_conv_core_fu_866_cout_kernel_1_ce0),
    .cout_kernel_1_we0(grp_conv_core_fu_866_cout_kernel_1_we0),
    .cout_kernel_1_d0(grp_conv_core_fu_866_cout_kernel_1_d0),
    .cout_kernel_1_q0(cout_local_1_q0),
    .cout_kernel_2_address0(grp_conv_core_fu_866_cout_kernel_2_address0),
    .cout_kernel_2_ce0(grp_conv_core_fu_866_cout_kernel_2_ce0),
    .cout_kernel_2_we0(grp_conv_core_fu_866_cout_kernel_2_we0),
    .cout_kernel_2_d0(grp_conv_core_fu_866_cout_kernel_2_d0),
    .cout_kernel_2_q0(cout_local_2_q0),
    .cout_kernel_3_address0(grp_conv_core_fu_866_cout_kernel_3_address0),
    .cout_kernel_3_ce0(grp_conv_core_fu_866_cout_kernel_3_ce0),
    .cout_kernel_3_we0(grp_conv_core_fu_866_cout_kernel_3_we0),
    .cout_kernel_3_d0(grp_conv_core_fu_866_cout_kernel_3_d0),
    .cout_kernel_3_q0(cout_local_3_q0),
    .cout_kernel_4_address0(grp_conv_core_fu_866_cout_kernel_4_address0),
    .cout_kernel_4_ce0(grp_conv_core_fu_866_cout_kernel_4_ce0),
    .cout_kernel_4_we0(grp_conv_core_fu_866_cout_kernel_4_we0),
    .cout_kernel_4_d0(grp_conv_core_fu_866_cout_kernel_4_d0),
    .cout_kernel_4_q0(cout_local_4_q0),
    .cout_kernel_5_address0(grp_conv_core_fu_866_cout_kernel_5_address0),
    .cout_kernel_5_ce0(grp_conv_core_fu_866_cout_kernel_5_ce0),
    .cout_kernel_5_we0(grp_conv_core_fu_866_cout_kernel_5_we0),
    .cout_kernel_5_d0(grp_conv_core_fu_866_cout_kernel_5_d0),
    .cout_kernel_5_q0(cout_local_5_q0),
    .cout_kernel_6_address0(grp_conv_core_fu_866_cout_kernel_6_address0),
    .cout_kernel_6_ce0(grp_conv_core_fu_866_cout_kernel_6_ce0),
    .cout_kernel_6_we0(grp_conv_core_fu_866_cout_kernel_6_we0),
    .cout_kernel_6_d0(grp_conv_core_fu_866_cout_kernel_6_d0),
    .cout_kernel_6_q0(cout_local_6_q0),
    .cout_kernel_7_address0(grp_conv_core_fu_866_cout_kernel_7_address0),
    .cout_kernel_7_ce0(grp_conv_core_fu_866_cout_kernel_7_ce0),
    .cout_kernel_7_we0(grp_conv_core_fu_866_cout_kernel_7_we0),
    .cout_kernel_7_d0(grp_conv_core_fu_866_cout_kernel_7_d0),
    .cout_kernel_7_q0(cout_local_7_q0),
    .init(grp_conv_core_fu_866_init),
    .LAYER_IN_NUM_T(LAYER_IN_NUM_T_V_reg_2385),
    .LAYER_OUT_NUM_T(LAYER_OUT_NUM_T_V_reg_2392),
    .LAYER_IN_H_T(LAYER_IN_H_T_V_reg_2399),
    .LAYER_IN_W_T(LAYER_IN_W_T_V_reg_2407),
    .FILTER_S(FILTER_S_reg_2415),
    .STRIDE(STRIDE_V_6_reg_2428)
);

top_kernel_mul_34DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 68 ))
top_kernel_mul_34DeQ_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1191_p0),
    .din1(grp_fu_1191_p1),
    .ce(1'b1),
    .dout(grp_fu_1191_p2)
);

top_kernel_mul_13Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 68 ),
    .dout_WIDTH( 81 ))
top_kernel_mul_13Ee0_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1204_p0),
    .din1(grp_fu_1204_p1),
    .ce(1'b1),
    .dout(grp_fu_1204_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1232_ap_start),
    .done(grp_fu_1232_ap_done),
    .din0(LAYER_IN_H_T_V_reg_2399),
    .din1(STRIDE_V_5_reg_2422),
    .ce(1'b1),
    .dout(grp_fu_1232_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1288_ap_start),
    .done(grp_fu_1288_ap_done),
    .din0(LAYER_IN_W_T_V_reg_2407),
    .din1(STRIDE_V_5_reg_2422),
    .ce(1'b1),
    .dout(grp_fu_1288_p2)
);

top_kernel_mul_29Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
top_kernel_mul_29Ffa_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1468_p0),
    .din1(grp_fu_1468_p1),
    .ce(1'b1),
    .dout(grp_fu_1468_p2)
);

top_kernel_mul_45Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 19 ),
    .din0_WIDTH( 45 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 61 ))
top_kernel_mul_45Gfk_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1480_p0),
    .din1(grp_fu_1480_p1),
    .ce(1'b1),
    .dout(grp_fu_1480_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1894_ap_start),
    .done(grp_fu_1894_ap_done),
    .din0(LAYER_IN_H_T_V_reg_2399),
    .din1(STRIDE_V_reg_2379),
    .ce(1'b1),
    .dout(grp_fu_1894_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1941_ap_start),
    .done(grp_fu_1941_ap_done),
    .din0(LAYER_IN_W_T_V_reg_2407),
    .din1(STRIDE_V_reg_2379),
    .ce(1'b1),
    .dout(grp_fu_1941_p2)
);

top_kernel_mul_muHfu #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
top_kernel_mul_muHfu_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2323_p0),
    .din1(grp_fu_2323_p1),
    .ce(1'b1),
    .dout(grp_fu_2323_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state38))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state38);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state117) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state116)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state117)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state117);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state116)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state149))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state148)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state149)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state149);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end else if ((1'b1 == ap_CS_fsm_state148)) begin
            ap_enable_reg_pp2_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state230) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state229)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state230)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state230);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end else if ((1'b1 == ap_CS_fsm_state229)) begin
            ap_enable_reg_pp3_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_core_fu_866_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state156)) begin
            grp_conv_core_fu_866_ap_start_reg <= 1'b1;
        end else if ((grp_conv_core_fu_866_ap_ready == 1'b1)) begin
            grp_conv_core_fu_866_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        done_reg_660 <= done_be_fu_2299_p2;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        done_reg_660 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_171_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        i_op_assign_1_reg_706 <= i_reg_2517;
    end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_519_fu_1097_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_op_assign_1_reg_706 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_op_assign_2_reg_762 <= tmp_176_mid2_v_reg_2711;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        i_op_assign_2_reg_762 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        i_op_assign_3_reg_820 <= i_1_reg_2775;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        i_op_assign_3_reg_820 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        i_op_assign_4_reg_718 <= h_reg_2565;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        i_op_assign_4_reg_718 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        i_op_assign_5_reg_740 <= 32'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_fu_1313_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_op_assign_5_reg_740 <= w_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_183_fu_1930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state194))) begin
        i_op_assign_6_reg_832 <= o_6_reg_2852;
    end else if (((grp_conv_core_fu_866_ap_done == 1'b1) & (tmp_175_fu_1869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state157))) begin
        i_op_assign_6_reg_832 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state235)) begin
        i_op_assign_7_reg_844 <= h_5_reg_2894;
    end else if ((1'b1 == ap_CS_fsm_state193)) begin
        i_op_assign_7_reg_844 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state229)) begin
        i_op_assign_8_reg_855 <= 32'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_189_fu_1973_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_op_assign_8_reg_855 <= w_5_fu_1978_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        i_op_assign_s_reg_600 <= newSel25_fu_2159_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        i_op_assign_s_reg_600 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        in_h_iter_reg_624 <= newSel31_fu_2205_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        in_h_iter_reg_624 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        in_w_iter_reg_636 <= newSel34_fu_2228_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        in_w_iter_reg_636 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_fu_1496_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten1_reg_751 <= indvar_flatten_next3_fu_1501_p2;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        indvar_flatten1_reg_751 <= 61'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_fu_1496_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten2_reg_773 <= indvar_flatten_next2_fu_1532_p3;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        indvar_flatten2_reg_773 <= 45'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        indvar_flatten3_reg_796 <= indvar_flatten_next1_reg_2745;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        indvar_flatten3_reg_796 <= 29'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_1210_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_695 <= indvar_flatten_next_fu_1215_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        indvar_flatten_reg_695 <= 81'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        layer_iter_reg_648 <= newSel36_fu_2243_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        layer_iter_reg_648 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_phi_mux_layer_start_phi_fu_675_p4 == 1'd0) & (done_reg_660 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        layer_start_1_reg_683 <= layer_start_reg_671;
    end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (layer_start_reg_671 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        layer_start_1_reg_683 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        layer_start_reg_671 <= layer_start_be_fu_2317_p2;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        layer_start_reg_671 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state237)) begin
        out_num_iter_reg_612 <= newSel28_fu_2182_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        out_num_iter_reg_612 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        p_reg_784 <= tmp_181_mid2_reg_2739;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        p_reg_784 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state120)) begin
        phi_mul_reg_729 <= next_mul_reg_2557;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        phi_mul_reg_729 <= 39'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        q_reg_808 <= tmp_184_mid2_reg_2765;
    end else if ((1'b1 == ap_CS_fsm_state148)) begin
        q_reg_808 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (1'b1 == ap_CS_fsm_state10))) begin
        FILTER_S_reg_2415 <= FILTER_S_fu_1047_p3;
        LAYER_IN_H_T_V_reg_2399 <= {{tmp_V_fu_170[127:96]}};
        LAYER_IN_H_V_reg_2369 <= {{tmp_V_49_fu_178[95:64]}};
        LAYER_IN_NUM_T_V_reg_2385 <= {{tmp_V_fu_170[79:64]}};
        LAYER_IN_NUM_V_reg_2358 <= LAYER_IN_NUM_V_fu_945_p1;
        LAYER_IN_W_T_V_reg_2407 <= {{tmp_V_fu_170[159:128]}};
        LAYER_IN_W_V_reg_2374 <= {{tmp_V_49_fu_178[127:96]}};
        LAYER_OUT_NUM_T_V_reg_2392 <= {{tmp_V_fu_170[95:80]}};
        LAYER_OUT_NUM_V_reg_2364 <= {{tmp_V_49_fu_178[63:32]}};
        STRIDE_V_5_reg_2422 <= STRIDE_V_5_fu_1081_p3;
        STRIDE_V_6_reg_2428 <= STRIDE_V_6_fu_1089_p3;
        STRIDE_V_reg_2379 <= {{tmp_V_48_fu_174[191:160]}};
        p_Val2_13_reg_2352 <= tmp_V_fu_170;
        tmp_519_reg_2433 <= tmp_V_fu_170[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        LAYER_BATCH_V_reg_2347 <= {{fifo_config_in_V_V_dout[191:160]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state122)) begin
        bound1_reg_2644 <= grp_fu_2323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        bound2_reg_2661 <= grp_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state148)) begin
        bound3_reg_2677 <= grp_fu_1480_p2;
        exitcond4_mid_reg_2682 <= exitcond4_mid_fu_1486_p2;
        exitcond_flatten22_m_reg_2688 <= exitcond_flatten22_m_fu_1491_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        bound4_reg_2500 <= grp_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        bound_reg_2485 <= grp_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_fu_1496_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten1_reg_2702 <= exitcond_flatten1_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten1_reg_2702_pp2_iter1_reg <= exitcond_flatten1_reg_2702;
        exitcond_flatten3_reg_2693 <= exitcond_flatten3_fu_1496_p2;
        exitcond_flatten3_reg_2693_pp2_iter1_reg <= exitcond_flatten3_reg_2693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten22_m_1_reg_2728 <= exitcond_flatten22_m_1_fu_1572_p3;
        tmp_307_reg_2723 <= tmp_307_fu_1561_p2;
        tmp_308_reg_2734 <= tmp_308_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        exitcond_flatten3_reg_2693_pp2_iter2_reg <= exitcond_flatten3_reg_2693_pp2_iter1_reg;
        exitcond_flatten3_reg_2693_pp2_iter3_reg <= exitcond_flatten3_reg_2693_pp2_iter2_reg;
        exitcond_flatten3_reg_2693_pp2_iter4_reg <= exitcond_flatten3_reg_2693_pp2_iter3_reg;
        i_op_assign_16_mid2_reg_2760_pp2_iter3_reg <= i_op_assign_16_mid2_reg_2760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_2505 <= exitcond_flatten_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state194)) begin
        h_5_reg_2894 <= h_5_fu_1935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        h_reg_2565 <= h_fu_1282_p2;
        next_mul_reg_2557 <= next_mul_fu_1267_p2;
        tmp_521_reg_2552 <= tmp_521_fu_1263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        i_1_reg_2775 <= i_1_fu_1691_p2;
        tmp_184_mid2_reg_2765 <= tmp_184_mid2_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0))) begin
        i_op_assign_16_mid2_reg_2760 <= i_op_assign_16_mid2_fu_1671_p3;
        tmp_522_reg_2750 <= tmp_522_fu_1641_p1;
        tmp_523_reg_2755 <= tmp_523_fu_1645_p1;
        tmp_525_reg_2770 <= tmp_525_fu_1687_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_reg_2517 <= i_fu_1226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state158) & ((tmp_519_reg_2433 == 1'd0) | ((exitcond1_fu_1883_p2 == 1'd1) | (tmp_175_reg_2840 == 1'd1))))) begin
        in_h_iter_3_reg_2863 <= in_h_iter_3_fu_1907_p2;
        in_num_iter_reg_2857 <= in_num_iter_fu_1901_p2;
        in_w_iter_3_reg_2869 <= in_w_iter_3_fu_1912_p2;
        out_num_iter_3_reg_2875 <= out_num_iter_3_fu_1920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_next1_reg_2745 <= indvar_flatten_next1_fu_1603_p3;
        tmp_181_mid2_reg_2739 <= tmp_181_mid2_fu_1589_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state236)) begin
        layer_iter_3_reg_3043 <= layer_iter_3_fu_2077_p2;
        sel_tmp13_demorgan_reg_3055 <= sel_tmp13_demorgan_fu_2089_p2;
        sel_tmp6_demorgan_reg_3049 <= sel_tmp6_demorgan_fu_2083_p2;
        tmp_186_reg_3018 <= tmp_186_fu_2061_p2;
        tmp_188_reg_3025 <= tmp_188_fu_2065_p2;
        tmp_190_reg_3031 <= tmp_190_fu_2069_p2;
        tmp_193_reg_3037 <= tmp_193_fu_2073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        newIndex1_cast_reg_2547[12 : 0] <= newIndex1_cast_fu_1259_p1[12 : 0];
        ret_V_2_reg_2542 <= ret_V_2_fu_1253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state193)) begin
        newIndex5_cast_reg_2886[12 : 0] <= newIndex5_cast_fu_1926_p1[12 : 0];
        ret_V_25_reg_2881 <= grp_fu_1894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_519_reg_2433 == 1'd1) & (tmp_175_reg_2840 == 1'd0) & (1'b1 == ap_CS_fsm_state158))) begin
        o_6_reg_2852 <= o_6_fu_1888_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        ret_V_1_reg_2537 <= ret_V_1_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        ret_V_23_reg_2532 <= grp_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        ret_V_24_reg_2570 <= grp_fu_1288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state229)) begin
        ret_V_26_reg_2909 <= grp_fu_1941_p2;
        tmp_326_reg_2914[11 : 5] <= tmp_326_fu_1967_p2[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state115)) begin
        ret_V_3_reg_2575 <= ret_V_3_fu_1295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state116)) begin
        ret_V_4_reg_2580 <= ret_V_4_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        ret_V_5_reg_2835 <= ret_V_5_fu_1860_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ret_V_7_reg_2465 <= ret_V_7_fu_1170_p2;
        ret_V_9_reg_2470 <= ret_V_9_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_168_fu_1133_p2 == 1'd1) & (tmp_519_fu_1097_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        ret_V_8_reg_2446 <= ret_V_8_fu_1157_p2;
        ret_V_reg_2441 <= ret_V_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_519_fu_1097_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        rhs_V_reg_2459[15 : 0] <= rhs_V_fu_1163_p1[15 : 0];
        tmp_174_cast_reg_2451 <= {{grp_fu_916_p1[79:67]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        tmp_173_reg_2830 <= tmp_173_fu_1847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_core_fu_866_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
        tmp_175_reg_2840 <= tmp_175_fu_1869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_fu_1496_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_176_mid2_v_reg_2711 <= tmp_176_mid2_v_fu_1518_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_179_reg_2585 <= tmp_179_fu_1313_p2;
        tmp_179_reg_2585_pp1_iter1_reg <= tmp_179_reg_2585;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_189_reg_2919 <= tmp_189_fu_1973_p2;
        tmp_189_reg_2919_pp3_iter1_reg <= tmp_189_reg_2919;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        tmp_189_reg_2919_pp3_iter2_reg <= tmp_189_reg_2919_pp3_iter1_reg;
        tmp_189_reg_2919_pp3_iter3_reg <= tmp_189_reg_2919_pp3_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_core_fu_866_ap_done == 1'b1) & (tmp_175_fu_1869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state157))) begin
        tmp_193_cast_reg_2844 <= {{p_Val2_13_reg_2352[95:83]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter2_reg == 1'd0))) begin
        tmp_314_reg_2780 <= tmp_314_fu_1709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0))) begin
        tmp_317_reg_2790 <= tmp_317_fu_1728_p2;
        u32_tmp_V_15_reg_2795 <= {{fifo_weight_V_V_dout[63:32]}};
        u32_tmp_V_16_reg_2800 <= {{fifo_weight_V_V_dout[95:64]}};
        u32_tmp_V_17_reg_2805 <= {{fifo_weight_V_V_dout[127:96]}};
        u32_tmp_V_18_reg_2810 <= {{fifo_weight_V_V_dout[159:128]}};
        u32_tmp_V_19_reg_2815 <= {{fifo_weight_V_V_dout[191:160]}};
        u32_tmp_V_20_reg_2820 <= {{fifo_weight_V_V_dout[223:192]}};
        u32_tmp_V_21_reg_2825 <= {{fifo_weight_V_V_dout[255:224]}};
        u32_tmp_V_reg_2785 <= u32_tmp_V_fu_1721_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_fu_1313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_320_reg_2594 <= tmp_320_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_323_reg_2599 <= tmp_323_fu_1340_p2;
        u32_tmp_V_22_reg_2604 <= u32_tmp_V_22_fu_1345_p1;
        u32_tmp_V_23_reg_2619 <= {{fifo_cin_V_V_dout[127:96]}};
        u32_tmp_V_24_reg_2624 <= {{fifo_cin_V_V_dout[159:128]}};
        u32_tmp_V_25_reg_2629 <= {{fifo_cin_V_V_dout[191:160]}};
        u32_tmp_V_26_reg_2634 <= {{fifo_cin_V_V_dout[223:192]}};
        u32_tmp_V_27_reg_2639 <= {{fifo_cin_V_V_dout[255:224]}};
        u32_tmp_V_8_reg_2609 <= {{fifo_cin_V_V_dout[63:32]}};
        u32_tmp_V_9_reg_2614 <= {{fifo_cin_V_V_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_189_fu_1973_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_327_reg_2928 <= tmp_327_fu_1988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_189_reg_2919 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_330_reg_2933 <= tmp_330_fu_2000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_183_fu_1930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state194))) begin
        tmp_529_reg_2899 <= tmp_529_fu_1945_p1;
        tmp_530_reg_2904 <= tmp_530_fu_1949_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        tmp_V_48_fu_174 <= fifo_config_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        tmp_V_49_fu_178 <= fifo_config_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_V_fu_170 <= fifo_config_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (tmp_189_reg_2919_pp3_iter2_reg == 1'd1))) begin
        tmp_f_1_reg_2983 <= cout_local_1_q0;
        tmp_f_2_reg_2988 <= cout_local_2_q0;
        tmp_f_3_reg_2993 <= cout_local_3_q0;
        tmp_f_4_reg_2998 <= cout_local_4_q0;
        tmp_f_5_reg_3003 <= cout_local_5_q0;
        tmp_f_6_reg_3008 <= cout_local_6_q0;
        tmp_f_7_reg_3013 <= cout_local_7_q0;
        tmp_f_reg_2978 <= cout_local_0_q0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1210_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state38 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state38 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_179_fu_1313_p2 == 1'd0)) begin
        ap_condition_pp1_exit_iter0_state117 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state117 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten3_fu_1496_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state149 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state149 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_189_fu_1973_p2 == 1'd0)) begin
        ap_condition_pp3_exit_iter0_state230 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state230 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_phi_mux_done_phi_fu_664_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i_op_assign_2_phi_fu_766_p4 = tmp_176_mid2_v_reg_2711;
    end else begin
        ap_phi_mux_i_op_assign_2_phi_fu_766_p4 = i_op_assign_2_reg_762;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_i_op_assign_3_phi_fu_824_p4 = i_1_reg_2775;
    end else begin
        ap_phi_mux_i_op_assign_3_phi_fu_824_p4 = i_op_assign_3_reg_820;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_mux_indvar_flatten3_phi_fu_800_p4 = indvar_flatten_next1_reg_2745;
    end else begin
        ap_phi_mux_indvar_flatten3_phi_fu_800_p4 = indvar_flatten3_reg_796;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_mux_p_phi_fu_788_p4 = tmp_181_mid2_reg_2739;
    end else begin
        ap_phi_mux_p_phi_fu_788_p4 = p_reg_784;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_mux_q_phi_fu_812_p4 = tmp_184_mid2_reg_2765;
    end else begin
        ap_phi_mux_q_phi_fu_812_p4 = q_reg_808;
    end
end

always @ (*) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_phi_mux_done_phi_fu_664_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_0_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_0_address0 = grp_conv_core_fu_866_cin_0_address0;
    end else begin
        cin_local_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_0_ce0 = grp_conv_core_fu_866_cin_0_ce0;
    end else begin
        cin_local_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_0_we0 = 1'b1;
    end else begin
        cin_local_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_1_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_1_address0 = grp_conv_core_fu_866_cin_1_address0;
    end else begin
        cin_local_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_1_ce0 = grp_conv_core_fu_866_cin_1_ce0;
    end else begin
        cin_local_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_1_we0 = 1'b1;
    end else begin
        cin_local_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_2_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_2_address0 = grp_conv_core_fu_866_cin_2_address0;
    end else begin
        cin_local_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_2_ce0 = grp_conv_core_fu_866_cin_2_ce0;
    end else begin
        cin_local_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_2_we0 = 1'b1;
    end else begin
        cin_local_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_3_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_3_address0 = grp_conv_core_fu_866_cin_3_address0;
    end else begin
        cin_local_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_3_ce0 = grp_conv_core_fu_866_cin_3_ce0;
    end else begin
        cin_local_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_3_we0 = 1'b1;
    end else begin
        cin_local_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_4_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_4_address0 = grp_conv_core_fu_866_cin_4_address0;
    end else begin
        cin_local_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_4_ce0 = grp_conv_core_fu_866_cin_4_ce0;
    end else begin
        cin_local_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_4_we0 = 1'b1;
    end else begin
        cin_local_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_5_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_5_address0 = grp_conv_core_fu_866_cin_5_address0;
    end else begin
        cin_local_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_5_ce0 = grp_conv_core_fu_866_cin_5_ce0;
    end else begin
        cin_local_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_5_we0 = 1'b1;
    end else begin
        cin_local_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_6_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_6_address0 = grp_conv_core_fu_866_cin_6_address0;
    end else begin
        cin_local_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_6_ce0 = grp_conv_core_fu_866_cin_6_ce0;
    end else begin
        cin_local_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_6_we0 = 1'b1;
    end else begin
        cin_local_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_7_address0 = tmp_323_cast_fu_1419_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_7_address0 = grp_conv_core_fu_866_cin_7_address0;
    end else begin
        cin_local_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cin_local_7_ce0 = grp_conv_core_fu_866_cin_7_ce0;
    end else begin
        cin_local_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        cin_local_7_we0 = 1'b1;
    end else begin
        cin_local_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_0_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_0_address0 = grp_conv_core_fu_866_cout_kernel_0_address0;
    end else begin
        cout_local_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_0_ce0 = grp_conv_core_fu_866_cout_kernel_0_ce0;
    end else begin
        cout_local_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_0_we0 = grp_conv_core_fu_866_cout_kernel_0_we0;
    end else begin
        cout_local_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_1_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_1_address0 = grp_conv_core_fu_866_cout_kernel_1_address0;
    end else begin
        cout_local_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_1_ce0 = grp_conv_core_fu_866_cout_kernel_1_ce0;
    end else begin
        cout_local_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_1_we0 = grp_conv_core_fu_866_cout_kernel_1_we0;
    end else begin
        cout_local_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_2_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_2_address0 = grp_conv_core_fu_866_cout_kernel_2_address0;
    end else begin
        cout_local_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_2_ce0 = grp_conv_core_fu_866_cout_kernel_2_ce0;
    end else begin
        cout_local_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_2_we0 = grp_conv_core_fu_866_cout_kernel_2_we0;
    end else begin
        cout_local_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_3_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_3_address0 = grp_conv_core_fu_866_cout_kernel_3_address0;
    end else begin
        cout_local_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_3_ce0 = grp_conv_core_fu_866_cout_kernel_3_ce0;
    end else begin
        cout_local_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_3_we0 = grp_conv_core_fu_866_cout_kernel_3_we0;
    end else begin
        cout_local_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_4_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_4_address0 = grp_conv_core_fu_866_cout_kernel_4_address0;
    end else begin
        cout_local_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_4_ce0 = grp_conv_core_fu_866_cout_kernel_4_ce0;
    end else begin
        cout_local_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_4_we0 = grp_conv_core_fu_866_cout_kernel_4_we0;
    end else begin
        cout_local_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_5_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_5_address0 = grp_conv_core_fu_866_cout_kernel_5_address0;
    end else begin
        cout_local_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_5_ce0 = grp_conv_core_fu_866_cout_kernel_5_ce0;
    end else begin
        cout_local_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_5_we0 = grp_conv_core_fu_866_cout_kernel_5_we0;
    end else begin
        cout_local_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_6_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_6_address0 = grp_conv_core_fu_866_cout_kernel_6_address0;
    end else begin
        cout_local_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_6_ce0 = grp_conv_core_fu_866_cout_kernel_6_ce0;
    end else begin
        cout_local_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_6_we0 = grp_conv_core_fu_866_cout_kernel_6_we0;
    end else begin
        cout_local_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_7_address0 = tmp_330_cast_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_7_address0 = grp_conv_core_fu_866_cout_kernel_7_address0;
    end else begin
        cout_local_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        cout_local_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_7_ce0 = grp_conv_core_fu_866_cout_kernel_7_ce0;
    end else begin
        cout_local_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        cout_local_7_we0 = grp_conv_core_fu_866_cout_kernel_7_we0;
    end else begin
        cout_local_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_179_reg_2585 == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond_flatten_reg_2505 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_cin_V_V_blk_n = fifo_cin_V_V_empty_n;
    end else begin
        fifo_cin_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (tmp_179_reg_2585 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_cin_V_V_read = 1'b1;
    end else begin
        fifo_cin_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((layer_start_reg_671 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((layer_start_reg_671 == 1'd1) & (done_reg_660 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        fifo_config_in_V_V_blk_n = fifo_config_in_V_V_empty_n;
    end else begin
        fifo_config_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (layer_start_reg_671 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_predicate_op294_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        fifo_config_in_V_V_read = 1'b1;
    end else begin
        fifo_config_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((layer_start_reg_671 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((layer_start_reg_671 == 1'd1) & (done_reg_660 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        fifo_config_out_V_V_blk_n = fifo_config_out_V_V_full_n;
    end else begin
        fifo_config_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (layer_start_reg_671 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_predicate_op295_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        fifo_config_out_V_V_write = 1'b1;
    end else begin
        fifo_config_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1)) | ((exitcond_flatten_reg_2505 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_cout_V_V_blk_n = fifo_cout_V_V_full_n;
    end else begin
        fifo_cout_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        fifo_cout_V_V_din = p_Result_s_fu_2040_p9;
    end else if (((exitcond_flatten_reg_2505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        fifo_cout_V_V_din = fifo_cin_V_V_dout;
    end else begin
        fifo_cout_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_2505 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_cout_V_V_write = 1'b1;
    end else begin
        fifo_cout_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        fifo_weight_V_V_blk_n = fifo_weight_V_V_empty_n;
    end else begin
        fifo_weight_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        fifo_weight_V_V_read = 1'b1;
    end else begin
        fifo_weight_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_1232_ap_start = 1'b1;
    end else begin
        grp_fu_1232_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_171_fu_1277_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        grp_fu_1288_ap_start = 1'b1;
    end else begin
        grp_fu_1288_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_519_reg_2433 == 1'd1) & (exitcond1_fu_1883_p2 == 1'd0) & (tmp_175_reg_2840 == 1'd0) & (1'b1 == ap_CS_fsm_state158))) begin
        grp_fu_1894_ap_start = 1'b1;
    end else begin
        grp_fu_1894_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_183_fu_1930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state194))) begin
        grp_fu_1941_ap_start = 1'b1;
    end else begin
        grp_fu_1941_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_916_p1 = p_Val2_13_reg_2352;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_916_p1 = tmp_V_fu_170;
    end else begin
        grp_fu_916_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_0_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_0_address0 = grp_conv_core_fu_866_weight_0_address0;
    end else begin
        weight_local_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_0_ce0 = grp_conv_core_fu_866_weight_0_ce0;
    end else begin
        weight_local_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_0_we0 = 1'b1;
    end else begin
        weight_local_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_1_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_1_address0 = grp_conv_core_fu_866_weight_1_address0;
    end else begin
        weight_local_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_1_ce0 = grp_conv_core_fu_866_weight_1_ce0;
    end else begin
        weight_local_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_1_we0 = 1'b1;
    end else begin
        weight_local_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_2_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_2_address0 = grp_conv_core_fu_866_weight_2_address0;
    end else begin
        weight_local_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_2_ce0 = grp_conv_core_fu_866_weight_2_ce0;
    end else begin
        weight_local_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_2_we0 = 1'b1;
    end else begin
        weight_local_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_3_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_3_address0 = grp_conv_core_fu_866_weight_3_address0;
    end else begin
        weight_local_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_3_ce0 = grp_conv_core_fu_866_weight_3_ce0;
    end else begin
        weight_local_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_3_we0 = 1'b1;
    end else begin
        weight_local_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_4_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_4_address0 = grp_conv_core_fu_866_weight_4_address0;
    end else begin
        weight_local_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_4_ce0 = grp_conv_core_fu_866_weight_4_ce0;
    end else begin
        weight_local_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_4_we0 = 1'b1;
    end else begin
        weight_local_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_5_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_5_address0 = grp_conv_core_fu_866_weight_5_address0;
    end else begin
        weight_local_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_5_ce0 = grp_conv_core_fu_866_weight_5_ce0;
    end else begin
        weight_local_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_5_we0 = 1'b1;
    end else begin
        weight_local_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_6_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_6_address0 = grp_conv_core_fu_866_weight_6_address0;
    end else begin
        weight_local_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_6_ce0 = grp_conv_core_fu_866_weight_6_ce0;
    end else begin
        weight_local_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_6_we0 = 1'b1;
    end else begin
        weight_local_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_7_address0 = tmp_317_cast_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_7_address0 = grp_conv_core_fu_866_weight_7_address0;
    end else begin
        weight_local_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state157)) begin
        weight_local_7_ce0 = grp_conv_core_fu_866_weight_7_ce0;
    end else begin
        weight_local_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten3_reg_2693_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        weight_local_7_we0 = 1'b1;
    end else begin
        weight_local_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_phi_mux_done_phi_fu_664_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (ap_phi_mux_layer_start_phi_fu_675_p4 == 1'd0) & (done_reg_660 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1))) & (layer_start_reg_671 == 1'd1) & (done_reg_660 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_519_fu_1097_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_168_fu_1133_p2 == 1'd0) & (tmp_519_fu_1097_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1))) & (tmp_168_fu_1133_p2 == 1'd1) & (tmp_519_fu_1097_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1210_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_1210_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state41 : begin
            if (((exitcond6_fu_1221_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state121;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((tmp_171_fu_1277_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_179_fu_1313_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_179_fu_1313_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state120;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten3_fu_1496_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten3_fu_1496_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            if (((grp_conv_core_fu_866_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state157))) begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end
        end
        ap_ST_fsm_state158 : begin
            if (((1'b1 == ap_CS_fsm_state158) & ((tmp_519_reg_2433 == 1'd0) | ((exitcond1_fu_1883_p2 == 1'd1) | (tmp_175_reg_2840 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state236;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state159;
            end
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            if (((tmp_183_fu_1930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state194))) begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state195;
            end
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((tmp_189_fu_1973_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) & ~((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter3 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((tmp_189_fu_1973_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter4 == 1'b1) & (ap_enable_reg_pp3_iter3 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state235;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FILTER_S2_V_fu_979_p4 = {{tmp_V_48_fu_174[159:144]}};

assign FILTER_S_fu_1047_p3 = ((tmp_517_fu_1039_p3[0:0] === 1'b1) ? FILTER_S2_V_fu_979_p4 : 16'd1);

assign LAYER_IN_H_T_V_fu_1019_p4 = {{tmp_V_fu_170[127:96]}};

assign LAYER_IN_NUM_V_fu_945_p1 = tmp_V_49_fu_178[31:0];

assign LAYER_IN_W_T_V_fu_1029_p4 = {{tmp_V_fu_170[159:128]}};

assign STRIDE_V_5_fu_1081_p3 = ((tmp_518_fu_1073_p3[0:0] === 1'b1) ? STRIDE_V_fu_989_p4 : 32'd1);

assign STRIDE_V_6_fu_1089_p3 = ((tmp_518_fu_1073_p3[0:0] === 1'b1) ? 32'd1 : STRIDE_V_fu_989_p4);

assign STRIDE_V_fu_989_p4 = {{tmp_V_48_fu_174[191:160]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd221];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd184];

assign ap_CS_fsm_state194 = ap_CS_fsm[32'd185];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state229 = ap_CS_fsm[32'd220];

assign ap_CS_fsm_state235 = ap_CS_fsm[32'd222];

assign ap_CS_fsm_state236 = ap_CS_fsm[32'd223];

assign ap_CS_fsm_state237 = ap_CS_fsm[32'd224];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((fifo_cin_V_V_empty_n == 1'b0) & (tmp_179_reg_2585 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((fifo_cin_V_V_empty_n == 1'b0) & (tmp_179_reg_2585 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_weight_V_V_empty_n == 1'b0) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_weight_V_V_empty_n == 1'b0) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((fifo_cout_V_V_full_n == 1'b0) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((fifo_cout_V_V_full_n == 1'b0) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((fifo_cout_V_V_full_n == 1'b0) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1) & (ap_enable_reg_pp3_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = (((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_671 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_671 == 1'd1)));
end

assign ap_block_state117_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state118_pp1_stage0_iter1 = ((fifo_cin_V_V_empty_n == 1'b0) & (tmp_179_reg_2585 == 1'd1));
end

assign ap_block_state119_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state153_pp2_stage0_iter4 = ((fifo_weight_V_V_empty_n == 1'b0) & (exitcond_flatten3_reg_2693_pp2_iter3_reg == 1'd0));
end

assign ap_block_state154_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_block_state230_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state234_pp3_stage0_iter4 = ((fifo_cout_V_V_full_n == 1'b0) & (tmp_189_reg_2919_pp3_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_block_state3 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_block_state38_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp0_stage0_iter1 = (((fifo_cout_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2505 == 1'd0)));
end

always @ (*) begin
    ap_block_state4 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = (((fifo_config_out_V_V_full_n == 1'b0) & (ap_predicate_op295_write_state6 == 1'b1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (ap_predicate_op294_read_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_done_phi_fu_664_p4 = done_reg_660;

assign ap_phi_mux_layer_start_phi_fu_675_p4 = layer_start_reg_671;

always @ (*) begin
    ap_predicate_op294_read_state6 = ((layer_start_reg_671 == 1'd1) & (done_reg_660 == 1'd0));
end

always @ (*) begin
    ap_predicate_op295_write_state6 = ((layer_start_reg_671 == 1'd1) & (done_reg_660 == 1'd0));
end

assign cin_local_0_d0 = u32_tmp_V_22_reg_2604;

assign cin_local_1_d0 = u32_tmp_V_8_reg_2609;

assign cin_local_2_d0 = u32_tmp_V_9_reg_2614;

assign cin_local_3_d0 = u32_tmp_V_23_reg_2619;

assign cin_local_4_d0 = u32_tmp_V_24_reg_2624;

assign cin_local_5_d0 = u32_tmp_V_25_reg_2629;

assign cin_local_6_d0 = u32_tmp_V_26_reg_2634;

assign cin_local_7_d0 = u32_tmp_V_27_reg_2639;

assign cout_tmp_0_V_fu_2016_p1 = tmp_f_reg_2978;

assign cout_tmp_1_V_fu_2019_p1 = tmp_f_1_reg_2983;

assign cout_tmp_2_V_fu_2022_p1 = tmp_f_2_reg_2988;

assign cout_tmp_3_V_fu_2025_p1 = tmp_f_3_reg_2993;

assign cout_tmp_4_V_fu_2028_p1 = tmp_f_4_reg_2998;

assign cout_tmp_5_V_fu_2031_p1 = tmp_f_5_reg_3003;

assign cout_tmp_6_V_fu_2034_p1 = tmp_f_6_reg_3008;

assign done_be_fu_2299_p2 = (tmp116_fu_2293_p2 & tmp115_fu_2281_p2);

assign exitcond1_fu_1883_p2 = ((i_op_assign_6_reg_832 == tmp_193_cast_reg_2844) ? 1'b1 : 1'b0);

assign exitcond4_mid1_fu_1619_p3 = ((exitcond_flatten1_reg_2702_pp2_iter1_reg[0:0] === 1'b1) ? exitcond4_mid_reg_2682 : exitcond_fu_1614_p2);

assign exitcond4_mid2_fu_1649_p3 = ((exitcond_flatten22_m_1_reg_2728[0:0] === 1'b1) ? exitcond4_mid_reg_2682 : exitcond4_mid1_fu_1619_p3);

assign exitcond4_mid_fu_1486_p2 = ((tmp_174_cast_reg_2451 == 13'd0) ? 1'b1 : 1'b0);

assign exitcond6_fu_1221_p2 = ((i_op_assign_1_reg_706 == tmp_174_cast_reg_2451) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1513_p2 = ((indvar_flatten2_reg_773 == bound2_reg_2661) ? 1'b1 : 1'b0);

assign exitcond_flatten22_m_1_fu_1572_p3 = ((exitcond_flatten1_reg_2702[0:0] === 1'b1) ? exitcond_flatten22_m_reg_2688 : exitcond_flatten2_fu_1567_p2);

assign exitcond_flatten22_m_fu_1491_p2 = ((bound1_reg_2644 == 29'd0) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_1567_p2 = ((ap_phi_mux_indvar_flatten3_phi_fu_800_p4 == bound1_reg_2644) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_1496_p2 = ((indvar_flatten1_reg_751 == bound3_reg_2677) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1210_p2 = ((indvar_flatten_reg_695 == bound4_reg_2500) ? 1'b1 : 1'b0);

assign exitcond_fu_1614_p2 = ((ap_phi_mux_i_op_assign_3_phi_fu_824_p4 == tmp_174_cast_reg_2451) ? 1'b1 : 1'b0);

assign fifo_config_out_V_V_din = fifo_config_in_V_V_dout;

assign grp_conv_core_fu_866_ap_start = grp_conv_core_fu_866_ap_start_reg;

assign grp_conv_core_fu_866_init = tmp_173_reg_2830;

assign grp_fu_1191_p0 = grp_fu_1191_p00;

assign grp_fu_1191_p00 = ret_V_7_reg_2465;

assign grp_fu_1191_p1 = grp_fu_1191_p10;

assign grp_fu_1191_p10 = ret_V_9_reg_2470;

assign grp_fu_1204_p0 = grp_fu_1204_p00;

assign grp_fu_1204_p00 = grp_fu_916_p4;

assign grp_fu_1204_p1 = grp_fu_1204_p10;

assign grp_fu_1204_p10 = bound_reg_2485;

assign grp_fu_1468_p0 = grp_fu_1468_p00;

assign grp_fu_1468_p00 = bound1_reg_2644;

assign grp_fu_1468_p1 = grp_fu_1468_p10;

assign grp_fu_1468_p10 = FILTER_S_reg_2415;

assign grp_fu_1480_p0 = grp_fu_1480_p00;

assign grp_fu_1480_p00 = bound2_reg_2661;

assign grp_fu_1480_p1 = grp_fu_1480_p10;

assign grp_fu_1480_p10 = LAYER_OUT_NUM_T_V_reg_2392;

assign grp_fu_2323_p0 = grp_fu_2323_p00;

assign grp_fu_2323_p00 = tmp_174_cast_reg_2451;

assign grp_fu_2323_p1 = grp_fu_2323_p10;

assign grp_fu_2323_p10 = FILTER_S_reg_2415;

assign grp_fu_916_p4 = {{grp_fu_916_p1[79:67]}};

assign h_5_fu_1935_p2 = (i_op_assign_7_reg_844 + 32'd1);

assign h_fu_1282_p2 = ($signed(32'd1) + $signed(i_op_assign_4_reg_718));

assign i_1_fu_1691_p2 = (i_op_assign_16_mid2_fu_1671_p3 + 13'd1);

assign i_fu_1226_p2 = (i_op_assign_1_reg_706 + 13'd1);

assign i_op_assign_16_mid2_fu_1671_p3 = ((tmp_524_fu_1666_p2[0:0] === 1'b1) ? 13'd0 : ap_phi_mux_i_op_assign_3_phi_fu_824_p4);

assign in_h_iter_3_fu_1907_p2 = (in_h_iter_reg_624 + LAYER_IN_H_T_V_reg_2399);

assign in_num_iter_fu_1901_p2 = (tmp_185_fu_1898_p1 + i_op_assign_s_reg_600);

assign in_w_iter_3_fu_1912_p2 = (in_w_iter_reg_636 + LAYER_IN_W_T_V_reg_2407);

assign indvar_flatten20_op_fu_1597_p2 = (ap_phi_mux_indvar_flatten3_phi_fu_800_p4 + 29'd1);

assign indvar_flatten34_op_fu_1526_p2 = (indvar_flatten2_reg_773 + 45'd1);

assign indvar_flatten_next1_fu_1603_p3 = ((tmp_308_fu_1584_p2[0:0] === 1'b1) ? 29'd1 : indvar_flatten20_op_fu_1597_p2);

assign indvar_flatten_next2_fu_1532_p3 = ((exitcond_flatten1_fu_1513_p2[0:0] === 1'b1) ? 45'd1 : indvar_flatten34_op_fu_1526_p2);

assign indvar_flatten_next3_fu_1501_p2 = (indvar_flatten1_reg_751 + 61'd1);

assign indvar_flatten_next_fu_1215_p2 = (indvar_flatten_reg_695 + 81'd1);

assign layer_iter_3_fu_2077_p2 = (layer_iter_reg_648 + 32'd1);

assign layer_start_be_fu_2317_p2 = (sel_tmp23_fu_2311_p2 | layer_start_1_reg_683);

assign lhs_V_1_cast_fu_1176_p1 = ret_V_8_reg_2446;

assign lhs_V_4_cast_fu_1250_p1 = ret_V_1_reg_2537;

assign lhs_V_4_fu_1139_p1 = LAYER_IN_H_T_V_fu_1019_p4;

assign lhs_V_5_fu_1853_p1 = i_op_assign_s_reg_600;

assign lhs_V_6_cast_fu_1167_p1 = ret_V_reg_2441;

assign lhs_V_6_fu_1292_p1 = ret_V_24_reg_2570;

assign lhs_V_7_fu_1153_p1 = LAYER_IN_W_T_V_fu_1029_p4;

assign lhs_V_9_cast_fu_1300_p1 = ret_V_3_reg_2575;

assign lhs_V_fu_1242_p1 = ret_V_23_reg_2532;

assign newIndex1_cast_fu_1259_p1 = i_op_assign_1_reg_706;

assign newIndex3_cast_fu_1725_p1 = i_op_assign_16_mid2_reg_2760_pp2_iter3_reg;

assign newIndex5_cast_fu_1926_p1 = i_op_assign_6_reg_832;

assign newSel25_fu_2159_p3 = ((or_cond6_fu_2153_p2[0:0] === 1'b1) ? newSel_fu_2146_p3 : 32'd0);

assign newSel26_fu_2167_p3 = ((sel_tmp14_fu_2124_p2[0:0] === 1'b1) ? out_num_iter_3_reg_2875 : out_num_iter_reg_612);

assign newSel27_fu_2174_p3 = ((or_cond_fu_2129_p2[0:0] === 1'b1) ? newSel26_fu_2167_p3 : out_num_iter_reg_612);

assign newSel28_fu_2182_p3 = ((or_cond6_fu_2153_p2[0:0] === 1'b1) ? newSel27_fu_2174_p3 : 32'd0);

assign newSel29_fu_2190_p3 = ((sel_tmp2_fu_2104_p2[0:0] === 1'b1) ? in_h_iter_3_reg_2863 : in_h_iter_reg_624);

assign newSel30_fu_2197_p3 = ((or_cond_fu_2129_p2[0:0] === 1'b1) ? 32'd0 : newSel29_fu_2190_p3);

assign newSel31_fu_2205_p3 = ((or_cond6_fu_2153_p2[0:0] === 1'b1) ? newSel30_fu_2197_p3 : 32'd0);

assign newSel32_fu_2213_p3 = ((sel_tmp14_fu_2124_p2[0:0] === 1'b1) ? 32'd0 : in_w_iter_3_reg_2869);

assign newSel33_fu_2220_p3 = ((or_cond_fu_2129_p2[0:0] === 1'b1) ? newSel32_fu_2213_p3 : in_w_iter_reg_636);

assign newSel34_fu_2228_p3 = ((or_cond6_fu_2153_p2[0:0] === 1'b1) ? newSel33_fu_2220_p3 : 32'd0);

assign newSel35_fu_2236_p3 = ((tmp_194_fu_2095_p2[0:0] === 1'b1) ? 32'd0 : layer_iter_3_reg_3043);

assign newSel36_fu_2243_p3 = ((or_cond6_fu_2153_p2[0:0] === 1'b1) ? layer_iter_reg_648 : newSel35_fu_2236_p3);

assign newSel_fu_2146_p3 = ((tmp_504_fu_2140_p2[0:0] === 1'b1) ? 32'd0 : in_num_iter_reg_2857);

assign next_mul_fu_1267_p2 = (39'd98 + phi_mul_reg_729);

assign not_sel_tmp7_fu_2266_p2 = (tmp_190_not_fu_2261_p2 | sel_tmp6_demorgan_reg_3049);

assign not_sel_tmp8_fu_2276_p2 = (tmp_193_not_fu_2271_p2 | sel_tmp13_demorgan_reg_3055);

assign not_sel_tmp_fu_2256_p2 = (tmp_188_not_fu_2251_p2 | tmp_186_reg_3018);

assign o_6_fu_1888_p2 = (i_op_assign_6_reg_832 + 13'd1);

assign o_fu_1507_p2 = (ap_phi_mux_i_op_assign_2_phi_fu_766_p4 + 16'd1);

assign or_cond5_fu_2135_p2 = (tmp_186_reg_3018 | sel_tmp2_fu_2104_p2);

assign or_cond6_fu_2153_p2 = (or_cond_fu_2129_p2 | or_cond5_fu_2135_p2);

assign or_cond_fu_2129_p2 = (sel_tmp7_fu_2114_p2 | sel_tmp14_fu_2124_p2);

assign out_num_iter_3_fu_1920_p2 = (tmp_192_fu_1917_p1 + out_num_iter_reg_612);

assign p_1_fu_1578_p2 = (p_mid_fu_1540_p3 + 16'd1);

assign p_Result_s_fu_2040_p9 = {{{{{{{{v1_V_fu_2037_p1}, {cout_tmp_6_V_fu_2034_p1}}, {cout_tmp_5_V_fu_2031_p1}}, {cout_tmp_4_V_fu_2028_p1}}, {cout_tmp_3_V_fu_2025_p1}}, {cout_tmp_2_V_fu_2022_p1}}, {cout_tmp_1_V_fu_2019_p1}}, {cout_tmp_0_V_fu_2016_p1}};

assign p_mid_fu_1540_p3 = ((exitcond_flatten1_reg_2702[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_p_phi_fu_788_p4);

assign p_shl1_cast_fu_1557_p1 = tmp_306_fu_1550_p3;

assign p_shl2_cast_fu_1953_p3 = {{tmp_529_reg_2899}, {7'd0}};

assign p_shl3_cast_fu_1960_p3 = {{tmp_530_reg_2904}, {5'd0}};

assign p_shl_fu_1697_p3 = {{tmp_523_reg_2755}, {2'd0}};

assign q_1_fu_1655_p2 = (q_mid_fu_1625_p3 + 16'd1);

assign q_mid_fu_1625_p3 = ((tmp_308_reg_2734[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_q_phi_fu_812_p4);

assign ret_V_1_fu_1245_p2 = (rhs_V_reg_2459 + lhs_V_fu_1242_p1);

assign ret_V_2_fu_1253_p2 = ($signed(lhs_V_4_cast_fu_1250_p1) + $signed(34'd17179869183));

assign ret_V_3_fu_1295_p2 = (lhs_V_6_fu_1292_p1 + rhs_V_reg_2459);

assign ret_V_4_fu_1303_p2 = ($signed(lhs_V_9_cast_fu_1300_p1) + $signed(34'd17179869183));

assign ret_V_5_fu_1860_p2 = (lhs_V_5_fu_1853_p1 + rhs_V_5_fu_1857_p1);

assign ret_V_7_fu_1170_p2 = ($signed(lhs_V_6_cast_fu_1167_p1) + $signed(34'd17179869183));

assign ret_V_8_fu_1157_p2 = (rhs_V_4_fu_1143_p1 + lhs_V_7_fu_1153_p1);

assign ret_V_9_fu_1179_p2 = ($signed(lhs_V_1_cast_fu_1176_p1) + $signed(34'd17179869183));

assign ret_V_fu_1147_p2 = (rhs_V_4_fu_1143_p1 + lhs_V_4_fu_1139_p1);

assign rhs_V_4_fu_1143_p1 = FILTER_S_fu_1047_p3;

assign rhs_V_5_fu_1857_p1 = LAYER_IN_NUM_T_V_reg_2385;

assign rhs_V_fu_1163_p1 = FILTER_S_fu_1047_p3;

assign sel_tmp13_demorgan_fu_2089_p2 = (tmp_190_fu_2069_p2 | sel_tmp6_demorgan_fu_2083_p2);

assign sel_tmp13_fu_2119_p2 = (sel_tmp13_demorgan_reg_3055 ^ 1'd1);

assign sel_tmp14_fu_2124_p2 = (tmp_193_reg_3037 & sel_tmp13_fu_2119_p2);

assign sel_tmp1_fu_2099_p2 = (tmp_186_reg_3018 ^ 1'd1);

assign sel_tmp23_fu_2311_p2 = (tmp117_fu_2287_p2 & sel_tmp_fu_2305_p2);

assign sel_tmp2_fu_2104_p2 = (tmp_188_reg_3025 & sel_tmp1_fu_2099_p2);

assign sel_tmp6_demorgan_fu_2083_p2 = (tmp_188_fu_2065_p2 | tmp_186_fu_2061_p2);

assign sel_tmp6_fu_2109_p2 = (sel_tmp6_demorgan_reg_3049 ^ 1'd1);

assign sel_tmp7_fu_2114_p2 = (tmp_190_reg_3031 & sel_tmp6_fu_2109_p2);

assign sel_tmp_fu_2305_p2 = (sel_tmp2_fu_2104_p2 ^ sel_tmp1_fu_2099_p2);

assign tmp115_fu_2281_p2 = (tmp_194_fu_2095_p2 & sel_tmp1_fu_2099_p2);

assign tmp116_fu_2293_p2 = (tmp117_fu_2287_p2 & not_sel_tmp_fu_2256_p2);

assign tmp117_fu_2287_p2 = (not_sel_tmp8_fu_2276_p2 & not_sel_tmp7_fu_2266_p2);

assign tmp_165_fu_1065_p3 = {{tmp_303_fu_1055_p4}, {1'd0}};

assign tmp_167_fu_1125_p3 = {{tmp_503_fu_1115_p4}, {tmp_s_fu_1109_p2}};

assign tmp_168_fu_1133_p2 = ((tmp_167_fu_1125_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_171_fu_1277_p2 = (($signed(tmp_181_cast_fu_1273_p1) < $signed(ret_V_2_reg_2542)) ? 1'b1 : 1'b0);

assign tmp_173_fu_1847_p2 = ((i_op_assign_s_reg_600 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_174_fu_1866_p1 = LAYER_IN_NUM_V_reg_2358;

assign tmp_175_fu_1869_p2 = ((ret_V_5_reg_2835 < tmp_174_fu_1866_p1) ? 1'b1 : 1'b0);

assign tmp_176_mid2_cast_fu_1547_p1 = tmp_176_mid2_v_reg_2711;

assign tmp_176_mid2_v_fu_1518_p3 = ((exitcond_flatten1_fu_1513_p2[0:0] === 1'b1) ? o_fu_1507_p2 : ap_phi_mux_i_op_assign_2_phi_fu_766_p4);

assign tmp_179_fu_1313_p2 = (($signed(tmp_194_cast_fu_1309_p1) < $signed(ret_V_4_reg_2580)) ? 1'b1 : 1'b0);

assign tmp_181_cast_fu_1273_p1 = i_op_assign_4_reg_718;

assign tmp_181_mid2_cast_fu_1632_p1 = tmp_181_mid2_reg_2739;

assign tmp_181_mid2_fu_1589_p3 = ((exitcond_flatten22_m_1_fu_1572_p3[0:0] === 1'b1) ? p_1_fu_1578_p2 : p_mid_fu_1540_p3);

assign tmp_183_fu_1930_p2 = ((i_op_assign_7_reg_844 < ret_V_25_reg_2881) ? 1'b1 : 1'b0);

assign tmp_184_mid2_fu_1679_p3 = ((exitcond4_mid2_fu_1649_p3[0:0] === 1'b1) ? q_1_fu_1655_p2 : q_mid_fu_1625_p3);

assign tmp_185_fu_1898_p1 = LAYER_IN_NUM_T_V_reg_2385;

assign tmp_186_fu_2061_p2 = ((in_num_iter_reg_2857 < LAYER_IN_NUM_V_reg_2358) ? 1'b1 : 1'b0);

assign tmp_188_fu_2065_p2 = ((in_h_iter_3_reg_2863 < LAYER_IN_H_V_reg_2369) ? 1'b1 : 1'b0);

assign tmp_188_not_fu_2251_p2 = (tmp_188_reg_3025 ^ 1'd1);

assign tmp_189_fu_1973_p2 = ((i_op_assign_8_reg_855 < ret_V_26_reg_2909) ? 1'b1 : 1'b0);

assign tmp_190_fu_2069_p2 = ((in_w_iter_3_reg_2869 < LAYER_IN_W_V_reg_2374) ? 1'b1 : 1'b0);

assign tmp_190_not_fu_2261_p2 = (tmp_190_reg_3031 ^ 1'd1);

assign tmp_192_fu_1917_p1 = LAYER_OUT_NUM_T_V_reg_2392;

assign tmp_193_fu_2073_p2 = ((out_num_iter_3_reg_2875 < LAYER_OUT_NUM_V_reg_2364) ? 1'b1 : 1'b0);

assign tmp_193_not_fu_2271_p2 = (tmp_193_reg_3037 ^ 1'd1);

assign tmp_194_cast_fu_1309_p1 = i_op_assign_5_reg_740;

assign tmp_194_fu_2095_p2 = ((layer_iter_3_reg_3043 == LAYER_BATCH_V_reg_2347) ? 1'b1 : 1'b0);

assign tmp_303_fu_1055_p4 = {{tmp_V_fu_170[2:1]}};

assign tmp_306_fu_1550_p3 = {{tmp_176_mid2_v_reg_2711}, {2'd0}};

assign tmp_307_cast_fu_1611_p1 = $signed(tmp_307_reg_2723);

assign tmp_307_fu_1561_p2 = (p_shl1_cast_fu_1557_p1 - tmp_176_mid2_cast_fu_1547_p1);

assign tmp_308_fu_1584_p2 = (exitcond_flatten22_m_1_fu_1572_p3 | exitcond_flatten1_reg_2702);

assign tmp_309_fu_1635_p2 = ($signed(tmp_307_cast_fu_1611_p1) + $signed(tmp_181_mid2_cast_fu_1632_p1));

assign tmp_311_fu_1704_p2 = (p_shl_fu_1697_p3 - tmp_522_reg_2750);

assign tmp_313_fu_1661_p2 = (exitcond_flatten22_m_1_reg_2728 | exitcond4_mid2_fu_1649_p3);

assign tmp_314_fu_1709_p2 = (tmp_311_fu_1704_p2 + tmp_525_reg_2770);

assign tmp_316_cast_fu_1714_p3 = {{tmp_314_reg_2780}, {3'd0}};

assign tmp_317_cast_fu_1808_p1 = tmp_317_reg_2790;

assign tmp_317_fu_1728_p2 = (tmp_316_cast_fu_1714_p3 + newIndex3_cast_fu_1725_p1);

assign tmp_320_fu_1328_p2 = (tmp_521_reg_2552 + tmp_527_fu_1324_p1);

assign tmp_322_cast_fu_1333_p3 = {{tmp_320_reg_2594}, {3'd0}};

assign tmp_323_cast_fu_1419_p1 = tmp_323_reg_2599;

assign tmp_323_fu_1340_p2 = (tmp_322_cast_fu_1333_p3 + newIndex1_cast_reg_2547);

assign tmp_326_fu_1967_p2 = (p_shl2_cast_fu_1953_p3 - p_shl3_cast_fu_1960_p3);

assign tmp_327_fu_1988_p2 = (tmp_326_reg_2914 + tmp_531_fu_1984_p1);

assign tmp_329_cast_fu_1993_p3 = {{tmp_327_reg_2928}, {3'd0}};

assign tmp_330_cast_fu_2005_p1 = tmp_330_reg_2933;

assign tmp_330_fu_2000_p2 = (tmp_329_cast_fu_1993_p3 + newIndex5_cast_reg_2886);

assign tmp_503_fu_1115_p4 = {{out_num_iter_reg_612[31:3]}};

assign tmp_504_fu_2140_p2 = (sel_tmp2_fu_2104_p2 | or_cond_fu_2129_p2);

assign tmp_517_fu_1039_p3 = tmp_V_fu_170[32'd2];

assign tmp_518_fu_1073_p3 = tmp_V_fu_170[32'd1];

assign tmp_519_fu_1097_p3 = tmp_V_fu_170[32'd2];

assign tmp_520_fu_1105_p1 = out_num_iter_reg_612[2:0];

assign tmp_521_fu_1263_p1 = phi_mul_reg_729[11:0];

assign tmp_522_fu_1641_p1 = tmp_309_fu_1635_p2[10:0];

assign tmp_523_fu_1645_p1 = tmp_309_fu_1635_p2[8:0];

assign tmp_524_fu_1666_p2 = (tmp_313_fu_1661_p2 | exitcond_flatten1_reg_2702_pp2_iter1_reg);

assign tmp_525_fu_1687_p1 = tmp_184_mid2_fu_1679_p3[10:0];

assign tmp_527_fu_1324_p1 = i_op_assign_5_reg_740[11:0];

assign tmp_529_fu_1945_p1 = i_op_assign_7_reg_844[4:0];

assign tmp_530_fu_1949_p1 = i_op_assign_7_reg_844[6:0];

assign tmp_531_fu_1984_p1 = i_op_assign_8_reg_855[11:0];

assign tmp_s_fu_1109_p2 = (tmp_520_fu_1105_p1 | tmp_165_fu_1065_p3);

assign u32_tmp_V_22_fu_1345_p1 = fifo_cin_V_V_dout[31:0];

assign u32_tmp_V_fu_1721_p1 = fifo_weight_V_V_dout[31:0];

assign v1_V_fu_2037_p1 = tmp_f_7_reg_3013;

assign w_5_fu_1978_p2 = (i_op_assign_8_reg_855 + 32'd1);

assign w_fu_1318_p2 = ($signed(i_op_assign_5_reg_740) + $signed(32'd1));

assign weight_local_0_d0 = u32_tmp_V_reg_2785;

assign weight_local_1_d0 = u32_tmp_V_15_reg_2795;

assign weight_local_2_d0 = u32_tmp_V_16_reg_2800;

assign weight_local_3_d0 = u32_tmp_V_17_reg_2805;

assign weight_local_4_d0 = u32_tmp_V_18_reg_2810;

assign weight_local_5_d0 = u32_tmp_V_19_reg_2815;

assign weight_local_6_d0 = u32_tmp_V_20_reg_2820;

assign weight_local_7_d0 = u32_tmp_V_21_reg_2825;

always @ (posedge ap_clk) begin
    rhs_V_reg_2459[32:16] <= 17'b00000000000000000;
    newIndex1_cast_reg_2547[14:13] <= 2'b00;
    newIndex5_cast_reg_2886[14:13] <= 2'b00;
    tmp_326_reg_2914[4:0] <= 5'b00000;
end

endmodule //kernel
