<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/jblumenkamp/FPGA/avnet_spartana3/tutorium/i2c_master_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="i2c_master_test" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/i2c_master_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/clk_i2c_4" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_i2c_4</obj_property>
      <obj_property name="ObjectShortName">clk_i2c_4</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/adr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">adr[6:0]</obj_property>
      <obj_property name="ObjectShortName">adr[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/transmit" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">transmit</obj_property>
      <obj_property name="ObjectShortName">transmit</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/scl" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">scl</obj_property>
      <obj_property name="ObjectShortName">scl</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/sda" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sda</obj_property>
      <obj_property name="ObjectShortName">sda</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/uut/cnt_clk" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cnt_clk[2:0]</obj_property>
      <obj_property name="ObjectShortName">cnt_clk[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/uut/cnt_byte" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cnt_byte[3:0]</obj_property>
      <obj_property name="ObjectShortName">cnt_byte[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/i2c_master_test/uut/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
</wave_config>
