ARM GAS  /tmp/ccDjhJRK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccDjhJRK.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  43              		.loc 1 70 3
  44 0006 154B     		ldr	r3, .L2
  45 0008 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/ccDjhJRK.s 			page 3


  46 000a 144A     		ldr	r2, .L2
  47 000c 43F00103 		orr	r3, r3, #1
  48 0010 9361     		str	r3, [r2, #24]
  49 0012 124B     		ldr	r3, .L2
  50 0014 9B69     		ldr	r3, [r3, #24]
  51 0016 03F00103 		and	r3, r3, #1
  52 001a BB60     		str	r3, [r7, #8]
  53 001c BB68     		ldr	r3, [r7, #8]
  54              	.LBE2:
  55              	.LBB3:
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 71 3
  57 001e 0F4B     		ldr	r3, .L2
  58 0020 DB69     		ldr	r3, [r3, #28]
  59 0022 0E4A     		ldr	r2, .L2
  60 0024 43F08053 		orr	r3, r3, #268435456
  61 0028 D361     		str	r3, [r2, #28]
  62 002a 0C4B     		ldr	r3, .L2
  63 002c DB69     		ldr	r3, [r3, #28]
  64 002e 03F08053 		and	r3, r3, #268435456
  65 0032 7B60     		str	r3, [r7, #4]
  66 0034 7B68     		ldr	r3, [r7, #4]
  67              	.LBE3:
  68              	.LBB4:
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  69              		.loc 1 77 3
  70 0036 0A4B     		ldr	r3, .L2+4
  71 0038 5B68     		ldr	r3, [r3, #4]
  72 003a FB60     		str	r3, [r7, #12]
  73 003c FB68     		ldr	r3, [r7, #12]
  74 003e 23F0E063 		bic	r3, r3, #117440512
  75 0042 FB60     		str	r3, [r7, #12]
  76 0044 FB68     		ldr	r3, [r7, #12]
  77 0046 43F00073 		orr	r3, r3, #33554432
  78 004a FB60     		str	r3, [r7, #12]
  79 004c 044A     		ldr	r2, .L2+4
  80 004e FB68     		ldr	r3, [r7, #12]
  81 0050 5360     		str	r3, [r2, #4]
  82              	.LBE4:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  83              		.loc 1 82 1
  84 0052 00BF     		nop
  85 0054 1437     		adds	r7, r7, #20
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 4
  88 0056 BD46     		mov	sp, r7
  89              	.LCFI4:
  90              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccDjhJRK.s 			page 4


  91              		@ sp needed
  92 0058 80BC     		pop	{r7}
  93              	.LCFI5:
  94              		.cfi_restore 7
  95              		.cfi_def_cfa_offset 0
  96 005a 7047     		bx	lr
  97              	.L3:
  98              		.align	2
  99              	.L2:
 100 005c 00100240 		.word	1073876992
 101 0060 00000140 		.word	1073807360
 102              		.cfi_endproc
 103              	.LFE65:
 105              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_ADC_MspInit
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	HAL_ADC_MspInit:
 113              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 114              		.loc 1 91 1
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 32
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118 0000 80B5     		push	{r7, lr}
 119              	.LCFI6:
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 7, -8
 122              		.cfi_offset 14, -4
 123 0002 88B0     		sub	sp, sp, #32
 124              	.LCFI7:
 125              		.cfi_def_cfa_offset 40
 126 0004 00AF     		add	r7, sp, #0
 127              	.LCFI8:
 128              		.cfi_def_cfa_register 7
 129 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 130              		.loc 1 92 20
 131 0008 07F11003 		add	r3, r7, #16
 132 000c 0022     		movs	r2, #0
 133 000e 1A60     		str	r2, [r3]
 134 0010 5A60     		str	r2, [r3, #4]
 135 0012 9A60     		str	r2, [r3, #8]
 136 0014 DA60     		str	r2, [r3, #12]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 137              		.loc 1 93 10
 138 0016 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccDjhJRK.s 			page 5


 139 0018 1B68     		ldr	r3, [r3]
 140              		.loc 1 93 5
 141 001a 144A     		ldr	r2, .L7
 142 001c 9342     		cmp	r3, r2
 143 001e 21D1     		bne	.L6
 144              	.LBB5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 145              		.loc 1 99 5
 146 0020 134B     		ldr	r3, .L7+4
 147 0022 9B69     		ldr	r3, [r3, #24]
 148 0024 124A     		ldr	r2, .L7+4
 149 0026 43F40073 		orr	r3, r3, #512
 150 002a 9361     		str	r3, [r2, #24]
 151 002c 104B     		ldr	r3, .L7+4
 152 002e 9B69     		ldr	r3, [r3, #24]
 153 0030 03F40073 		and	r3, r3, #512
 154 0034 FB60     		str	r3, [r7, #12]
 155 0036 FB68     		ldr	r3, [r7, #12]
 156              	.LBE5:
 157              	.LBB6:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 158              		.loc 1 101 5
 159 0038 0D4B     		ldr	r3, .L7+4
 160 003a 9B69     		ldr	r3, [r3, #24]
 161 003c 0C4A     		ldr	r2, .L7+4
 162 003e 43F00803 		orr	r3, r3, #8
 163 0042 9361     		str	r3, [r2, #24]
 164 0044 0A4B     		ldr	r3, .L7+4
 165 0046 9B69     		ldr	r3, [r3, #24]
 166 0048 03F00803 		and	r3, r3, #8
 167 004c BB60     		str	r3, [r7, #8]
 168 004e BB68     		ldr	r3, [r7, #8]
 169              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 170              		.loc 1 105 25
 171 0050 0123     		movs	r3, #1
 172 0052 3B61     		str	r3, [r7, #16]
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 106 26
 174 0054 0323     		movs	r3, #3
 175 0056 7B61     		str	r3, [r7, #20]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176              		.loc 1 107 5
 177 0058 07F11003 		add	r3, r7, #16
 178 005c 1946     		mov	r1, r3
 179 005e 0548     		ldr	r0, .L7+8
 180 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.L6:
ARM GAS  /tmp/ccDjhJRK.s 			page 6


 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   }
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c **** }
 182              		.loc 1 115 1
 183 0064 00BF     		nop
 184 0066 2037     		adds	r7, r7, #32
 185              	.LCFI9:
 186              		.cfi_def_cfa_offset 8
 187 0068 BD46     		mov	sp, r7
 188              	.LCFI10:
 189              		.cfi_def_cfa_register 13
 190              		@ sp needed
 191 006a 80BD     		pop	{r7, pc}
 192              	.L8:
 193              		.align	2
 194              	.L7:
 195 006c 00240140 		.word	1073816576
 196 0070 00100240 		.word	1073876992
 197 0074 000C0140 		.word	1073810432
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LFB67:
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** /**
 118:Core/Src/stm32f1xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f1xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 121:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 122:Core/Src/stm32f1xx_hal_msp.c ****   */
 123:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f1xx_hal_msp.c **** {
 210              		.loc 1 124 1
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 8
 213              		@ frame_needed = 1, uses_anonymous_args = 0
 214 0000 80B5     		push	{r7, lr}
 215              	.LCFI11:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 7, -8
 218              		.cfi_offset 14, -4
 219 0002 82B0     		sub	sp, sp, #8
 220              	.LCFI12:
 221              		.cfi_def_cfa_offset 16
 222 0004 00AF     		add	r7, sp, #0
 223              	.LCFI13:
ARM GAS  /tmp/ccDjhJRK.s 			page 7


 224              		.cfi_def_cfa_register 7
 225 0006 7860     		str	r0, [r7, #4]
 125:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 226              		.loc 1 125 10
 227 0008 7B68     		ldr	r3, [r7, #4]
 228 000a 1B68     		ldr	r3, [r3]
 229              		.loc 1 125 5
 230 000c 084A     		ldr	r2, .L12
 231 000e 9342     		cmp	r3, r2
 232 0010 09D1     		bne	.L11
 126:Core/Src/stm32f1xx_hal_msp.c ****   {
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 233              		.loc 1 131 5
 234 0012 084B     		ldr	r3, .L12+4
 235 0014 9B69     		ldr	r3, [r3, #24]
 236 0016 074A     		ldr	r2, .L12+4
 237 0018 23F40073 		bic	r3, r3, #512
 238 001c 9361     		str	r3, [r2, #24]
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 135:Core/Src/stm32f1xx_hal_msp.c ****     */
 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 239              		.loc 1 136 5
 240 001e 0121     		movs	r1, #1
 241 0020 0548     		ldr	r0, .L12+8
 242 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 243              	.L11:
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32f1xx_hal_msp.c ****   }
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c **** }
 244              		.loc 1 143 1
 245 0026 00BF     		nop
 246 0028 0837     		adds	r7, r7, #8
 247              	.LCFI14:
 248              		.cfi_def_cfa_offset 8
 249 002a BD46     		mov	sp, r7
 250              	.LCFI15:
 251              		.cfi_def_cfa_register 13
 252              		@ sp needed
 253 002c 80BD     		pop	{r7, pc}
 254              	.L13:
 255 002e 00BF     		.align	2
 256              	.L12:
 257 0030 00240140 		.word	1073816576
 258 0034 00100240 		.word	1073876992
 259 0038 000C0140 		.word	1073810432
 260              		.cfi_endproc
 261              	.LFE67:
ARM GAS  /tmp/ccDjhJRK.s 			page 8


 263              		.text
 264              	.Letext0:
 265              		.file 2 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine/_defa
 266              		.file 3 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 267              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 268              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 269              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 270              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 271              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 272              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
ARM GAS  /tmp/ccDjhJRK.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccDjhJRK.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccDjhJRK.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccDjhJRK.s:100    .text.HAL_MspInit:000000000000005c $d
     /tmp/ccDjhJRK.s:106    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccDjhJRK.s:112    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccDjhJRK.s:195    .text.HAL_ADC_MspInit:000000000000006c $d
     /tmp/ccDjhJRK.s:202    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccDjhJRK.s:208    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccDjhJRK.s:257    .text.HAL_ADC_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
