
*** Running vivado
    with args -log top_PE_behav.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_PE_behav.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_PE_behav.tcl -notrace
Command: open_checkpoint /home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1266.516 ; gain = 0.000 ; free physical = 18678 ; free virtual = 577384
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1636.344 ; gain = 369.832 ; free physical = 17675 ; free virtual = 576651
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.375 ; gain = 83.035 ; free physical = 17607 ; free virtual = 576615

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18ac0de81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2147.871 ; gain = 427.496 ; free physical = 17447 ; free virtual = 576542

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.875 ; gain = 0.000 ; free physical = 17443 ; free virtual = 576539
Ending Logic Optimization Task | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2147.875 ; gain = 0.004 ; free physical = 17443 ; free virtual = 576538

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18ac0de81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2147.875 ; gain = 0.000 ; free physical = 17443 ; free virtual = 576538

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ac0de81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.875 ; gain = 0.000 ; free physical = 17443 ; free virtual = 576538
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2147.875 ; gain = 511.531 ; free physical = 17443 ; free virtual = 576538
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_PE_behav_drc_opted.rpt -pb top_PE_behav_drc_opted.pb -rpx top_PE_behav_drc_opted.rpx
Command: report_drc -file top_PE_behav_drc_opted.rpt -pb top_PE_behav_drc_opted.pb -rpx top_PE_behav_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2219.910 ; gain = 40.016 ; free physical = 17313 ; free virtual = 576409
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.910 ; gain = 0.000 ; free physical = 17150 ; free virtual = 576246
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8b407812

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2219.910 ; gain = 0.000 ; free physical = 17150 ; free virtual = 576246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2219.910 ; gain = 0.000 ; free physical = 17150 ; free virtual = 576246

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182972256

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2250.918 ; gain = 31.008 ; free physical = 17129 ; free virtual = 576225

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eedf2ec8

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2250.918 ; gain = 31.008 ; free physical = 17129 ; free virtual = 576225

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eedf2ec8

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2250.918 ; gain = 31.008 ; free physical = 17130 ; free virtual = 576225
Phase 1 Placer Initialization | Checksum: 1eedf2ec8

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2250.918 ; gain = 31.008 ; free physical = 17130 ; free virtual = 576225

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eedf2ec8

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2250.918 ; gain = 31.008 ; free physical = 17131 ; free virtual = 576226
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 199535497

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17112 ; free virtual = 576208

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199535497

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17111 ; free virtual = 576206

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1ecc1f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17110 ; free virtual = 576206

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abb8b2bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17110 ; free virtual = 576206

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abb8b2bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17110 ; free virtual = 576206

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203
Phase 3 Detail Placement | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d79de0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17107 ; free virtual = 576203
Ending Placer Task | Checksum: ca94b119

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2370.973 ; gain = 151.062 ; free physical = 17116 ; free virtual = 576212
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2370.973 ; gain = 0.000 ; free physical = 17110 ; free virtual = 576207
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_PE_behav_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2370.973 ; gain = 0.000 ; free physical = 17106 ; free virtual = 576202
INFO: [runtcl-4] Executing : report_utilization -file top_PE_behav_utilization_placed.rpt -pb top_PE_behav_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2370.973 ; gain = 0.000 ; free physical = 17106 ; free virtual = 576201
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_PE_behav_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2370.973 ; gain = 0.000 ; free physical = 17100 ; free virtual = 576196
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3f543907 ConstDB: 0 ShapeSum: 8b407812 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8802bcde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2382.555 ; gain = 11.582 ; free physical = 16821 ; free virtual = 575918
Post Restoration Checksum: NetGraph: 1144702a NumContArr: 76be4cb4 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8802bcde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2389.543 ; gain = 18.570 ; free physical = 16791 ; free virtual = 575889

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8802bcde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2389.543 ; gain = 18.570 ; free physical = 16791 ; free virtual = 575889
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1edb2be12

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16788 ; free virtual = 575885

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: be330bca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16788 ; free virtual = 575885

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575885
Phase 4 Rip-up And Reroute | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575885

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575885

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575885
Phase 6 Post Hold Fix | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575885

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00294985 %
  Global Horizontal Routing Utilization  = 0.00390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2393.543 ; gain = 22.570 ; free physical = 16787 ; free virtual = 575884

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e51f9efe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2396.543 ; gain = 25.570 ; free physical = 16786 ; free virtual = 575883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: be8b764a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2396.543 ; gain = 25.570 ; free physical = 16786 ; free virtual = 575883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2396.543 ; gain = 25.570 ; free physical = 16813 ; free virtual = 575910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2396.547 ; gain = 25.574 ; free physical = 16813 ; free virtual = 575910
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2396.547 ; gain = 0.000 ; free physical = 16812 ; free virtual = 575910
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_PE_behav_drc_routed.rpt -pb top_PE_behav_drc_routed.pb -rpx top_PE_behav_drc_routed.rpx
Command: report_drc -file top_PE_behav_drc_routed.rpt -pb top_PE_behav_drc_routed.pb -rpx top_PE_behav_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_PE_behav_methodology_drc_routed.rpt -pb top_PE_behav_methodology_drc_routed.pb -rpx top_PE_behav_methodology_drc_routed.rpx
Command: report_methodology -file top_PE_behav_methodology_drc_routed.rpt -pb top_PE_behav_methodology_drc_routed.pb -rpx top_PE_behav_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vlsidesign9/Work/Daniel/ICDesignLab_4/VIVADO/Automation/Automation_modules.runs/impl_1/top_PE_behav_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_PE_behav_power_routed.rpt -pb top_PE_behav_power_summary_routed.pb -rpx top_PE_behav_power_routed.rpx
Command: report_power -file top_PE_behav_power_routed.rpt -pb top_PE_behav_power_summary_routed.pb -rpx top_PE_behav_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_PE_behav_route_status.rpt -pb top_PE_behav_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_PE_behav_timing_summary_routed.rpt -pb top_PE_behav_timing_summary_routed.pb -rpx top_PE_behav_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_PE_behav_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_PE_behav_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_PE_behav_bus_skew_routed.rpt -pb top_PE_behav_bus_skew_routed.pb -rpx top_PE_behav_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 21:56:06 2023...
