set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {vga.vho vga_vhd.sdo}}
	{{"Fast Model"} {vga_fast.vho vga_vhd_fast.sdo}}
}
