(
 (file_type "hdldirect.dat" "1.0" )
 (design_name "fmc_tlu_toplevel" )
 (view "sch_1" )
 (modtime "verilog.v" 1299163427 1153 )
 (timescale "1ns/1ns" )
 (cells "OPA4277" "RSMD0603" )
 (global_signals 
  ("glbl" "M5V" "STD_LOGIC" "wire" "" "" )
  ("glbl" "P5V" "STD_LOGIC" "wire" "" "" ))
 (single_page 
  ("" 
   ("page1_I22" "OPA4277" )
   ("page1_I23" "RSMD0603" )
   ("page1_I24" "RSMD0603" )))
 (multiple_pages ))
