# riscv
Computer architecture class repo

Designing a simple single cycle risc-v processor using verilog code

Design and implement a multi-cycle risc-v processor using verilog to be
synthesized onto a DE10-lite.
  including a serial port with the capability to run simple programs and
  output to a monitor.
