{"vcs1":{"timestamp_begin":1680381323.291970736, "rt":0.96, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1680381324.287216800, "rt":1.59, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680381325.895942364, "rt":0.65, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680381322.992043531}
{"VCS_COMP_START_TIME": 1680381322.992043531}
{"VCS_COMP_END_TIME": 1680381327.839559300}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339580}}
{"stitch_vcselab": {"peak_mem": 239076}}
