Source Block: oh/elink/dv/elink_e16_model.v@3630:3640@HdlIdDef
   wire [AW-1:0]	srcaddr_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			tran_written_tlc;	// From link_txo_fifo of link_txo_fifo.v
   wire			wait_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			wr_fifo_full;		// From link_txo_fifo of link_txo_fifo.v
   wire			write_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   //##################################
   //#    Interface with emesh
   //# on input transactions only

Diff Content:
- 3635    wire			write_reg;		// From e16_mesh_interface of e16_mesh_interface.v
+ 3635    wire			c0_fifo_access;		// From link_rxi_buffer of link_rxi_buffer.v
+ 3635    wire			c0_fifo_full_rlc;	// From c0_link_rxi_double_channel of link_rxi_double_channel.v
+ 3635    wire			c1_fifo_access;		// From link_rxi_buffer of link_rxi_buffer.v
+ 3635    wire			c2_fifo_access;		// From link_rxi_buffer of link_rxi_buffer.v
+ 3635    wire			c3_fifo_access;		// From link_rxi_buffer of link_rxi_buffer.v
+ 3635    wire			c3_fifo_full_rlc;	// From c3_link_rxi_double_channel of link_rxi_double_channel.v
+ 3635    wire [14*LW-1:0]	rxi_assembled_tran_rlc;	// From link_rxi_buffer of link_rxi_buffer.v

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@3629:3639
   wire [AW-1:0]	srcaddr_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire [AW-1:0]	srcaddr_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			tran_written_tlc;	// From link_txo_fifo of link_txo_fifo.v
   wire			wait_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			wr_fifo_full;		// From link_txo_fifo of link_txo_fifo.v
   wire			write_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   //##################################
   //#    Interface with emesh

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@3630:3640
   wire [AW-1:0]	srcaddr_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			tran_written_tlc;	// From link_txo_fifo of link_txo_fifo.v
   wire			wait_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			wr_fifo_full;		// From link_txo_fifo of link_txo_fifo.v
   wire			write_out;		// From e16_mesh_interface of e16_mesh_interface.v
   wire			write_reg;		// From e16_mesh_interface of e16_mesh_interface.v
   // End of automatics

   //##################################
   //#    Interface with emesh
   //# on input transactions only

