(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = (((|(((8'h9d) - (8'ha2)) ? ((8'hab) + (8'hab)) : ((8'ha0) != (8'ha5)))) ? ((|(~^(8'ha9))) ~^ {(-(8'ha4))}) : ((((7'h42) && (8'hac)) ? (+(7'h42)) : (^~(8'hb0))) ~^ (((8'hbc) < (8'had)) <= (~|(8'hbb))))) + ((~|(~((8'hbe) ? (8'hb6) : (8'hb4)))) ~^ (({(8'hbf)} ? {(8'ha5)} : ((8'ha3) ? (8'ha3) : (8'haf))) & {(^~(8'hb2)), ((7'h44) ? (8'h9e) : (8'hb0))}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h7e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire4;
  input wire [(4'hf):(1'h0)] wire3;
  input wire signed [(4'hd):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire signed [(5'h12):(1'h0)] wire14;
  wire signed [(4'hd):(1'h0)] wire13;
  wire signed [(5'h11):(1'h0)] wire12;
  wire signed [(3'h5):(1'h0)] wire11;
  wire [(4'ha):(1'h0)] wire10;
  wire signed [(4'h9):(1'h0)] wire9;
  wire signed [(4'hf):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire signed [(5'h13):(1'h0)] wire6;
  wire [(4'hc):(1'h0)] wire5;
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 (1'h0)};
  assign wire5 = {((wire1[(1'h1):(1'h0)] && wire0) ?
                         ((8'had) >> (wire1 + (&wire4))) : {(^wire2[(3'h4):(2'h2)]),
                             $signed(((8'h9e) + wire0))})};
  assign wire6 = ({wire1[(1'h0):(1'h0)]} ? wire4 : {wire3[(3'h6):(3'h4)]});
  assign wire7 = ($signed(wire1) < wire4[(5'h11):(4'hf)]);
  assign wire8 = {wire6[(4'h8):(1'h1)]};
  assign wire9 = $signed(wire2);
  assign wire10 = ((-((8'hbc) || (|wire3[(3'h4):(2'h2)]))) < $signed(((8'hb6) ~^ wire4)));
  assign wire11 = (wire5 * $unsigned(wire3));
  assign wire12 = wire3[(2'h3):(1'h1)];
  assign wire13 = ($signed((-$signed((wire2 ?
                      wire11 : wire3)))) >> $signed(({wire2[(1'h0):(1'h0)]} ?
                      $unsigned((~^wire9)) : (~|$unsigned(wire5)))));
  assign wire14 = wire4[(1'h0):(1'h0)];
endmodule