<stg><name>Dilate</name>


<trans_list>

<trans id="379" from="1" to="2">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="2">
<condition id="321">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="2" to="3">
<condition id="323">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="3" to="4">
<condition id="325">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="4" to="10">
<condition id="380">
<or_exp><and_exp><literal name="exitcond389_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="5">
<condition id="386">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="5" to="6">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="6" to="7">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="7" to="8">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="8" to="9">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="9" to="4">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="10" to="3">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge.i.i:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge.i.i:1  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str3, [10 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [24 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [1 x i8]* @p_str351)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str339, i32 0, i32 0, [1 x i8]* @p_str340, [1 x i8]* @p_str341, [1 x i8]* @p_str342, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str343, [1 x i8]* @p_str344)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str332, i32 0, i32 0, [1 x i8]* @p_str333, [1 x i8]* @p_str334, [1 x i8]* @p_str335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str336, [1 x i8]* @p_str337)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:6  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:7  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:8  call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge.i.i:9  call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str215, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str219, [1 x i8]* @p_str220)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:10  %p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:11  %p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:12  %k_buf_0_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:13  %k_buf_0_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:14  %k_buf_0_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:15  %k_buf_1_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:16  %k_buf_1_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:17  %k_buf_1_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:18  %k_buf_2_val_3 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:19  %k_buf_2_val_4 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge.i.i:20  %k_buf_2_val_5 = alloca [1920 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:21  br label %arrayctor.loop1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i.i:0  %tmp_36 = phi i2 [ %tmp_37, %arrayctor.loop1.i.i ], [ 0, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.i:1  %tmp_37 = add i2 %tmp_36, 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i.i:2  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i.i:3  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i.i:4  %tmp_38 = icmp eq i2 %tmp_36, -2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i.i:6  br i1 %tmp_38, label %._crit_edge.i2.i, label %arrayctor.loop1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:1  %src_kernel_win_0_va_32 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:2  %src_kernel_win_0_va_33 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:3  %src_kernel_win_0_va_34 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:4  %src_kernel_win_0_va_35 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:5  %src_kernel_win_0_va_36 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:6  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:7  %src_kernel_win_1_va_32 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_32"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:8  %src_kernel_win_1_va_33 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_33"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:9  %src_kernel_win_1_va_34 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_34"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:10  %src_kernel_win_1_va_35 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_35"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:11  %src_kernel_win_1_va_36 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_36"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:12  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:13  %src_kernel_win_2_va_32 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_32"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:14  %src_kernel_win_2_va_33 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_33"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:15  %src_kernel_win_2_va_34 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_34"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:16  %src_kernel_win_2_va_35 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_35"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:17  %src_kernel_win_2_va_36 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_36"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:18  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:19  %right_border_buf_2_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:20  %right_border_buf_2_17 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_17"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:21  %right_border_buf_0_20 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_20"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:22  %right_border_buf_2_18 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_18"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:23  %right_border_buf_1_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:24  %right_border_buf_0_21 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_21"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:25  %right_border_buf_1_20 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_20"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i2.i:26  %right_border_buf_1_21 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_21"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i2.i:27  %tmp_45 = add i32 %p_src_cols_V_read, 2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i2.i:28  %tmp_46 = add i32 %p_src_rows_V_read, 2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i2.i:29  %tmp_47 = add i32 %p_src_cols_V_read, -1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i2.i:30  %p_neg394_i_i = add i32 %p_src_rows_V_read, -1

]]></Node>
<StgValue><ssdm name="p_neg394_i_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i2.i:31  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %._crit_edge.i2.i ], [ %i_V, %9 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond390_i_i = icmp eq i32 %t_V, %tmp_46

]]></Node>
<StgValue><ssdm name="exitcond390_i_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond390_i_i, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 4096, 4096, 1080, 1920>.exit", label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_48 = icmp ult i32 %t_V, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_309_not = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="tmp_309_not"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_107 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %icmp = icmp ne i31 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_51 = icmp eq i32 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_340_0_2 = icmp eq i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_340_0_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_52 = icmp ugt i32 %t_V, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_53 = add i32 -1, %t_V

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_53, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %rev = xor i1 %tmp_108, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_55 = icmp slt i32 %tmp_53, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i_i_i = and i1 %tmp_55, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_53, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %p_assign_1 = select i1 %tmp_109, i32 0, i32 %p_neg394_i_i

]]></Node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_assign_17_0_1 = add i32 -2, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_17_0_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %rev7 = xor i1 %tmp_110, true

]]></Node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_367_0_1 = icmp slt i32 %p_assign_17_0_1, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_367_0_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_cond_i_i_i_0_1 = and i1 %tmp_367_0_1, %rev7

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i_0_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_assign_18_0_1 = select i1 %tmp_111, i32 0, i32 %p_neg394_i_i

]]></Node>
<StgValue><ssdm name="p_assign_18_0_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_assign_17_0_2 = add i32 -3, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_17_0_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %rev8 = xor i1 %tmp_112, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_367_0_2 = icmp slt i32 %p_assign_17_0_2, %p_src_rows_V_read

]]></Node>
<StgValue><ssdm name="tmp_367_0_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %or_cond_i_i_i_0_2 = and i1 %tmp_367_0_2, %rev8

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i_0_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %p_assign_18_0_2 = select i1 %tmp_113, i32 0, i32 %p_neg394_i_i

]]></Node>
<StgValue><ssdm name="p_assign_18_0_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %y_3 = select i1 %or_cond_i_i_i, i32 %tmp_53, i32 %p_assign_1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %row_assign_s = sub i32 %p_neg394_i_i, %y_3

]]></Node>
<StgValue><ssdm name="row_assign_s"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32">
<![CDATA[
:32  %tmp_114 = trunc i32 %row_assign_s to i2

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %y_3_0_1 = select i1 %or_cond_i_i_i_0_1, i32 %p_assign_17_0_1, i32 %p_assign_18_0_1

]]></Node>
<StgValue><ssdm name="y_3_0_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %row_assign_19_0_1 = sub i32 %p_neg394_i_i, %y_3_0_1

]]></Node>
<StgValue><ssdm name="row_assign_19_0_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32">
<![CDATA[
:35  %tmp_115 = trunc i32 %row_assign_19_0_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %y_3_0_2 = select i1 %or_cond_i_i_i_0_2, i32 %p_assign_17_0_2, i32 %p_assign_18_0_2

]]></Node>
<StgValue><ssdm name="y_3_0_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %row_assign_19_0_2 = sub i32 %p_neg394_i_i, %y_3_0_2

]]></Node>
<StgValue><ssdm name="row_assign_19_0_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="32">
<![CDATA[
:38  %tmp_116 = trunc i32 %row_assign_19_0_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond390_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond390_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0">
<![CDATA[
morp_opr<dilate_kernel, BORDER_REPLICATE, 4096, 4096, 1080, 1920>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_6 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge414.i.i.2 ]

]]></Node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond389_i_i = icmp eq i32 %t_V_6, %tmp_45

]]></Node>
<StgValue><ssdm name="exitcond389_i_i"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_6, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond389_i_i, label %9, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_117 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_6, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:7  %icmp3 = icmp ne i31 %tmp_117, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %ImagLoc_x = add i32 -1, %t_V_6

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %rev9 = xor i1 %tmp_118, true

]]></Node>
<StgValue><ssdm name="rev9"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_59 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %or_cond_i426_i_i = and i1 %tmp_59, %rev9

]]></Node>
<StgValue><ssdm name="or_cond_i426_i_i"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %p_assign_s = select i1 %tmp_119, i32 0, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="p_assign_s"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %x = select i1 %or_cond_i426_i_i, i32 %ImagLoc_x, i32 %p_assign_s

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %col_assign_6 = sub i32 %tmp_47, %x

]]></Node>
<StgValue><ssdm name="col_assign_6"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %brmerge = or i1 %tmp_59, %tmp_309_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_120 = trunc i32 %col_assign_6 to i2

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:32  br i1 %or_cond_i426_i_i, label %4, label %._crit_edge407.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %3, label %borderInterpolate.exit425.i.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit425.i.i.0.0:1  br i1 %tmp_51, label %"operator().exit468.i.i.0.0", label %._crit_edge409.i.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.i.0.1:0  br i1 %tmp_340_0_2, label %"operator().exit468.i.i.0.2", label %._crit_edge409.i.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.i.0.2:0  br label %._crit_edge407.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_48, label %.preheader392.i.i.preheader.0, label %._crit_edge407.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge407.i.i.0_ifconv:6  %or_cond_i_i = and i1 %icmp, %icmp3

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.i.0_ifconv:7  br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.0.0.0, label %._crit_edge414.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.i.0_ifconv:15  br i1 %or_cond_i426_i_i, label %6, label %._crit_edge407.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %5, label %borderInterpolate.exit425.i.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit425.i.i.1.0:1  br i1 %tmp_51, label %"operator().exit468.i.i.1.0", label %._crit_edge409.i.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.i.1.1:0  br i1 %tmp_340_0_2, label %"operator().exit468.i.i.1.2", label %._crit_edge409.i.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.i.1.2:0  br label %._crit_edge407.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_48, label %.preheader392.i.i.preheader.1, label %._crit_edge407.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.i.1_ifconv:6  br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.1.0.0, label %._crit_edge414.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge414.i.i.1_ifconv:15  br i1 %or_cond_i426_i_i, label %8, label %._crit_edge407.i.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %7, label %borderInterpolate.exit425.i.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit425.i.i.2.0:1  br i1 %tmp_51, label %"operator().exit468.i.i.2.0", label %._crit_edge409.i.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge409.i.i.2.1:0  br i1 %tmp_340_0_2, label %"operator().exit468.i.i.2.2", label %._crit_edge409.i.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge409.i.i.2.2:0  br label %._crit_edge407.i.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
<literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_48, label %.preheader392.i.i.preheader.2, label %._crit_edge407.i.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge407.i.i.2_ifconv:6  br i1 %or_cond_i_i, label %._crit_edge.i474.i.i.2.0.0, label %._crit_edge414.i.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:18  %tmp_63 = zext i32 %x to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:20  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:25  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:29  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.0_ifconv:3  %k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:4  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.0_ifconv:7  %k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_addr"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:8  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.0_ifconv:11  %k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:12  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.1_ifconv:3  %k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.1_ifconv:7  %k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_addr"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge414.i.i.1_ifconv:11  %k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %right_border_buf_0_22 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_22"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %right_border_buf_0_23 = load i8* %right_border_buf_0_20

]]></Node>
<StgValue><ssdm name="right_border_buf_0_23"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %right_border_buf_0_24 = load i8* %right_border_buf_0_21

]]></Node>
<StgValue><ssdm name="right_border_buf_0_24"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:4  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:20  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:22  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_22, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:23  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_64

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:25  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:26  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:27  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_65

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:29  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:30  %tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_24, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit425.i.i.0.0:0  %tmp_121 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.0.0:0  store i8 %tmp_121, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.0.0:1  store i8 %tmp_121, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.0.0:2  br label %._crit_edge409.i.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.0.2:0  store i8 %tmp_121, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.0.2:1  br label %._crit_edge409.i.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.0:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.0:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.0:2  %tmp_122 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.0:3  store i8 %tmp_122, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.0:4  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.0:5  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.0:6  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.i.preheader.0:7  br label %._crit_edge407.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.0_ifconv:0  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.0_ifconv:1  %src_kernel_win_0_va_37 = select i1 %tmp_52, i8 %tmp_67, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.0_ifconv:2  %tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.0_ifconv:3  %src_kernel_win_0_va_38 = select i1 %tmp_52, i8 %tmp_68, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.0_ifconv:4  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_116)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.0_ifconv:5  %src_kernel_win_0_va_39 = select i1 %tmp_52, i8 %tmp_69, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:4  %src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:5  %src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:6  %tmp_386_0_0_1 = icmp ugt i8 %src_kernel_win_0_va_44, %src_kernel_win_0_va_45

]]></Node>
<StgValue><ssdm name="tmp_386_0_0_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:7  %temp_0_i_i_i_059_i_s = select i1 %tmp_386_0_0_1, i8 %src_kernel_win_0_va_44, i8 %src_kernel_win_0_va_45

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_s"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:8  %tmp_386_0_0_2 = icmp ugt i8 %src_kernel_win_0_va_39, %temp_0_i_i_i_059_i_s

]]></Node>
<StgValue><ssdm name="tmp_386_0_0_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:0  %right_border_buf_1_22 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_22"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:1  %right_border_buf_1_23 = load i8* %right_border_buf_1_20

]]></Node>
<StgValue><ssdm name="right_border_buf_1_23"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:2  %right_border_buf_1_24 = load i8* %right_border_buf_1_21

]]></Node>
<StgValue><ssdm name="right_border_buf_1_24"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:4  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.0_ifconv:5  %tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_24, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:6  %col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_70

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:8  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.0_ifconv:9  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_23, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:10  %col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_71

]]></Node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.0_ifconv:12  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.0_ifconv:13  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_22, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.0_ifconv:14  %col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_72

]]></Node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit425.i.i.1.0:0  %tmp_123 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.1.0:0  store i8 %tmp_123, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.1.0:1  store i8 %tmp_123, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.1.0:2  br label %._crit_edge409.i.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.1.2:0  store i8 %tmp_123, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.1.2:1  br label %._crit_edge409.i.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.1:0  store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.1:1  store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.1:2  %tmp_124 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.1:3  store i8 %tmp_124, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.1:4  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.1:5  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.1:6  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.i.preheader.1:7  br label %._crit_edge407.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.1_ifconv:0  %tmp_73 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.1_ifconv:1  %src_kernel_win_1_va_37 = select i1 %tmp_52, i8 %tmp_73, i8 %col_buf_1_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_37"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.1_ifconv:2  %tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.1_ifconv:3  %src_kernel_win_1_va_38 = select i1 %tmp_52, i8 %tmp_74, i8 %col_buf_1_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_38"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.1_ifconv:4  %tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_116)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.1_ifconv:5  %src_kernel_win_1_va_39 = select i1 %tmp_52, i8 %tmp_75, i8 %col_buf_1_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_39"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:4  %src_kernel_win_1_va_44 = load i8* %src_kernel_win_1_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_44"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:5  %src_kernel_win_1_va_45 = load i8* %src_kernel_win_1_va_36

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_45"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:6  %tmp_386_1_0_1 = icmp ugt i8 %src_kernel_win_1_va_44, %src_kernel_win_1_va_45

]]></Node>
<StgValue><ssdm name="tmp_386_1_0_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:7  %temp_0_i_i_i_059_i_25 = select i1 %tmp_386_1_0_1, i8 %src_kernel_win_1_va_44, i8 %src_kernel_win_1_va_45

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_25"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:8  %tmp_386_1_0_2 = icmp ugt i8 %src_kernel_win_1_va_39, %temp_0_i_i_i_059_i_25

]]></Node>
<StgValue><ssdm name="tmp_386_1_0_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:0  %right_border_buf_2_19 = load i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="right_border_buf_2_19"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:1  %right_border_buf_2_20 = load i8* %right_border_buf_2_17

]]></Node>
<StgValue><ssdm name="right_border_buf_2_20"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:2  %right_border_buf_2_21 = load i8* %right_border_buf_2_18

]]></Node>
<StgValue><ssdm name="right_border_buf_2_21"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.1_ifconv:5  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_21, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:6  %col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_76

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.1_ifconv:9  %tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_20, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:10  %col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_77

]]></Node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge414.i.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge414.i.i.1_ifconv:13  %tmp_78 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_19, i8 undef, i8 undef, i2 %tmp_120)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge414.i.i.1_ifconv:14  %col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_78

]]></Node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit425.i.i.2.0:0  %tmp_125 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.2.0:0  store i8 %tmp_125, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.2.0:1  store i8 %tmp_125, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.2.0:2  br label %._crit_edge409.i.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
operator().exit468.i.i.2.2:0  store i8 %tmp_125, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_340_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.i.2.2:1  br label %._crit_edge409.i.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.2:0  store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.2:1  store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.2:2  %tmp_126 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader392.i.i.preheader.2:3  store i8 %tmp_126, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.2:4  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.2:5  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader392.i.i.preheader.2:6  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="or_cond_i426_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.i.i.preheader.2:7  br label %._crit_edge407.i.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.2_ifconv:0  %tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.2_ifconv:1  %src_kernel_win_2_va_40 = select i1 %tmp_52, i8 %tmp_79, i8 %col_buf_2_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_40"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.2_ifconv:2  %tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.2_ifconv:3  %src_kernel_win_2_va_41 = select i1 %tmp_52, i8 %tmp_80, i8 %col_buf_2_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_41"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge407.i.i.2_ifconv:4  %tmp_81 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_116)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge407.i.i.2_ifconv:5  %src_kernel_win_2_va_42 = select i1 %tmp_52, i8 %tmp_81, i8 %col_buf_2_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_42"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:4  %src_kernel_win_2_va_47 = load i8* %src_kernel_win_2_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_47"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:5  %src_kernel_win_2_va_48 = load i8* %src_kernel_win_2_va_36

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_48"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:6  %tmp_386_2_0_1 = icmp ugt i8 %src_kernel_win_2_va_47, %src_kernel_win_2_va_48

]]></Node>
<StgValue><ssdm name="tmp_386_2_0_1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:7  %temp_0_i_i_i_059_i_32 = select i1 %tmp_386_2_0_1, i8 %src_kernel_win_2_va_47, i8 %src_kernel_win_2_va_48

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_32"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:8  %tmp_386_2_0_2 = icmp ugt i8 %src_kernel_win_2_va_42, %temp_0_i_i_i_059_i_32

]]></Node>
<StgValue><ssdm name="tmp_386_2_0_2"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:2  %src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_48"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:5  %src_kernel_win_1_va_48 = load i8* %src_kernel_win_1_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_48"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:8  %src_kernel_win_2_va_39 = load i8* %src_kernel_win_2_va_35

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_39"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:10  store i8 %src_kernel_win_2_va_39, i8* %src_kernel_win_2_va_36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:11  store i8 %src_kernel_win_2_va_42, i8* %src_kernel_win_2_va_35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:16  store i8 %src_kernel_win_1_va_48, i8* %src_kernel_win_1_va_36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:17  store i8 %src_kernel_win_1_va_39, i8* %src_kernel_win_1_va_35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:22  store i8 %src_kernel_win_0_va_48, i8* %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:23  store i8 %src_kernel_win_0_va_39, i8* %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:2  %src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:3  %src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:9  %temp_0_i_i_i_059_i_39 = select i1 %tmp_386_0_0_2, i8 %src_kernel_win_0_va_39, i8 %temp_0_i_i_i_059_i_s

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_39"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:10  %tmp_386_0_1 = icmp ugt i8 %src_kernel_win_0_va_43, %temp_0_i_i_i_059_i_39

]]></Node>
<StgValue><ssdm name="tmp_386_0_1"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:11  %temp_0_i_i_i_059_i_20 = select i1 %tmp_386_0_1, i8 %src_kernel_win_0_va_43, i8 %temp_0_i_i_i_059_i_39

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_20"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:12  %tmp_386_0_1_1 = icmp ugt i8 %src_kernel_win_0_va_42, %temp_0_i_i_i_059_i_20

]]></Node>
<StgValue><ssdm name="tmp_386_0_1_1"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:13  %temp_0_i_i_i_059_i_21 = select i1 %tmp_386_0_1_1, i8 %src_kernel_win_0_va_42, i8 %temp_0_i_i_i_059_i_20

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_21"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:14  %tmp_386_0_1_2 = icmp ugt i8 %src_kernel_win_0_va_38, %temp_0_i_i_i_059_i_21

]]></Node>
<StgValue><ssdm name="tmp_386_0_1_2"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:15  %temp_0_i_i_i_059_i_22 = select i1 %tmp_386_0_1_2, i8 %src_kernel_win_0_va_38, i8 %temp_0_i_i_i_059_i_21

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_22"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:2  %src_kernel_win_1_va_42 = load i8* %src_kernel_win_1_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_42"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:3  %src_kernel_win_1_va_43 = load i8* %src_kernel_win_1_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_43"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:9  %temp_0_i_i_i_059_i_26 = select i1 %tmp_386_1_0_2, i8 %src_kernel_win_1_va_39, i8 %temp_0_i_i_i_059_i_25

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_26"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:10  %tmp_386_1_1 = icmp ugt i8 %src_kernel_win_1_va_43, %temp_0_i_i_i_059_i_26

]]></Node>
<StgValue><ssdm name="tmp_386_1_1"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:11  %temp_0_i_i_i_059_i_27 = select i1 %tmp_386_1_1, i8 %src_kernel_win_1_va_43, i8 %temp_0_i_i_i_059_i_26

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_27"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:12  %tmp_386_1_1_1 = icmp ugt i8 %src_kernel_win_1_va_42, %temp_0_i_i_i_059_i_27

]]></Node>
<StgValue><ssdm name="tmp_386_1_1_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:13  %temp_0_i_i_i_059_i_28 = select i1 %tmp_386_1_1_1, i8 %src_kernel_win_1_va_42, i8 %temp_0_i_i_i_059_i_27

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_28"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:14  %tmp_386_1_1_2 = icmp ugt i8 %src_kernel_win_1_va_38, %temp_0_i_i_i_059_i_28

]]></Node>
<StgValue><ssdm name="tmp_386_1_1_2"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:15  %temp_0_i_i_i_059_i_29 = select i1 %tmp_386_1_1_2, i8 %src_kernel_win_1_va_38, i8 %temp_0_i_i_i_059_i_28

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_29"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:2  %src_kernel_win_2_va_45 = load i8* %src_kernel_win_2_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_45"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:3  %src_kernel_win_2_va_46 = load i8* %src_kernel_win_2_va_34

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_46"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:9  %temp_0_i_i_i_059_i_33 = select i1 %tmp_386_2_0_2, i8 %src_kernel_win_2_va_42, i8 %temp_0_i_i_i_059_i_32

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_33"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:10  %tmp_386_2_1 = icmp ugt i8 %src_kernel_win_2_va_46, %temp_0_i_i_i_059_i_33

]]></Node>
<StgValue><ssdm name="tmp_386_2_1"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:11  %temp_0_i_i_i_059_i_34 = select i1 %tmp_386_2_1, i8 %src_kernel_win_2_va_46, i8 %temp_0_i_i_i_059_i_33

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_34"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:12  %tmp_386_2_1_1 = icmp ugt i8 %src_kernel_win_2_va_45, %temp_0_i_i_i_059_i_34

]]></Node>
<StgValue><ssdm name="tmp_386_2_1_1"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:13  %temp_0_i_i_i_059_i_35 = select i1 %tmp_386_2_1_1, i8 %src_kernel_win_2_va_45, i8 %temp_0_i_i_i_059_i_34

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_35"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:14  %tmp_386_2_1_2 = icmp ugt i8 %src_kernel_win_2_va_41, %temp_0_i_i_i_059_i_35

]]></Node>
<StgValue><ssdm name="tmp_386_2_1_2"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:15  %temp_0_i_i_i_059_i_36 = select i1 %tmp_386_2_1_2, i8 %src_kernel_win_2_va_41, i8 %temp_0_i_i_i_059_i_35

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_36"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:1  %src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_47"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:4  %src_kernel_win_1_va_47 = load i8* %src_kernel_win_1_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_47"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:7  %src_kernel_win_2_va_38 = load i8* %src_kernel_win_2_va_33

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_38"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:12  store i8 %src_kernel_win_2_va_38, i8* %src_kernel_win_2_va_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:13  store i8 %src_kernel_win_2_va_41, i8* %src_kernel_win_2_va_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:18  store i8 %src_kernel_win_1_va_47, i8* %src_kernel_win_1_va_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:19  store i8 %src_kernel_win_1_va_38, i8* %src_kernel_win_1_va_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:24  store i8 %src_kernel_win_0_va_47, i8* %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:25  store i8 %src_kernel_win_0_va_38, i8* %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:0  %src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:1  %src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:16  %tmp_386_0_2 = icmp ugt i8 %src_kernel_win_0_va_41, %temp_0_i_i_i_059_i_22

]]></Node>
<StgValue><ssdm name="tmp_386_0_2"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:17  %temp_0_i_i_i_059_i_23 = select i1 %tmp_386_0_2, i8 %src_kernel_win_0_va_41, i8 %temp_0_i_i_i_059_i_22

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_23"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:18  %tmp_386_0_2_1 = icmp ugt i8 %src_kernel_win_0_va_40, %temp_0_i_i_i_059_i_23

]]></Node>
<StgValue><ssdm name="tmp_386_0_2_1"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:19  %temp_0_i_i_i_059_i_24 = select i1 %tmp_386_0_2_1, i8 %src_kernel_win_0_va_40, i8 %temp_0_i_i_i_059_i_23

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_24"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:20  %tmp_386_0_2_2 = icmp ugt i8 %src_kernel_win_0_va_37, %temp_0_i_i_i_059_i_24

]]></Node>
<StgValue><ssdm name="tmp_386_0_2_2"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:21  %tmp = select i1 %tmp_386_0_2_2, i8 %src_kernel_win_0_va_37, i8 %temp_0_i_i_i_059_i_24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:0  %src_kernel_win_1_va_40 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_40"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:1  %src_kernel_win_1_va_41 = load i8* %src_kernel_win_1_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_41"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:16  %tmp_386_1_2 = icmp ugt i8 %src_kernel_win_1_va_41, %temp_0_i_i_i_059_i_29

]]></Node>
<StgValue><ssdm name="tmp_386_1_2"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:17  %temp_0_i_i_i_059_i_30 = select i1 %tmp_386_1_2, i8 %src_kernel_win_1_va_41, i8 %temp_0_i_i_i_059_i_29

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_30"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:18  %tmp_386_1_2_1 = icmp ugt i8 %src_kernel_win_1_va_40, %temp_0_i_i_i_059_i_30

]]></Node>
<StgValue><ssdm name="tmp_386_1_2_1"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:19  %temp_0_i_i_i_059_i_31 = select i1 %tmp_386_1_2_1, i8 %src_kernel_win_1_va_40, i8 %temp_0_i_i_i_059_i_30

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_31"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:20  %tmp_386_1_2_2 = icmp ugt i8 %src_kernel_win_1_va_37, %temp_0_i_i_i_059_i_31

]]></Node>
<StgValue><ssdm name="tmp_386_1_2_2"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:21  %tmp_61 = select i1 %tmp_386_1_2_2, i8 %src_kernel_win_1_va_37, i8 %temp_0_i_i_i_059_i_31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:0  %src_kernel_win_2_va_43 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_43"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:1  %src_kernel_win_2_va_44 = load i8* %src_kernel_win_2_va_32

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_44"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:16  %tmp_386_2_2 = icmp ugt i8 %src_kernel_win_2_va_44, %temp_0_i_i_i_059_i_36

]]></Node>
<StgValue><ssdm name="tmp_386_2_2"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:17  %temp_0_i_i_i_059_i_37 = select i1 %tmp_386_2_2, i8 %src_kernel_win_2_va_44, i8 %temp_0_i_i_i_059_i_36

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_37"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:18  %tmp_386_2_2_1 = icmp ugt i8 %src_kernel_win_2_va_43, %temp_0_i_i_i_059_i_37

]]></Node>
<StgValue><ssdm name="tmp_386_2_2_1"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:19  %temp_0_i_i_i_059_i_38 = select i1 %tmp_386_2_2_1, i8 %src_kernel_win_2_va_43, i8 %temp_0_i_i_i_059_i_37

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_38"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:20  %tmp_386_2_2_2 = icmp ugt i8 %src_kernel_win_2_va_40, %temp_0_i_i_i_059_i_38

]]></Node>
<StgValue><ssdm name="tmp_386_2_2_2"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:21  %tmp_62 = select i1 %tmp_386_2_2_2, i8 %src_kernel_win_2_va_40, i8 %temp_0_i_i_i_059_i_38

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:0  %src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:3  %src_kernel_win_1_va_46 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_46"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge414.i.i.2:6  %src_kernel_win_2_va_37 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_37"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge414.i.i.2:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:14  store i8 %src_kernel_win_2_va_37, i8* %src_kernel_win_2_va_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:15  store i8 %src_kernel_win_2_va_40, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:20  store i8 %src_kernel_win_1_va_46, i8* %src_kernel_win_1_va_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:21  store i8 %src_kernel_win_1_va_37, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:26  store i8 %src_kernel_win_0_va_46, i8* %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge414.i.i.2:27  store i8 %src_kernel_win_0_va_37, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond389_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge414.i.i.2:28  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="371" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i474.i.i.0.0.0:23  br label %._crit_edge414.i.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_61)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i474.i.i.1.0.0:23  br label %._crit_edge414.i.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_62)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i474.i.i.2.0.0:23  br label %._crit_edge414.i.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
