<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='440' type='const llvm::TargetRegisterClass &amp; llvm::RegisterBankInfo::getMinimalPhysRegClass(llvm::Register Reg, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='437'>/// Get the MinimalPhysRegClass for Reg.
  /// \pre Reg is a physical register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='88' u='c' c='_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='100' ll='110' type='const llvm::TargetRegisterClass &amp; llvm::RegisterBankInfo::getMinimalPhysRegClass(llvm::Register Reg, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='501' u='c' c='_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
