<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="css/testplan.css"/>
  <script type="text/javascript" src="scripts/testplan.js"></script>
</head>
<body id="ucdb2html_summary">
<div class="pageHeaderDiv"> <table class="noborder"><tr><td><input type="button" value="Expand All" onclick="expandAll()" /></td><td><input type="button" value="Collapse All" onclick="collapseAll()" /></td><td><input type="button" value="Show Testplan Sections Only" onclick="showOnlyTpSections()" /></td><td><input type="button" value="Show Testplan Sections And Links" onclick="showTpSectionsAndLinks()" /></td></tr></table></div>
<br/>
  <h1><span class="strip">Questa</span> Testplan Tracking</h1>
  
  <table>
<tr s="4" x1="Weight" x2="Goal"/>
<tr id="t16693Id" l="0" s="4" d="1" n="z16693.htm" z="0 testplan" f="1" c="43" v="21" hc="Y" h="58.45" pc="Y" p="58.45" b="510" ht="88" q="17.25%" t="Testplan" ch="" ls="2" x1="1" x2=""/>
<tr id="t16694Id" l="1" s="3" d="1" n="z16694.htm" z="1 registers" f="1" c="3" v="0" hc="R" h="0.00" pc="R" p="0.00" b="3" ht="0" q="0.00%" t="Testplan" ch="register access test." ls="2" x1="1" x2="100%"/>
<tr id="t16695Id" l="2" s="2" d="1" n="z16695.htm" z="1.1 hardware reset value" f="1" c="1" v="0" hc="R" h="0.00" pc="R" p="0.00" b="1" ht="0" q="0.00%" t="Testplan" ch="apply uvm_reg_hw_reset_seq" ls="2" x1="1" x2="100%"/>
<tr id="t16695L1Id" l="3" z="rkv_i2c_reg_hw_reset_test_96" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16696Id" l="2" s="2" d="1" n="z16696.htm" z="1.2 bit bash" f="1" c="1" v="0" hc="R" h="0.00" pc="R" p="0.00" b="1" ht="0" q="0.00%" t="Testplan" ch="apply uvm_reg_bit_bash_seq" ls="2" x1="1" x2="100%"/>
<tr id="t16696L1Id" l="3" z="rkv_i2c_reg_bit_bash_test_26" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16697Id" l="2" s="2" d="1" n="z16697.htm" z="1.3 register access" f="1" c="1" v="0" hc="R" h="0.00" pc="R" p="0.00" b="1" ht="0" q="0.00%" t="Testplan" ch="apply uvm_reg_access_seq" ls="2" x1="1" x2="100%"/>
<tr id="t16697L1Id" l="3" z="rkv_i2c_reg_access_test_20" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16698Id" l="1" s="3" d="1" n="z16698.htm" z="2 i2c protocol" f="1" c="4" v="2" hc="Y" h="72.65" pc="Y" p="72.65" b="399" ht="19" q="4.76%" t="Testplan" ch="" ls="2" x1="1" x2="100%"/>
<tr id="t16699Id" l="2" s="2" d="1" n="z16699.htm" z="2.1 target and slave address" f="1" c="1" v="0" hc="Y" h="75.00" pc="Y" p="75.00" b="8" ht="6" q="75.00%" t="Testplan" ch="IC_TAR, IC_SAR register set" ls="2" x1="1" x2="100%"/>
<tr id="t16699L1Id" l="3" i="1" z="..._cgm/target_address_and_slave_address_cg" f="3" hc="Y" h="75.00" pc="Y" p="75.00" b="8" ht="6" q="75.00%" t="Covergroup"/>
<tr id="t16699L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/target_address_and_slave_address_cg"/>
<tr id="t16700Id" l="2" s="2" d="1" n="z16700.htm" z="2.2 speed modes" f="1" c="1" v="0" hc="R" h="15.62" pc="R" p="15.62" b="387" ht="9" q="2.32%" t="Testplan" ch="standard mode, fast mode, high speed(optional)" ls="2" x1="1" x2="100%"/>
<tr id="t16700L1Id" l="3" z="/rkv_i2c_pkg/rkv_i2c_cgm/speed_modes_cg" f="3" hc="R" h="15.62" pc="R" p="15.62" b="387" ht="9" q="2.32%" t="Covergroup"/>
<tr id="t16701Id" l="2" s="2" d="1" n="z16701.htm" z="2.3 7-or-10 bits addressing" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="7bits or 10bits addressing" ls="2" x1="1" x2="100%"/>
<tr id="t16701L1Id" l="3" i="1" z="...kv_i2c_cgm/bits7_or_bits10_addressing_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t16701L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/bits7_or_bits10_addressing_cg"/>
<tr id="t16702Id" l="2" s="2" d="1" n="z16702.htm" z="2.4 restart condition" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Testplan" ch="restart enabled and detected" ls="2" x1="1" x2="100%"/>
<tr id="t16702L1Id" l="3" i="1" z="...i2c_pkg/rkv_i2c_cgm/restart_condition_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="2" ht="2" q="100.00%" t="Covergroup"/>
<tr id="t16702L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/restart_condition_cg"/>
<tr id="t16703Id" l="1" s="3" d="1" n="z16703.htm" z="3 status" f="1" c="2" v="1" hc="Y" h="87.50" pc="Y" p="87.50" b="8" ht="7" q="87.50%" t="Testplan" ch="i2c module status" ls="2" x1="1" x2="100%"/>
<tr id="t16704Id" l="2" s="2" d="1" n="z16704.htm" z="3.1 activity" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="if module is in activity mode" ls="2" x1="1" x2="100%"/>
<tr id="t16704L1Id" l="3" z="/rkv_i2c_pkg/rkv_i2c_cgm/activity_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t16705Id" l="2" s="2" d="1" n="z16705.htm" z="3.2 enabled" f="1" c="1" v="0" hc="Y" h="75.00" pc="Y" p="75.00" b="4" ht="3" q="75.00%" t="Testplan" ch="if module is enabled, and would be checked with enabled status" ls="2" x1="1" x2="100%"/>
<tr id="t16705L1Id" l="3" z="/rkv_i2c_pkg/rkv_i2c_cgm/enabled_cg" f="3" hc="Y" h="75.00" pc="Y" p="75.00" b="4" ht="3" q="75.00%" t="Covergroup"/>
<tr id="t16706Id" l="1" s="3" d="1" n="z16706.htm" z="4 data buffer" f="1" c="2" v="2" hc="G" h="100.00" pc="G" p="100.00" b="8" ht="8" q="100.00%" t="Testplan" ch="TX and RX FIFO status" ls="2" x1="1" x2="100%"/>
<tr id="t16707Id" l="2" s="2" d="1" n="z16707.htm" z="4.1 tx fifo status" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="TX FIFO empty/full/overflow" ls="2" x1="1" x2="100%"/>
<tr id="t16707L1Id" l="3" i="1" z="...kv_i2c_pkg/rkv_i2c_cgm/tx_fifo_status_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t16707L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/tx_fifo_status_cg"/>
<tr id="t16708Id" l="2" s="2" d="1" n="z16708.htm" z="4.2 rx fifo status" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Testplan" ch="RX FIFO empty/full/overflow" ls="2" x1="1" x2="100%"/>
<tr id="t16708L1Id" l="3" i="1" z="...kv_i2c_pkg/rkv_i2c_cgm/rx_fifo_status_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="4" ht="4" q="100.00%" t="Covergroup"/>
<tr id="t16708L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/rx_fifo_status_cg"/>
<tr id="t16709Id" l="1" s="3" d="1" n="z16709.htm" z="5 interrupt" f="1" c="4" v="1" hc="Y" h="60.90" pc="Y" p="60.90" b="54" ht="31" q="57.40%" t="Testplan" ch="" ls="2" x1="1" x2="100%"/>
<tr id="t16710Id" l="2" s="2" d="1" n="z16710.htm" z="5.1 status register" f="1" c="1" v="0" hc="Y" h="50.00" pc="Y" p="50.00" b="14" ht="7" q="50.00%" t="Testplan" ch="if interrupt status register would reflect the state" ls="2" x1="1" x2="100%"/>
<tr id="t16710L1Id" l="3" i="1" z="..._i2c_pkg/rkv_i2c_cgm/interrupt_status_cg" f="3" hc="Y" h="50.00" pc="Y" p="50.00" b="14" ht="7" q="50.00%" t="Covergroup"/>
<tr id="t16710L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_status_cg"/>
<tr id="t16711Id" l="2" s="2" d="1" n="z16711.htm" z="5.2 clear register" f="1" c="1" v="1" hc="G" h="100.00" pc="G" p="100.00" b="11" ht="11" q="100.00%" t="Testplan" ch="if dedicated register would clear interrupt" ls="2" x1="1" x2="100%"/>
<tr id="t16711L1Id" l="3" i="1" z="...v_i2c_pkg/rkv_i2c_cgm/interrupt_clear_cg" f="3" hc="G" h="100.00" pc="G" p="100.00" b="11" ht="11" q="100.00%" t="Covergroup"/>
<tr id="t16711L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_clear_cg"/>
<tr id="t16712Id" l="2" s="2" d="1" n="z16712.htm" z="5.3 hardware signals" f="1" c="1" v="0" hc="Y" h="58.33" pc="Y" p="58.33" b="12" ht="7" q="58.33%" t="Testplan" ch="if hardware coresponding output would be raised" ls="2" x1="1" x2="100%"/>
<tr id="t16712L1Id" l="3" i="1" z="...kv_i2c_cgm/interrupt_hardware_outputs_cg" f="3" hc="Y" h="58.33" pc="Y" p="58.33" b="12" ht="7" q="58.33%" t="Covergroup"/>
<tr id="t16712L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_hardware_outputs_cg"/>
<tr id="t16713Id" l="2" s="2" d="1" n="z16713.htm" z="5.4 tx abort source" f="1" c="1" v="0" hc="R" h="35.29" pc="R" p="35.29" b="17" ht="6" q="35.29%" t="Testplan" ch="different tx abort source should be identified" ls="2" x1="1" x2="100%"/>
<tr id="t16713L1Id" l="3" i="1" z="...kv_i2c_cgm/interrupt_tx_abort_sources_cg" f="3" hc="R" h="35.29" pc="R" p="35.29" b="17" ht="6" q="35.29%" t="Covergroup"/>
<tr id="t16713L1IdFp" l="3" s="13" z="/rkv_i2c_pkg/rkv_i2c_cgm/interrupt_tx_abort_sources_cg"/>
<tr id="t16714Id" l="1" s="3" d="1" n="z16714.htm" z="6 SDA control" f="1" c="1" v="0" hc="Y" h="88.88" pc="Y" p="88.88" b="9" ht="8" q="88.88%" t="Testplan" ch="setup and hold timing with dedicated registers" ls="2" x1="1" x2="100%"/>
<tr id="t16714L1Id" l="2" s="2" z="/rkv_i2c_pkg/rkv_i2c_cgm/sda_control_cg" f="3" hc="Y" h="88.88" pc="Y" p="88.88" b="9" ht="8" q="88.88%" t="Covergroup"/>
<tr id="t16715Id" l="1" s="3" d="1" n="z16715.htm" z="7 timeout counter" f="1" c="1" v="0" hc="R" h="0.00" pc="R" p="0.00" b="3" ht="0" q="0.00%" t="Testplan" ch="A zero on this counter will break the waited transaction with PSLVERR as high." ls="2" x1="1" x2="100%"/>
<tr id="t16715L1Id" l="2" s="2" i="1" z="...v_i2c_pkg/rkv_i2c_cgm/timeout_counter_cg" f="3" hc="R" h="0.00" pc="R" p="0.00" b="3" ht="0" q="0.00%" t="Covergroup"/>
<tr id="t16715L1IdFp" l="2" s="14" z="/rkv_i2c_pkg/rkv_i2c_cgm/timeout_counter_cg"/>
<tr id="t16716Id" l="1" s="3" d="1" n="z16716.htm" z="8 test status" f="1" c="26" v="15" hc="Y" h="57.69" pc="Y" p="57.69" b="26" ht="15" q="57.69%" t="Testplan" ch="All tests status and pass rate recorded" ls="2" x1="1" x2="100%"/>
<tr id="t16716L1Id" l="2" s="2" z="rkv_i2c_master_abrt_7b_addr_noack_test_2" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L2Id" l="2" s="2" i="1" z="...v_i2c_master_abrt_10b_rd_norstrt_test_39" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L2IdFp" l="2" s="14" z="rkv_i2c_master_abrt_10b_rd_norstrt_test_39"/>
<tr id="t16716L3Id" l="2" s="2" i="1" z="...kv_i2c_master_abrt_sbyte_norstrt_test_97" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L3IdFp" l="2" s="14" z="rkv_i2c_master_abrt_sbyte_norstrt_test_97"/>
<tr id="t16716L4Id" l="2" s="2" z="rkv_i2c_master_abrt_txdata_noack_test_34" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L5Id" l="2" s="2" i="1" z="..._i2c_master_activity_intr_output_test_54" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L5IdFp" l="2" s="14" z="rkv_i2c_master_activity_intr_output_test_54"/>
<tr id="t16716L6Id" l="2" s="2" z="rkv_i2c_master_address_cg_test_3" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L7Id" l="2" s="2" i="1" z="...kv_i2c_master_directed_interrupt_test_59" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L7IdFp" l="2" s="14" z="rkv_i2c_master_directed_interrupt_test_59"/>
<tr id="t16716L8Id" l="2" s="2" i="1" z="..._i2c_master_directed_read_packet_test_58" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L8IdFp" l="2" s="14" z="rkv_i2c_master_directed_read_packet_test_58"/>
<tr id="t16716L9Id" l="2" s="2" i="1" z="...i2c_master_directed_write_packet_test_25" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L9IdFp" l="2" s="14" z="rkv_i2c_master_directed_write_packet_test_25"/>
<tr id="t16716L10Id" l="2" s="2" z="rkv_i2c_master_enabled_cg_test_*" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Potential Test" b="1"/>
<tr id="t16716L11Id" l="2" s="2" z="rkv_i2c_master_fs_cnt_test_4" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L12Id" l="2" s="2" z="rkv_i2c_master_hs_cnt_test_12" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L13Id" l="2" s="2" z="rkv_i2c_master_hs_master_code_test_49" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L14Id" l="2" s="2" z="rkv_i2c_master_rx_full_intr_test_86" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L15Id" l="2" s="2" z="rkv_i2c_master_rx_over_intr_test_38" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L16Id" l="2" s="2" z="rkv_i2c_master_sda_control_cg_test_12" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L17Id" l="2" s="2" z="rkv_i2c_master_ss_cnt_test_72" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L18Id" l="2" s="2" z="rkv_i2c_master_start_byte_test_3" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L19Id" l="2" s="2" z="rkv_i2c_master_timeout_cg_test_98" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L20Id" l="2" s="2" z="rkv_i2c_master_tx_abrt_intr_test_61" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L21Id" l="2" s="2" z="rkv_i2c_master_tx_empty_intr_test_75" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L22Id" l="2" s="2" z="rkv_i2c_master_tx_full_intr_test_71" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L23Id" l="2" s="2" z="rkv_i2c_quick_reg_access_test_7" f="3" hc="G" h="100.00" b="1" ht="1" q="100.00%" t="Directed Test" b="1"/>
<tr id="t16716L24Id" l="2" s="2" z="rkv_i2c_reg_access_test_20" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L25Id" l="2" s="2" z="rkv_i2c_reg_bit_bash_test_26" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
<tr id="t16716L26Id" l="2" s="2" z="rkv_i2c_reg_hw_reset_test_96" f="3" hc="R" h="0.00" b="1" ht="0" q="0.00%" t="Directed Test" b="1"/>
</table>
  <script type="text/javascript" src="scripts/buildtestplanpage.js"></script>
  
</body>
</html>
