project -fileorder "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/packageha00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/and00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/or00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/xor00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/ha00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/packagefa00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/fa00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/packagemult4bit00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/mult4bits00/topmult4bit00.vhdl" 