
L100CDISCO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001560  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800169c  0800169c  0001169c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016b8  080016b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080016b8  080016b8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016b8  080016b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016b8  080016b8  000116b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080016bc  080016bc  000116bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080016c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  080016cc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080016cc  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005cb7  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011da  00000000  00000000  00025cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005f8  00000000  00000000  00026ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000560  00000000  00000000  000274c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001b49  00000000  00000000  00027a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005091  00000000  00000000  00029569  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080434  00000000  00000000  0002e5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000aea2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016fc  00000000  00000000  000aeaac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001684 	.word	0x08001684

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08001684 	.word	0x08001684

0800017c <main>:
#include <stdio.h>

void SystemClock_Config(void);

int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b082      	sub	sp, #8
 8000180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 __HAL_RCC_GPIOC_CLK_ENABLE();
 8000182:	4b0c      	ldr	r3, [pc, #48]	; (80001b4 <main+0x38>)
 8000184:	69db      	ldr	r3, [r3, #28]
 8000186:	4a0b      	ldr	r2, [pc, #44]	; (80001b4 <main+0x38>)
 8000188:	f043 0304 	orr.w	r3, r3, #4
 800018c:	61d3      	str	r3, [r2, #28]
 800018e:	4b09      	ldr	r3, [pc, #36]	; (80001b4 <main+0x38>)
 8000190:	69db      	ldr	r3, [r3, #28]
 8000192:	f003 0304 	and.w	r3, r3, #4
 8000196:	607b      	str	r3, [r7, #4]
 8000198:	687b      	ldr	r3, [r7, #4]
	// RCC -> AHBENR |= 1 << 2 ;
	 GPIOC -> MODER |= (1<<8*2)|(1<<9*2);
 800019a:	4b07      	ldr	r3, [pc, #28]	; (80001b8 <main+0x3c>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	4a06      	ldr	r2, [pc, #24]	; (80001b8 <main+0x3c>)
 80001a0:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80001a4:	6013      	str	r3, [r2, #0]
	 GPIOC -> ODR = (1<<8|1<<9);
 80001a6:	4b04      	ldr	r3, [pc, #16]	; (80001b8 <main+0x3c>)
 80001a8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80001ac:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001ae:	f000 f805 	bl	80001bc <SystemClock_Config>

  while (1)
 80001b2:	e7fe      	b.n	80001b2 <main+0x36>
 80001b4:	40023800 	.word	0x40023800
 80001b8:	40020800 	.word	0x40020800

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b092      	sub	sp, #72	; 0x48
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0314 	add.w	r3, r7, #20
 80001c6:	2234      	movs	r2, #52	; 0x34
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f001 fa52 	bl	8001674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	463b      	mov	r3, r7
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80001de:	4b1d      	ldr	r3, [pc, #116]	; (8000254 <SystemClock_Config+0x98>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80001e6:	4a1b      	ldr	r2, [pc, #108]	; (8000254 <SystemClock_Config+0x98>)
 80001e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001ec:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ee:	2302      	movs	r3, #2
 80001f0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f2:	2301      	movs	r3, #1
 80001f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001f6:	2310      	movs	r3, #16
 80001f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001fa:	2302      	movs	r3, #2
 80001fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80001fe:	2300      	movs	r3, #0
 8000200:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000202:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000206:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000208:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800020c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800020e:	f107 0314 	add.w	r3, r7, #20
 8000212:	4618      	mov	r0, r3
 8000214:	f000 fab8 	bl	8000788 <HAL_RCC_OscConfig>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800021e:	f000 f81b 	bl	8000258 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000222:	230f      	movs	r3, #15
 8000224:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000226:	2303      	movs	r3, #3
 8000228:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022a:	2300      	movs	r3, #0
 800022c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000236:	463b      	mov	r3, r7
 8000238:	2101      	movs	r1, #1
 800023a:	4618      	mov	r0, r3
 800023c:	f000 fdd4 	bl	8000de8 <HAL_RCC_ClockConfig>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000246:	f000 f807 	bl	8000258 <Error_Handler>
  }
}
 800024a:	bf00      	nop
 800024c:	3748      	adds	r7, #72	; 0x48
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40007000 	.word	0x40007000

08000258 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800025c:	bf00      	nop
 800025e:	46bd      	mov	sp, r7
 8000260:	bc80      	pop	{r7}
 8000262:	4770      	bx	lr

08000264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	bc80      	pop	{r7}
 800026e:	4770      	bx	lr

08000270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000274:	e7fe      	b.n	8000274 <HardFault_Handler+0x4>

08000276 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000276:	b480      	push	{r7}
 8000278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800027a:	e7fe      	b.n	800027a <MemManage_Handler+0x4>

0800027c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000280:	e7fe      	b.n	8000280 <BusFault_Handler+0x4>

08000282 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000282:	b480      	push	{r7}
 8000284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000286:	e7fe      	b.n	8000286 <UsageFault_Handler+0x4>

08000288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800028c:	bf00      	nop
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr

08000294 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr

080002a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002a4:	bf00      	nop
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bc80      	pop	{r7}
 80002aa:	4770      	bx	lr

080002ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002b0:	f000 f8aa 	bl	8000408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002b4:	bf00      	nop
 80002b6:	bd80      	pop	{r7, pc}

080002b8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80002bc:	4802      	ldr	r0, [pc, #8]	; (80002c8 <DMA1_Channel6_IRQHandler+0x10>)
 80002be:	f000 f9b4 	bl	800062a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	20000028 	.word	0x20000028

080002cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80002d0:	4802      	ldr	r0, [pc, #8]	; (80002dc <USART2_IRQHandler+0x10>)
 80002d2:	f000 ff75 	bl	80011c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	2000006c 	.word	0x2000006c

080002e0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80002e4:	4b15      	ldr	r3, [pc, #84]	; (800033c <SystemInit+0x5c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a14      	ldr	r2, [pc, #80]	; (800033c <SystemInit+0x5c>)
 80002ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002ee:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80002f0:	4b12      	ldr	r3, [pc, #72]	; (800033c <SystemInit+0x5c>)
 80002f2:	689a      	ldr	r2, [r3, #8]
 80002f4:	4911      	ldr	r1, [pc, #68]	; (800033c <SystemInit+0x5c>)
 80002f6:	4b12      	ldr	r3, [pc, #72]	; (8000340 <SystemInit+0x60>)
 80002f8:	4013      	ands	r3, r2
 80002fa:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	; (800033c <SystemInit+0x5c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0e      	ldr	r2, [pc, #56]	; (800033c <SystemInit+0x5c>)
 8000302:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000306:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800030a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800030c:	4b0b      	ldr	r3, [pc, #44]	; (800033c <SystemInit+0x5c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a0a      	ldr	r2, [pc, #40]	; (800033c <SystemInit+0x5c>)
 8000312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000316:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000318:	4b08      	ldr	r3, [pc, #32]	; (800033c <SystemInit+0x5c>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	4a07      	ldr	r2, [pc, #28]	; (800033c <SystemInit+0x5c>)
 800031e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000322:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000324:	4b05      	ldr	r3, [pc, #20]	; (800033c <SystemInit+0x5c>)
 8000326:	2200      	movs	r2, #0
 8000328:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <SystemInit+0x64>)
 800032c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000330:	609a      	str	r2, [r3, #8]
#endif
}
 8000332:	bf00      	nop
 8000334:	46bd      	mov	sp, r7
 8000336:	bc80      	pop	{r7}
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	40023800 	.word	0x40023800
 8000340:	88ffc00c 	.word	0x88ffc00c
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000348:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800034a:	e003      	b.n	8000354 <LoopCopyDataInit>

0800034c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800034c:	4b0b      	ldr	r3, [pc, #44]	; (800037c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800034e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000350:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000352:	3104      	adds	r1, #4

08000354 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000354:	480a      	ldr	r0, [pc, #40]	; (8000380 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000356:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000358:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800035a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800035c:	d3f6      	bcc.n	800034c <CopyDataInit>
  ldr r2, =_sbss
 800035e:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000360:	e002      	b.n	8000368 <LoopFillZerobss>

08000362 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000364:	f842 3b04 	str.w	r3, [r2], #4

08000368 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000368:	4b08      	ldr	r3, [pc, #32]	; (800038c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800036a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800036c:	d3f9      	bcc.n	8000362 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800036e:	f7ff ffb7 	bl	80002e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000372:	f001 f95b 	bl	800162c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000376:	f7ff ff01 	bl	800017c <main>
  bx lr
 800037a:	4770      	bx	lr
  ldr r3, =_sidata
 800037c:	080016c0 	.word	0x080016c0
  ldr r0, =_sdata
 8000380:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000384:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000388:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800038c:	200000b0 	.word	0x200000b0

08000390 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000390:	e7fe      	b.n	8000390 <ADC1_IRQHandler>
	...

08000394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b084      	sub	sp, #16
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800039c:	2300      	movs	r3, #0
 800039e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80003a0:	4b16      	ldr	r3, [pc, #88]	; (80003fc <HAL_InitTick+0x68>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d022      	beq.n	80003ee <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80003a8:	4b15      	ldr	r3, [pc, #84]	; (8000400 <HAL_InitTick+0x6c>)
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	4b13      	ldr	r3, [pc, #76]	; (80003fc <HAL_InitTick+0x68>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80003b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 f8e7 	bl	8000590 <HAL_SYSTICK_Config>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d10f      	bne.n	80003e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	2b0f      	cmp	r3, #15
 80003cc:	d809      	bhi.n	80003e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003ce:	2200      	movs	r2, #0
 80003d0:	6879      	ldr	r1, [r7, #4]
 80003d2:	f04f 30ff 	mov.w	r0, #4294967295
 80003d6:	f000 f8bf 	bl	8000558 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80003da:	4a0a      	ldr	r2, [pc, #40]	; (8000404 <HAL_InitTick+0x70>)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	6013      	str	r3, [r2, #0]
 80003e0:	e007      	b.n	80003f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80003e2:	2301      	movs	r3, #1
 80003e4:	73fb      	strb	r3, [r7, #15]
 80003e6:	e004      	b.n	80003f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80003e8:	2301      	movs	r3, #1
 80003ea:	73fb      	strb	r3, [r7, #15]
 80003ec:	e001      	b.n	80003f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80003f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3710      	adds	r7, #16
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000008 	.word	0x20000008
 8000400:	20000000 	.word	0x20000000
 8000404:	20000004 	.word	0x20000004

08000408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800040c:	4b05      	ldr	r3, [pc, #20]	; (8000424 <HAL_IncTick+0x1c>)
 800040e:	681a      	ldr	r2, [r3, #0]
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <HAL_IncTick+0x20>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4413      	add	r3, r2
 8000416:	4a03      	ldr	r2, [pc, #12]	; (8000424 <HAL_IncTick+0x1c>)
 8000418:	6013      	str	r3, [r2, #0]
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	200000ac 	.word	0x200000ac
 8000428:	20000008 	.word	0x20000008

0800042c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  return uwTick;
 8000430:	4b02      	ldr	r3, [pc, #8]	; (800043c <HAL_GetTick+0x10>)
 8000432:	681b      	ldr	r3, [r3, #0]
}
 8000434:	4618      	mov	r0, r3
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	200000ac 	.word	0x200000ac

08000440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000444:	4b04      	ldr	r3, [pc, #16]	; (8000458 <__NVIC_GetPriorityGrouping+0x18>)
 8000446:	68db      	ldr	r3, [r3, #12]
 8000448:	0a1b      	lsrs	r3, r3, #8
 800044a:	f003 0307 	and.w	r3, r3, #7
}
 800044e:	4618      	mov	r0, r3
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	e000ed00 	.word	0xe000ed00

0800045c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	4603      	mov	r3, r0
 8000464:	6039      	str	r1, [r7, #0]
 8000466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800046c:	2b00      	cmp	r3, #0
 800046e:	db0a      	blt.n	8000486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	b2da      	uxtb	r2, r3
 8000474:	490c      	ldr	r1, [pc, #48]	; (80004a8 <__NVIC_SetPriority+0x4c>)
 8000476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800047a:	0112      	lsls	r2, r2, #4
 800047c:	b2d2      	uxtb	r2, r2
 800047e:	440b      	add	r3, r1
 8000480:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000484:	e00a      	b.n	800049c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	b2da      	uxtb	r2, r3
 800048a:	4908      	ldr	r1, [pc, #32]	; (80004ac <__NVIC_SetPriority+0x50>)
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	f003 030f 	and.w	r3, r3, #15
 8000492:	3b04      	subs	r3, #4
 8000494:	0112      	lsls	r2, r2, #4
 8000496:	b2d2      	uxtb	r2, r2
 8000498:	440b      	add	r3, r1
 800049a:	761a      	strb	r2, [r3, #24]
}
 800049c:	bf00      	nop
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	e000e100 	.word	0xe000e100
 80004ac:	e000ed00 	.word	0xe000ed00

080004b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b089      	sub	sp, #36	; 0x24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	f003 0307 	and.w	r3, r3, #7
 80004c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004c4:	69fb      	ldr	r3, [r7, #28]
 80004c6:	f1c3 0307 	rsb	r3, r3, #7
 80004ca:	2b04      	cmp	r3, #4
 80004cc:	bf28      	it	cs
 80004ce:	2304      	movcs	r3, #4
 80004d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004d2:	69fb      	ldr	r3, [r7, #28]
 80004d4:	3304      	adds	r3, #4
 80004d6:	2b06      	cmp	r3, #6
 80004d8:	d902      	bls.n	80004e0 <NVIC_EncodePriority+0x30>
 80004da:	69fb      	ldr	r3, [r7, #28]
 80004dc:	3b03      	subs	r3, #3
 80004de:	e000      	b.n	80004e2 <NVIC_EncodePriority+0x32>
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004e4:	f04f 32ff 	mov.w	r2, #4294967295
 80004e8:	69bb      	ldr	r3, [r7, #24]
 80004ea:	fa02 f303 	lsl.w	r3, r2, r3
 80004ee:	43da      	mvns	r2, r3
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	401a      	ands	r2, r3
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004f8:	f04f 31ff 	mov.w	r1, #4294967295
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	43d9      	mvns	r1, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000508:	4313      	orrs	r3, r2
         );
}
 800050a:	4618      	mov	r0, r3
 800050c:	3724      	adds	r7, #36	; 0x24
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr

08000514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	3b01      	subs	r3, #1
 8000520:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000524:	d301      	bcc.n	800052a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000526:	2301      	movs	r3, #1
 8000528:	e00f      	b.n	800054a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800052a:	4a0a      	ldr	r2, [pc, #40]	; (8000554 <SysTick_Config+0x40>)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	3b01      	subs	r3, #1
 8000530:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000532:	210f      	movs	r1, #15
 8000534:	f04f 30ff 	mov.w	r0, #4294967295
 8000538:	f7ff ff90 	bl	800045c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <SysTick_Config+0x40>)
 800053e:	2200      	movs	r2, #0
 8000540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000542:	4b04      	ldr	r3, [pc, #16]	; (8000554 <SysTick_Config+0x40>)
 8000544:	2207      	movs	r2, #7
 8000546:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000548:	2300      	movs	r3, #0
}
 800054a:	4618      	mov	r0, r3
 800054c:	3708      	adds	r7, #8
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	e000e010 	.word	0xe000e010

08000558 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b086      	sub	sp, #24
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	60b9      	str	r1, [r7, #8]
 8000562:	607a      	str	r2, [r7, #4]
 8000564:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800056a:	f7ff ff69 	bl	8000440 <__NVIC_GetPriorityGrouping>
 800056e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000570:	687a      	ldr	r2, [r7, #4]
 8000572:	68b9      	ldr	r1, [r7, #8]
 8000574:	6978      	ldr	r0, [r7, #20]
 8000576:	f7ff ff9b 	bl	80004b0 <NVIC_EncodePriority>
 800057a:	4602      	mov	r2, r0
 800057c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000580:	4611      	mov	r1, r2
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff ff6a 	bl	800045c <__NVIC_SetPriority>
}
 8000588:	bf00      	nop
 800058a:	3718      	adds	r7, #24
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}

08000590 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f7ff ffbb 	bl	8000514 <SysTick_Config>
 800059e:	4603      	mov	r3, r0
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	2b02      	cmp	r3, #2
 80005be:	d005      	beq.n	80005cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2204      	movs	r2, #4
 80005c4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80005c6:	2301      	movs	r3, #1
 80005c8:	73fb      	strb	r3, [r7, #15]
 80005ca:	e029      	b.n	8000620 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f022 020e 	bic.w	r2, r2, #14
 80005da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f022 0201 	bic.w	r2, r2, #1
 80005ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f0:	f003 021c 	and.w	r2, r3, #28
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80005f8:	2101      	movs	r1, #1
 80005fa:	fa01 f202 	lsl.w	r2, r1, r2
 80005fe:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2201      	movs	r2, #1
 8000604:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000614:	2b00      	cmp	r3, #0
 8000616:	d003      	beq.n	8000620 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	4798      	blx	r3
    }
  }
  return status;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b084      	sub	sp, #16
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000646:	f003 031c 	and.w	r3, r3, #28
 800064a:	2204      	movs	r2, #4
 800064c:	409a      	lsls	r2, r3
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	4013      	ands	r3, r2
 8000652:	2b00      	cmp	r3, #0
 8000654:	d026      	beq.n	80006a4 <HAL_DMA_IRQHandler+0x7a>
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	f003 0304 	and.w	r3, r3, #4
 800065c:	2b00      	cmp	r3, #0
 800065e:	d021      	beq.n	80006a4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f003 0320 	and.w	r3, r3, #32
 800066a:	2b00      	cmp	r3, #0
 800066c:	d107      	bne.n	800067e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f022 0204 	bic.w	r2, r2, #4
 800067c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000682:	f003 021c 	and.w	r2, r3, #28
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800068a:	2104      	movs	r1, #4
 800068c:	fa01 f202 	lsl.w	r2, r1, r2
 8000690:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000696:	2b00      	cmp	r3, #0
 8000698:	d071      	beq.n	800077e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80006a2:	e06c      	b.n	800077e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a8:	f003 031c 	and.w	r3, r3, #28
 80006ac:	2202      	movs	r2, #2
 80006ae:	409a      	lsls	r2, r3
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4013      	ands	r3, r2
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d02e      	beq.n	8000716 <HAL_DMA_IRQHandler+0xec>
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d029      	beq.n	8000716 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f003 0320 	and.w	r3, r3, #32
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d10b      	bne.n	80006e8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	681a      	ldr	r2, [r3, #0]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f022 020a 	bic.w	r2, r2, #10
 80006de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ec:	f003 021c 	and.w	r2, r3, #28
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006f4:	2102      	movs	r1, #2
 80006f6:	fa01 f202 	lsl.w	r2, r1, r2
 80006fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2200      	movs	r2, #0
 8000700:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000708:	2b00      	cmp	r3, #0
 800070a:	d038      	beq.n	800077e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000714:	e033      	b.n	800077e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	f003 031c 	and.w	r3, r3, #28
 800071e:	2208      	movs	r2, #8
 8000720:	409a      	lsls	r2, r3
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	4013      	ands	r3, r2
 8000726:	2b00      	cmp	r3, #0
 8000728:	d02a      	beq.n	8000780 <HAL_DMA_IRQHandler+0x156>
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	f003 0308 	and.w	r3, r3, #8
 8000730:	2b00      	cmp	r3, #0
 8000732:	d025      	beq.n	8000780 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	f022 020e 	bic.w	r2, r2, #14
 8000742:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	f003 021c 	and.w	r2, r3, #28
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000750:	2101      	movs	r1, #1
 8000752:	fa01 f202 	lsl.w	r2, r1, r2
 8000756:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2201      	movs	r2, #1
 800075c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2201      	movs	r2, #1
 8000762:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	2b00      	cmp	r3, #0
 8000774:	d004      	beq.n	8000780 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800077e:	bf00      	nop
 8000780:	bf00      	nop
}
 8000782:	3710      	adds	r7, #16
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b088      	sub	sp, #32
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e31d      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800079a:	4b94      	ldr	r3, [pc, #592]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800079c:	689b      	ldr	r3, [r3, #8]
 800079e:	f003 030c 	and.w	r3, r3, #12
 80007a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80007a4:	4b91      	ldr	r3, [pc, #580]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007ac:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d07b      	beq.n	80008b2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007ba:	69bb      	ldr	r3, [r7, #24]
 80007bc:	2b08      	cmp	r3, #8
 80007be:	d006      	beq.n	80007ce <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80007c0:	69bb      	ldr	r3, [r7, #24]
 80007c2:	2b0c      	cmp	r3, #12
 80007c4:	d10f      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
 80007c6:	697b      	ldr	r3, [r7, #20]
 80007c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007cc:	d10b      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ce:	4b87      	ldr	r3, [pc, #540]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d06a      	beq.n	80008b0 <HAL_RCC_OscConfig+0x128>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d166      	bne.n	80008b0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
 80007e4:	e2f7      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d106      	bne.n	80007fc <HAL_RCC_OscConfig+0x74>
 80007ee:	4b7f      	ldr	r3, [pc, #508]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a7e      	ldr	r2, [pc, #504]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80007f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007f8:	6013      	str	r3, [r2, #0]
 80007fa:	e02d      	b.n	8000858 <HAL_RCC_OscConfig+0xd0>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d10c      	bne.n	800081e <HAL_RCC_OscConfig+0x96>
 8000804:	4b79      	ldr	r3, [pc, #484]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a78      	ldr	r2, [pc, #480]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800080a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	4b76      	ldr	r3, [pc, #472]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a75      	ldr	r2, [pc, #468]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	e01c      	b.n	8000858 <HAL_RCC_OscConfig+0xd0>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	2b05      	cmp	r3, #5
 8000824:	d10c      	bne.n	8000840 <HAL_RCC_OscConfig+0xb8>
 8000826:	4b71      	ldr	r3, [pc, #452]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a70      	ldr	r2, [pc, #448]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800082c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000830:	6013      	str	r3, [r2, #0]
 8000832:	4b6e      	ldr	r3, [pc, #440]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a6d      	ldr	r2, [pc, #436]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800083c:	6013      	str	r3, [r2, #0]
 800083e:	e00b      	b.n	8000858 <HAL_RCC_OscConfig+0xd0>
 8000840:	4b6a      	ldr	r3, [pc, #424]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a69      	ldr	r2, [pc, #420]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000846:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4b67      	ldr	r3, [pc, #412]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a66      	ldr	r2, [pc, #408]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000852:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d013      	beq.n	8000888 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000860:	f7ff fde4 	bl	800042c <HAL_GetTick>
 8000864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000866:	e008      	b.n	800087a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000868:	f7ff fde0 	bl	800042c <HAL_GetTick>
 800086c:	4602      	mov	r2, r0
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	2b64      	cmp	r3, #100	; 0x64
 8000874:	d901      	bls.n	800087a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000876:	2303      	movs	r3, #3
 8000878:	e2ad      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800087a:	4b5c      	ldr	r3, [pc, #368]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000882:	2b00      	cmp	r3, #0
 8000884:	d0f0      	beq.n	8000868 <HAL_RCC_OscConfig+0xe0>
 8000886:	e014      	b.n	80008b2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000888:	f7ff fdd0 	bl	800042c <HAL_GetTick>
 800088c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800088e:	e008      	b.n	80008a2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000890:	f7ff fdcc 	bl	800042c <HAL_GetTick>
 8000894:	4602      	mov	r2, r0
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	2b64      	cmp	r3, #100	; 0x64
 800089c:	d901      	bls.n	80008a2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800089e:	2303      	movs	r3, #3
 80008a0:	e299      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80008a2:	4b52      	ldr	r3, [pc, #328]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d1f0      	bne.n	8000890 <HAL_RCC_OscConfig+0x108>
 80008ae:	e000      	b.n	80008b2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f003 0302 	and.w	r3, r3, #2
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d05a      	beq.n	8000974 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008be:	69bb      	ldr	r3, [r7, #24]
 80008c0:	2b04      	cmp	r3, #4
 80008c2:	d005      	beq.n	80008d0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	2b0c      	cmp	r3, #12
 80008c8:	d119      	bne.n	80008fe <HAL_RCC_OscConfig+0x176>
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d116      	bne.n	80008fe <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008d0:	4b46      	ldr	r3, [pc, #280]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f003 0302 	and.w	r3, r3, #2
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d005      	beq.n	80008e8 <HAL_RCC_OscConfig+0x160>
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d001      	beq.n	80008e8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80008e4:	2301      	movs	r3, #1
 80008e6:	e276      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008e8:	4b40      	ldr	r3, [pc, #256]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	691b      	ldr	r3, [r3, #16]
 80008f4:	021b      	lsls	r3, r3, #8
 80008f6:	493d      	ldr	r1, [pc, #244]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80008f8:	4313      	orrs	r3, r2
 80008fa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008fc:	e03a      	b.n	8000974 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	68db      	ldr	r3, [r3, #12]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d020      	beq.n	8000948 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000906:	4b3a      	ldr	r3, [pc, #232]	; (80009f0 <HAL_RCC_OscConfig+0x268>)
 8000908:	2201      	movs	r2, #1
 800090a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800090c:	f7ff fd8e 	bl	800042c <HAL_GetTick>
 8000910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000912:	e008      	b.n	8000926 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000914:	f7ff fd8a 	bl	800042c <HAL_GetTick>
 8000918:	4602      	mov	r2, r0
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	2b02      	cmp	r3, #2
 8000920:	d901      	bls.n	8000926 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000922:	2303      	movs	r3, #3
 8000924:	e257      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000926:	4b31      	ldr	r3, [pc, #196]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	2b00      	cmp	r3, #0
 8000930:	d0f0      	beq.n	8000914 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000932:	4b2e      	ldr	r3, [pc, #184]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	691b      	ldr	r3, [r3, #16]
 800093e:	021b      	lsls	r3, r3, #8
 8000940:	492a      	ldr	r1, [pc, #168]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 8000942:	4313      	orrs	r3, r2
 8000944:	604b      	str	r3, [r1, #4]
 8000946:	e015      	b.n	8000974 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000948:	4b29      	ldr	r3, [pc, #164]	; (80009f0 <HAL_RCC_OscConfig+0x268>)
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800094e:	f7ff fd6d 	bl	800042c <HAL_GetTick>
 8000952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000954:	e008      	b.n	8000968 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000956:	f7ff fd69 	bl	800042c <HAL_GetTick>
 800095a:	4602      	mov	r2, r0
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	2b02      	cmp	r3, #2
 8000962:	d901      	bls.n	8000968 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8000964:	2303      	movs	r3, #3
 8000966:	e236      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000968:	4b20      	ldr	r3, [pc, #128]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f003 0302 	and.w	r3, r3, #2
 8000970:	2b00      	cmp	r3, #0
 8000972:	d1f0      	bne.n	8000956 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f003 0310 	and.w	r3, r3, #16
 800097c:	2b00      	cmp	r3, #0
 800097e:	f000 80b8 	beq.w	8000af2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d170      	bne.n	8000a6a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000988:	4b18      	ldr	r3, [pc, #96]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000990:	2b00      	cmp	r3, #0
 8000992:	d005      	beq.n	80009a0 <HAL_RCC_OscConfig+0x218>
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e21a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6a1a      	ldr	r2, [r3, #32]
 80009a4:	4b11      	ldr	r3, [pc, #68]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d921      	bls.n	80009f4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6a1b      	ldr	r3, [r3, #32]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f000 fba3 	bl	8001100 <RCC_SetFlashLatencyFromMSIRange>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	e208      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6a1b      	ldr	r3, [r3, #32]
 80009d0:	4906      	ldr	r1, [pc, #24]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80009d2:	4313      	orrs	r3, r2
 80009d4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009d6:	4b05      	ldr	r3, [pc, #20]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	69db      	ldr	r3, [r3, #28]
 80009e2:	061b      	lsls	r3, r3, #24
 80009e4:	4901      	ldr	r1, [pc, #4]	; (80009ec <HAL_RCC_OscConfig+0x264>)
 80009e6:	4313      	orrs	r3, r2
 80009e8:	604b      	str	r3, [r1, #4]
 80009ea:	e020      	b.n	8000a2e <HAL_RCC_OscConfig+0x2a6>
 80009ec:	40023800 	.word	0x40023800
 80009f0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80009f4:	4ba4      	ldr	r3, [pc, #656]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	6a1b      	ldr	r3, [r3, #32]
 8000a00:	49a1      	ldr	r1, [pc, #644]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000a02:	4313      	orrs	r3, r2
 8000a04:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a06:	4ba0      	ldr	r3, [pc, #640]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	69db      	ldr	r3, [r3, #28]
 8000a12:	061b      	lsls	r3, r3, #24
 8000a14:	499c      	ldr	r1, [pc, #624]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000a16:	4313      	orrs	r3, r2
 8000a18:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6a1b      	ldr	r3, [r3, #32]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fb6e 	bl	8001100 <RCC_SetFlashLatencyFromMSIRange>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e1d3      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6a1b      	ldr	r3, [r3, #32]
 8000a32:	0b5b      	lsrs	r3, r3, #13
 8000a34:	3301      	adds	r3, #1
 8000a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a3a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000a3e:	4a92      	ldr	r2, [pc, #584]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000a40:	6892      	ldr	r2, [r2, #8]
 8000a42:	0912      	lsrs	r2, r2, #4
 8000a44:	f002 020f 	and.w	r2, r2, #15
 8000a48:	4990      	ldr	r1, [pc, #576]	; (8000c8c <HAL_RCC_OscConfig+0x504>)
 8000a4a:	5c8a      	ldrb	r2, [r1, r2]
 8000a4c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000a4e:	4a90      	ldr	r2, [pc, #576]	; (8000c90 <HAL_RCC_OscConfig+0x508>)
 8000a50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a52:	4b90      	ldr	r3, [pc, #576]	; (8000c94 <HAL_RCC_OscConfig+0x50c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fc9c 	bl	8000394 <HAL_InitTick>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d045      	beq.n	8000af2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8000a66:	7bfb      	ldrb	r3, [r7, #15]
 8000a68:	e1b5      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	699b      	ldr	r3, [r3, #24]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d029      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a72:	4b89      	ldr	r3, [pc, #548]	; (8000c98 <HAL_RCC_OscConfig+0x510>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a78:	f7ff fcd8 	bl	800042c <HAL_GetTick>
 8000a7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000a7e:	e008      	b.n	8000a92 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a80:	f7ff fcd4 	bl	800042c <HAL_GetTick>
 8000a84:	4602      	mov	r2, r0
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d901      	bls.n	8000a92 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	e1a1      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000a92:	4b7d      	ldr	r3, [pc, #500]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d0f0      	beq.n	8000a80 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a9e:	4b7a      	ldr	r3, [pc, #488]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	4977      	ldr	r1, [pc, #476]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000aac:	4313      	orrs	r3, r2
 8000aae:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ab0:	4b75      	ldr	r3, [pc, #468]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	69db      	ldr	r3, [r3, #28]
 8000abc:	061b      	lsls	r3, r3, #24
 8000abe:	4972      	ldr	r1, [pc, #456]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	604b      	str	r3, [r1, #4]
 8000ac4:	e015      	b.n	8000af2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000ac6:	4b74      	ldr	r3, [pc, #464]	; (8000c98 <HAL_RCC_OscConfig+0x510>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000acc:	f7ff fcae 	bl	800042c <HAL_GetTick>
 8000ad0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ad2:	e008      	b.n	8000ae6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ad4:	f7ff fcaa 	bl	800042c <HAL_GetTick>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d901      	bls.n	8000ae6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	e177      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000ae6:	4b68      	ldr	r3, [pc, #416]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d1f0      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f003 0308 	and.w	r3, r3, #8
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d030      	beq.n	8000b60 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d016      	beq.n	8000b34 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b06:	4b65      	ldr	r3, [pc, #404]	; (8000c9c <HAL_RCC_OscConfig+0x514>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b0c:	f7ff fc8e 	bl	800042c <HAL_GetTick>
 8000b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000b12:	e008      	b.n	8000b26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b14:	f7ff fc8a 	bl	800042c <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	2b02      	cmp	r3, #2
 8000b20:	d901      	bls.n	8000b26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000b22:	2303      	movs	r3, #3
 8000b24:	e157      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000b26:	4b58      	ldr	r3, [pc, #352]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b2a:	f003 0302 	and.w	r3, r3, #2
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d0f0      	beq.n	8000b14 <HAL_RCC_OscConfig+0x38c>
 8000b32:	e015      	b.n	8000b60 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b34:	4b59      	ldr	r3, [pc, #356]	; (8000c9c <HAL_RCC_OscConfig+0x514>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b3a:	f7ff fc77 	bl	800042c <HAL_GetTick>
 8000b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000b40:	e008      	b.n	8000b54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b42:	f7ff fc73 	bl	800042c <HAL_GetTick>
 8000b46:	4602      	mov	r2, r0
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	2b02      	cmp	r3, #2
 8000b4e:	d901      	bls.n	8000b54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000b50:	2303      	movs	r3, #3
 8000b52:	e140      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000b54:	4b4c      	ldr	r3, [pc, #304]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1f0      	bne.n	8000b42 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f000 80b5 	beq.w	8000cd8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b72:	4b45      	ldr	r3, [pc, #276]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d10d      	bne.n	8000b9a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b7e:	4b42      	ldr	r3, [pc, #264]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b82:	4a41      	ldr	r2, [pc, #260]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b88:	6253      	str	r3, [r2, #36]	; 0x24
 8000b8a:	4b3f      	ldr	r3, [pc, #252]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000b96:	2301      	movs	r3, #1
 8000b98:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b9a:	4b41      	ldr	r3, [pc, #260]	; (8000ca0 <HAL_RCC_OscConfig+0x518>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d118      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ba6:	4b3e      	ldr	r3, [pc, #248]	; (8000ca0 <HAL_RCC_OscConfig+0x518>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a3d      	ldr	r2, [pc, #244]	; (8000ca0 <HAL_RCC_OscConfig+0x518>)
 8000bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bb2:	f7ff fc3b 	bl	800042c <HAL_GetTick>
 8000bb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bba:	f7ff fc37 	bl	800042c <HAL_GetTick>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b64      	cmp	r3, #100	; 0x64
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e104      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bcc:	4b34      	ldr	r3, [pc, #208]	; (8000ca0 <HAL_RCC_OscConfig+0x518>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d0f0      	beq.n	8000bba <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d106      	bne.n	8000bee <HAL_RCC_OscConfig+0x466>
 8000be0:	4b29      	ldr	r3, [pc, #164]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be4:	4a28      	ldr	r2, [pc, #160]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bea:	6353      	str	r3, [r2, #52]	; 0x34
 8000bec:	e02d      	b.n	8000c4a <HAL_RCC_OscConfig+0x4c2>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d10c      	bne.n	8000c10 <HAL_RCC_OscConfig+0x488>
 8000bf6:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfa:	4a23      	ldr	r2, [pc, #140]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000bfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c00:	6353      	str	r3, [r2, #52]	; 0x34
 8000c02:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c06:	4a20      	ldr	r2, [pc, #128]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c0c:	6353      	str	r3, [r2, #52]	; 0x34
 8000c0e:	e01c      	b.n	8000c4a <HAL_RCC_OscConfig+0x4c2>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	2b05      	cmp	r3, #5
 8000c16:	d10c      	bne.n	8000c32 <HAL_RCC_OscConfig+0x4aa>
 8000c18:	4b1b      	ldr	r3, [pc, #108]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c1c:	4a1a      	ldr	r2, [pc, #104]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c22:	6353      	str	r3, [r2, #52]	; 0x34
 8000c24:	4b18      	ldr	r3, [pc, #96]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c28:	4a17      	ldr	r2, [pc, #92]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c2e:	6353      	str	r3, [r2, #52]	; 0x34
 8000c30:	e00b      	b.n	8000c4a <HAL_RCC_OscConfig+0x4c2>
 8000c32:	4b15      	ldr	r3, [pc, #84]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c3c:	6353      	str	r3, [r2, #52]	; 0x34
 8000c3e:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c42:	4a11      	ldr	r2, [pc, #68]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c48:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d015      	beq.n	8000c7e <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c52:	f7ff fbeb 	bl	800042c <HAL_GetTick>
 8000c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000c58:	e00a      	b.n	8000c70 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c5a:	f7ff fbe7 	bl	800042c <HAL_GetTick>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d901      	bls.n	8000c70 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	e0b2      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000c70:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d0ee      	beq.n	8000c5a <HAL_RCC_OscConfig+0x4d2>
 8000c7c:	e023      	b.n	8000cc6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c7e:	f7ff fbd5 	bl	800042c <HAL_GetTick>
 8000c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000c84:	e019      	b.n	8000cba <HAL_RCC_OscConfig+0x532>
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	080016a8 	.word	0x080016a8
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000004 	.word	0x20000004
 8000c98:	42470020 	.word	0x42470020
 8000c9c:	42470680 	.word	0x42470680
 8000ca0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ca4:	f7ff fbc2 	bl	800042c <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d901      	bls.n	8000cba <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	e08d      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000cba:	4b49      	ldr	r3, [pc, #292]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d1ee      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000cc6:	7ffb      	ldrb	r3, [r7, #31]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d105      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ccc:	4b44      	ldr	r3, [pc, #272]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd0:	4a43      	ldr	r2, [pc, #268]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000cd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cd6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d079      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	2b0c      	cmp	r3, #12
 8000ce4:	d056      	beq.n	8000d94 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d13b      	bne.n	8000d66 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cee:	4b3d      	ldr	r3, [pc, #244]	; (8000de4 <HAL_RCC_OscConfig+0x65c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf4:	f7ff fb9a 	bl	800042c <HAL_GetTick>
 8000cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000cfa:	e008      	b.n	8000d0e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cfc:	f7ff fb96 	bl	800042c <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d901      	bls.n	8000d0e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e063      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000d0e:	4b34      	ldr	r3, [pc, #208]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d1f0      	bne.n	8000cfc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d1a:	4b31      	ldr	r3, [pc, #196]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d2a:	4319      	orrs	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d30:	430b      	orrs	r3, r1
 8000d32:	492b      	ldr	r1, [pc, #172]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000d34:	4313      	orrs	r3, r2
 8000d36:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d38:	4b2a      	ldr	r3, [pc, #168]	; (8000de4 <HAL_RCC_OscConfig+0x65c>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fb75 	bl	800042c <HAL_GetTick>
 8000d42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000d44:	e008      	b.n	8000d58 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d46:	f7ff fb71 	bl	800042c <HAL_GetTick>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d901      	bls.n	8000d58 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e03e      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000d58:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0f0      	beq.n	8000d46 <HAL_RCC_OscConfig+0x5be>
 8000d64:	e036      	b.n	8000dd4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d66:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <HAL_RCC_OscConfig+0x65c>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fb5e 	bl	800042c <HAL_GetTick>
 8000d70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000d72:	e008      	b.n	8000d86 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d74:	f7ff fb5a 	bl	800042c <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e027      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000d86:	4b16      	ldr	r3, [pc, #88]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1f0      	bne.n	8000d74 <HAL_RCC_OscConfig+0x5ec>
 8000d92:	e01f      	b.n	8000dd4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d101      	bne.n	8000da0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e01a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <HAL_RCC_OscConfig+0x658>)
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d10d      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d106      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d001      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e000      	b.n	8000dd6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3720      	adds	r7, #32
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800
 8000de4:	42470060 	.word	0x42470060

08000de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d101      	bne.n	8000dfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e11a      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000dfc:	4b8f      	ldr	r3, [pc, #572]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	683a      	ldr	r2, [r7, #0]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d919      	bls.n	8000e3e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d105      	bne.n	8000e1c <HAL_RCC_ClockConfig+0x34>
 8000e10:	4b8a      	ldr	r3, [pc, #552]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a89      	ldr	r2, [pc, #548]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	6013      	str	r3, [r2, #0]
 8000e1c:	4b87      	ldr	r3, [pc, #540]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f023 0201 	bic.w	r2, r3, #1
 8000e24:	4985      	ldr	r1, [pc, #532]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e2c:	4b83      	ldr	r3, [pc, #524]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	683a      	ldr	r2, [r7, #0]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d001      	beq.n	8000e3e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e0f9      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0302 	and.w	r3, r3, #2
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d008      	beq.n	8000e5c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e4a:	4b7d      	ldr	r3, [pc, #500]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	497a      	ldr	r1, [pc, #488]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 0301 	and.w	r3, r3, #1
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f000 808e 	beq.w	8000f86 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d107      	bne.n	8000e82 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e72:	4b73      	ldr	r3, [pc, #460]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d121      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e0d7      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d107      	bne.n	8000e9a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000e8a:	4b6d      	ldr	r3, [pc, #436]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d115      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e0cb      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d107      	bne.n	8000eb2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000ea2:	4b67      	ldr	r3, [pc, #412]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d109      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e0bf      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000eb2:	4b63      	ldr	r3, [pc, #396]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e0b7      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ec2:	4b5f      	ldr	r3, [pc, #380]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f023 0203 	bic.w	r2, r3, #3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	495c      	ldr	r1, [pc, #368]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000ed4:	f7ff faaa 	bl	800042c <HAL_GetTick>
 8000ed8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d112      	bne.n	8000f08 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ee2:	e00a      	b.n	8000efa <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ee4:	f7ff faa2 	bl	800042c <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e09b      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000efa:	4b51      	ldr	r3, [pc, #324]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f003 030c 	and.w	r3, r3, #12
 8000f02:	2b08      	cmp	r3, #8
 8000f04:	d1ee      	bne.n	8000ee4 <HAL_RCC_ClockConfig+0xfc>
 8000f06:	e03e      	b.n	8000f86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b03      	cmp	r3, #3
 8000f0e:	d112      	bne.n	8000f36 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f10:	e00a      	b.n	8000f28 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f12:	f7ff fa8b 	bl	800042c <HAL_GetTick>
 8000f16:	4602      	mov	r2, r0
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d901      	bls.n	8000f28 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e084      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f28:	4b45      	ldr	r3, [pc, #276]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	f003 030c 	and.w	r3, r3, #12
 8000f30:	2b0c      	cmp	r3, #12
 8000f32:	d1ee      	bne.n	8000f12 <HAL_RCC_ClockConfig+0x12a>
 8000f34:	e027      	b.n	8000f86 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d11d      	bne.n	8000f7a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f3e:	e00a      	b.n	8000f56 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f40:	f7ff fa74 	bl	800042c <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e06d      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f56:	4b3a      	ldr	r3, [pc, #232]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f003 030c 	and.w	r3, r3, #12
 8000f5e:	2b04      	cmp	r3, #4
 8000f60:	d1ee      	bne.n	8000f40 <HAL_RCC_ClockConfig+0x158>
 8000f62:	e010      	b.n	8000f86 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f64:	f7ff fa62 	bl	800042c <HAL_GetTick>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e05b      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8000f7a:	4b31      	ldr	r3, [pc, #196]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f003 030c 	and.w	r3, r3, #12
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1ee      	bne.n	8000f64 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f86:	4b2d      	ldr	r3, [pc, #180]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d219      	bcs.n	8000fc8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d105      	bne.n	8000fa6 <HAL_RCC_ClockConfig+0x1be>
 8000f9a:	4b28      	ldr	r3, [pc, #160]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a27      	ldr	r2, [pc, #156]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6013      	str	r3, [r2, #0]
 8000fa6:	4b25      	ldr	r3, [pc, #148]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f023 0201 	bic.w	r2, r3, #1
 8000fae:	4923      	ldr	r1, [pc, #140]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fb6:	4b21      	ldr	r3, [pc, #132]	; (800103c <HAL_RCC_ClockConfig+0x254>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d001      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e034      	b.n	8001032 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d008      	beq.n	8000fe6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fd4:	4b1a      	ldr	r3, [pc, #104]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	4917      	ldr	r1, [pc, #92]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0308 	and.w	r3, r3, #8
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d009      	beq.n	8001006 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ff2:	4b13      	ldr	r3, [pc, #76]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691b      	ldr	r3, [r3, #16]
 8000ffe:	00db      	lsls	r3, r3, #3
 8001000:	490f      	ldr	r1, [pc, #60]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 8001002:	4313      	orrs	r3, r2
 8001004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001006:	f000 f823 	bl	8001050 <HAL_RCC_GetSysClockFreq>
 800100a:	4601      	mov	r1, r0
 800100c:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <HAL_RCC_ClockConfig+0x258>)
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	091b      	lsrs	r3, r3, #4
 8001012:	f003 030f 	and.w	r3, r3, #15
 8001016:	4a0b      	ldr	r2, [pc, #44]	; (8001044 <HAL_RCC_ClockConfig+0x25c>)
 8001018:	5cd3      	ldrb	r3, [r2, r3]
 800101a:	fa21 f303 	lsr.w	r3, r1, r3
 800101e:	4a0a      	ldr	r2, [pc, #40]	; (8001048 <HAL_RCC_ClockConfig+0x260>)
 8001020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001022:	4b0a      	ldr	r3, [pc, #40]	; (800104c <HAL_RCC_ClockConfig+0x264>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f9b4 	bl	8000394 <HAL_InitTick>
 800102c:	4603      	mov	r3, r0
 800102e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001030:	7afb      	ldrb	r3, [r7, #11]
}
 8001032:	4618      	mov	r0, r3
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023c00 	.word	0x40023c00
 8001040:	40023800 	.word	0x40023800
 8001044:	080016a8 	.word	0x080016a8
 8001048:	20000000 	.word	0x20000000
 800104c:	20000004 	.word	0x20000004

08001050 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001056:	4b26      	ldr	r3, [pc, #152]	; (80010f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f003 030c 	and.w	r3, r3, #12
 8001062:	2b08      	cmp	r3, #8
 8001064:	d006      	beq.n	8001074 <HAL_RCC_GetSysClockFreq+0x24>
 8001066:	2b0c      	cmp	r3, #12
 8001068:	d007      	beq.n	800107a <HAL_RCC_GetSysClockFreq+0x2a>
 800106a:	2b04      	cmp	r3, #4
 800106c:	d12c      	bne.n	80010c8 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001070:	613b      	str	r3, [r7, #16]
      break;
 8001072:	e037      	b.n	80010e4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001074:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001076:	613b      	str	r3, [r7, #16]
      break;
 8001078:	e034      	b.n	80010e4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	0c9b      	lsrs	r3, r3, #18
 800107e:	f003 030f 	and.w	r3, r3, #15
 8001082:	4a1e      	ldr	r2, [pc, #120]	; (80010fc <HAL_RCC_GetSysClockFreq+0xac>)
 8001084:	5cd3      	ldrb	r3, [r2, r3]
 8001086:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	0d9b      	lsrs	r3, r3, #22
 800108c:	f003 0303 	and.w	r3, r3, #3
 8001090:	3301      	adds	r3, #1
 8001092:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d008      	beq.n	80010b2 <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	4a15      	ldr	r2, [pc, #84]	; (80010f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80010a4:	fb02 f203 	mul.w	r2, r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	e007      	b.n	80010c2 <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	4a0f      	ldr	r2, [pc, #60]	; (80010f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80010b6:	fb02 f203 	mul.w	r2, r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	613b      	str	r3, [r7, #16]
      break;
 80010c6:	e00d      	b.n	80010e4 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	0b5b      	lsrs	r3, r3, #13
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	3301      	adds	r3, #1
 80010d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	613b      	str	r3, [r7, #16]
      break;
 80010e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80010e4:	693b      	ldr	r3, [r7, #16]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	371c      	adds	r7, #28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr
 80010f0:	40023800 	.word	0x40023800
 80010f4:	00f42400 	.word	0x00f42400
 80010f8:	007a1200 	.word	0x007a1200
 80010fc:	0800169c 	.word	0x0800169c

08001100 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001100:	b480      	push	{r7}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001108:	2300      	movs	r3, #0
 800110a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d12c      	bne.n	8001172 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	e016      	b.n	800115e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001130:	4b20      	ldr	r3, [pc, #128]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001134:	4a1f      	ldr	r2, [pc, #124]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113a:	6253      	str	r3, [r2, #36]	; 0x24
 800113c:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800113e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001150:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001156:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001158:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800115c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001164:	d105      	bne.n	8001172 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800116c:	d101      	bne.n	8001172 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800116e:	2301      	movs	r3, #1
 8001170:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d105      	bne.n	8001184 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001178:	4b10      	ldr	r3, [pc, #64]	; (80011bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800117e:	f043 0304 	orr.w	r3, r3, #4
 8001182:	6013      	str	r3, [r2, #0]
 8001184:	4b0d      	ldr	r3, [pc, #52]	; (80011bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f023 0201 	bic.w	r2, r3, #1
 800118c:	490b      	ldr	r1, [pc, #44]	; (80011bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d001      	beq.n	80011a6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40007000 	.word	0x40007000
 80011bc:	40023c00 	.word	0x40023c00

080011c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f003 030f 	and.w	r3, r3, #15
 80011ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d10d      	bne.n	8001212 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	f003 0320 	and.w	r3, r3, #32
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <HAL_UART_IRQHandler+0x52>
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	f003 0320 	and.w	r3, r3, #32
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f98d 	bl	800152a <UART_Receive_IT>
      return;
 8001210:	e0cc      	b.n	80013ac <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	2b00      	cmp	r3, #0
 8001216:	f000 80ab 	beq.w	8001370 <HAL_UART_IRQHandler+0x1b0>
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	2b00      	cmp	r3, #0
 8001222:	d105      	bne.n	8001230 <HAL_UART_IRQHandler+0x70>
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 80a0 	beq.w	8001370 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00a      	beq.n	8001250 <HAL_UART_IRQHandler+0x90>
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001248:	f043 0201 	orr.w	r2, r3, #1
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00a      	beq.n	8001270 <HAL_UART_IRQHandler+0xb0>
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	f003 0301 	and.w	r3, r3, #1
 8001260:	2b00      	cmp	r3, #0
 8001262:	d005      	beq.n	8001270 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001268:	f043 0202 	orr.w	r2, r3, #2
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00a      	beq.n	8001290 <HAL_UART_IRQHandler+0xd0>
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b00      	cmp	r3, #0
 8001282:	d005      	beq.n	8001290 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001288:	f043 0204 	orr.w	r2, r3, #4
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	f003 0308 	and.w	r3, r3, #8
 8001296:	2b00      	cmp	r3, #0
 8001298:	d00a      	beq.n	80012b0 <HAL_UART_IRQHandler+0xf0>
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012a8:	f043 0208 	orr.w	r2, r3, #8
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d078      	beq.n	80013aa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	f003 0320 	and.w	r3, r3, #32
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d007      	beq.n	80012d2 <HAL_UART_IRQHandler+0x112>
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	f003 0320 	and.w	r3, r3, #32
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f000 f92c 	bl	800152a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012dc:	2b40      	cmp	r3, #64	; 0x40
 80012de:	bf0c      	ite	eq
 80012e0:	2301      	moveq	r3, #1
 80012e2:	2300      	movne	r3, #0
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ec:	f003 0308 	and.w	r3, r3, #8
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <HAL_UART_IRQHandler+0x13a>
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d031      	beq.n	800135e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 f877 	bl	80013ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800130a:	2b40      	cmp	r3, #64	; 0x40
 800130c:	d123      	bne.n	8001356 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800131c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001322:	2b00      	cmp	r3, #0
 8001324:	d013      	beq.n	800134e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800132a:	4a22      	ldr	r2, [pc, #136]	; (80013b4 <HAL_UART_IRQHandler+0x1f4>)
 800132c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f938 	bl	80005a8 <HAL_DMA_Abort_IT>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d016      	beq.n	800136c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001348:	4610      	mov	r0, r2
 800134a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800134c:	e00e      	b.n	800136c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f844 	bl	80013dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001354:	e00a      	b.n	800136c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f000 f840 	bl	80013dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800135c:	e006      	b.n	800136c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 f83c 	bl	80013dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800136a:	e01e      	b.n	80013aa <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800136c:	bf00      	nop
    return;
 800136e:	e01c      	b.n	80013aa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001376:	2b00      	cmp	r3, #0
 8001378:	d008      	beq.n	800138c <HAL_UART_IRQHandler+0x1cc>
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f000 f863 	bl	8001450 <UART_Transmit_IT>
    return;
 800138a:	e00f      	b.n	80013ac <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001392:	2b00      	cmp	r3, #0
 8001394:	d00a      	beq.n	80013ac <HAL_UART_IRQHandler+0x1ec>
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800139c:	2b00      	cmp	r3, #0
 800139e:	d005      	beq.n	80013ac <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 f8aa 	bl	80014fa <UART_EndTransmit_IT>
    return;
 80013a6:	bf00      	nop
 80013a8:	e000      	b.n	80013ac <HAL_UART_IRQHandler+0x1ec>
    return;
 80013aa:	bf00      	nop
  }
}
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	08001429 	.word	0x08001429

080013b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr

080013dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001404:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	695a      	ldr	r2, [r3, #20]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f022 0201 	bic.w	r2, r2, #1
 8001414:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2220      	movs	r2, #32
 800141a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001434:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2200      	movs	r2, #0
 800143a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2200      	movs	r2, #0
 8001440:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f7ff ffca 	bl	80013dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2b21      	cmp	r3, #33	; 0x21
 8001462:	d144      	bne.n	80014ee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800146c:	d11a      	bne.n	80014a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a1b      	ldr	r3, [r3, #32]
 8001472:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	881b      	ldrh	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001482:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d105      	bne.n	8001498 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	1c9a      	adds	r2, r3, #2
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	621a      	str	r2, [r3, #32]
 8001496:	e00e      	b.n	80014b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	621a      	str	r2, [r3, #32]
 80014a2:	e008      	b.n	80014b6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a1b      	ldr	r3, [r3, #32]
 80014a8:	1c59      	adds	r1, r3, #1
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6211      	str	r1, [r2, #32]
 80014ae:	781a      	ldrb	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	3b01      	subs	r3, #1
 80014be:	b29b      	uxth	r3, r3
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	4619      	mov	r1, r3
 80014c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68da      	ldr	r2, [r3, #12]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80014ee:	2302      	movs	r3, #2
  }
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001510:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2220      	movs	r2, #32
 8001516:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ff4c 	bl	80013b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b084      	sub	sp, #16
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b22      	cmp	r3, #34	; 0x22
 800153c:	d171      	bne.n	8001622 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001546:	d123      	bne.n	8001590 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10e      	bne.n	8001574 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	b29b      	uxth	r3, r3
 800155e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001562:	b29a      	uxth	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156c:	1c9a      	adds	r2, r3, #2
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	629a      	str	r2, [r3, #40]	; 0x28
 8001572:	e029      	b.n	80015c8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	b29b      	uxth	r3, r3
 800157c:	b2db      	uxtb	r3, r3
 800157e:	b29a      	uxth	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001588:	1c5a      	adds	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	629a      	str	r2, [r3, #40]	; 0x28
 800158e:	e01b      	b.n	80015c8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d10a      	bne.n	80015ae <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6858      	ldr	r0, [r3, #4]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a2:	1c59      	adds	r1, r3, #1
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	6291      	str	r1, [r2, #40]	; 0x28
 80015a8:	b2c2      	uxtb	r2, r0
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	e00c      	b.n	80015c8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ba:	1c58      	adds	r0, r3, #1
 80015bc:	6879      	ldr	r1, [r7, #4]
 80015be:	6288      	str	r0, [r1, #40]	; 0x28
 80015c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	3b01      	subs	r3, #1
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4619      	mov	r1, r3
 80015d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d120      	bne.n	800161e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68da      	ldr	r2, [r3, #12]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f022 0220 	bic.w	r2, r2, #32
 80015ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	695a      	ldr	r2, [r3, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0201 	bic.w	r2, r2, #1
 800160a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2220      	movs	r2, #32
 8001610:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fed8 	bl	80013ca <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800161a:	2300      	movs	r3, #0
 800161c:	e002      	b.n	8001624 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800161e:	2300      	movs	r3, #0
 8001620:	e000      	b.n	8001624 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001622:	2302      	movs	r3, #2
  }
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <__libc_init_array>:
 800162c:	b570      	push	{r4, r5, r6, lr}
 800162e:	2500      	movs	r5, #0
 8001630:	4e0c      	ldr	r6, [pc, #48]	; (8001664 <__libc_init_array+0x38>)
 8001632:	4c0d      	ldr	r4, [pc, #52]	; (8001668 <__libc_init_array+0x3c>)
 8001634:	1ba4      	subs	r4, r4, r6
 8001636:	10a4      	asrs	r4, r4, #2
 8001638:	42a5      	cmp	r5, r4
 800163a:	d109      	bne.n	8001650 <__libc_init_array+0x24>
 800163c:	f000 f822 	bl	8001684 <_init>
 8001640:	2500      	movs	r5, #0
 8001642:	4e0a      	ldr	r6, [pc, #40]	; (800166c <__libc_init_array+0x40>)
 8001644:	4c0a      	ldr	r4, [pc, #40]	; (8001670 <__libc_init_array+0x44>)
 8001646:	1ba4      	subs	r4, r4, r6
 8001648:	10a4      	asrs	r4, r4, #2
 800164a:	42a5      	cmp	r5, r4
 800164c:	d105      	bne.n	800165a <__libc_init_array+0x2e>
 800164e:	bd70      	pop	{r4, r5, r6, pc}
 8001650:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001654:	4798      	blx	r3
 8001656:	3501      	adds	r5, #1
 8001658:	e7ee      	b.n	8001638 <__libc_init_array+0xc>
 800165a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800165e:	4798      	blx	r3
 8001660:	3501      	adds	r5, #1
 8001662:	e7f2      	b.n	800164a <__libc_init_array+0x1e>
 8001664:	080016b8 	.word	0x080016b8
 8001668:	080016b8 	.word	0x080016b8
 800166c:	080016b8 	.word	0x080016b8
 8001670:	080016bc 	.word	0x080016bc

08001674 <memset>:
 8001674:	4603      	mov	r3, r0
 8001676:	4402      	add	r2, r0
 8001678:	4293      	cmp	r3, r2
 800167a:	d100      	bne.n	800167e <memset+0xa>
 800167c:	4770      	bx	lr
 800167e:	f803 1b01 	strb.w	r1, [r3], #1
 8001682:	e7f9      	b.n	8001678 <memset+0x4>

08001684 <_init>:
 8001684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001686:	bf00      	nop
 8001688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800168a:	bc08      	pop	{r3}
 800168c:	469e      	mov	lr, r3
 800168e:	4770      	bx	lr

08001690 <_fini>:
 8001690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001692:	bf00      	nop
 8001694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001696:	bc08      	pop	{r3}
 8001698:	469e      	mov	lr, r3
 800169a:	4770      	bx	lr
