# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../10619348_RL_proj.srcs/sources_1/new/compare_and_codify.vhd" \
"../../../../10619348_RL_proj.srcs/sources_1/new/flipflop_td.vhd" \
"../../../../10619348_RL_proj.srcs/sources_1/new/fsm_counter.vhd" \
"../../../../10619348_RL_proj.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../10619348_RL_proj.srcs/sim_1/new/tb_project.vhd" \

# Do not sort compile order
nosort
