/* ----------------------------------------------------------------------------
 * Copyright (c) 2020-2030 chipsea Limited. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *   1. Redistributions of source code must retain the above copyright notice,
 *      this list of conditions and the following disclaimer.
 *   2. Redistributions in binary form must reproduce the above copyright notice,
 *      this list of conditions and the following disclaimer in the documentation
 *      and/or other materials provided with the distribution.
 *   3. Neither the name of chipseaelectronics nor the names of its contributors
 *      may be used to endorse or promote products derived from this software
 *      without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * -------------------------------------------------------------------------- */

/**
 * @file     common_reg.h
 * @brief    Register Common for chipsea CS92FXX
 * @date     21 July 2020
 * @author   chipsea
 *
 * @defgroup REGS REGS
 * @ingroup  REGS
 * @brief    Register Common for chipsea CS92FXX
 * @details  Register Common definations
 *
 * @version
 * Version 1.0
 *  - Initial release
 *
 * @{
 */

#ifndef __COMMON_REG_H
#define __COMMON_REG_H


/*******************************************************************************
 * INCLUDES
 */
#include <stdint.h>

#ifdef __cplusplus
extern "C"
{
#endif


/*******************************************************************************
 * MACROS
 */
#ifndef _I
#ifdef __cplusplus
    #define   __I     volatile             /*!< Defines 'read only' permissions */
#else
    #define   __I     volatile const       /*!< Defines 'read only' permissions */
#endif
#endif

#define     __O     volatile             /*!< Defines 'write only' permissions */
#define     __IO    volatile             /*!< Defines 'read / write' permissions */


/* peripheral capabilities define */
// USART1
#define CAP_USART_DMA_TX_POS                  (0U)
#define CAP_USART_DMA_TX_MASK                 (1U << 0)
#define CAP_USART_DMA_RX_POS                  (1U)
#define CAP_USART_DMA_RX_MASK                 (1U << 1)
#define CAP_USART_CTS_RTS_FLOW_CONTROL_POS    (2U)
#define CAP_USART_CTS_RTS_FLOW_CONTROL_MASK   (1U << 2)
#define CAP_USART_FIFO_LEVEL_POS              (24U)
#define CAP_USART_FIFO_LEVEL_MASK             (0xFFU << 24)

// SPI
#define CAP_SPI_MASTER_MODE_POS               (0U)
#define CAP_SPI_MASTER_MODE_MASK              (1U << 0)
#define CAP_SPI_SLAVE_MODE_POS                (1U)
#define CAP_SPI_SLAVE_MODE_MASK               (1U << 1)
#define CAP_SPI_GPDMA_TX_POS                  (2U)
#define CAP_SPI_GPDMA_TX_MASK                 (1U << 2)
#define CAP_SPI_GPDMA_RX_POS                  (3U)
#define CAP_SPI_GPDMA_RX_MASK                 (1U << 3)
#define CAP_SPI_FIFO_LEVEL_POS                (24U)
#define CAP_SPI_FIFO_LEVEL_MASK               (0xFFU << 24)

// I2C
#define CAP_I2C_MASTER_MODE_POS               (0U)
#define CAP_I2C_MASTER_MODE_MASK              (1U << 0)
#define CAP_I2C_SLAVE_MODE_POS                (1U)
#define CAP_I2C_SLAVE_MODE_MASK               (1U << 1)
#define CAP_I2C_DMA_TX_POS                    (2U)
#define CAP_I2C_DMA_TX_MASK                   (1U << 2)
#define CAP_I2C_DMA_RX_POS                    (3U)
#define CAP_I2C_DMA_RX_MASK                   (1U << 3)
#define CAP_I2C_FIFO_LEVEL_POS                (24U)
#define CAP_I2C_FIFO_LEVEL_MASK               (0xFFU << 24)

// GPIO
#define CAP_GPIO_PIN_NUM_MAX_POS              (8U)
#define CAP_GPIO_PIN_NUM_MAX_MASK             (0xFF << 8)
#define CAP_GPIO_PIN_NUM_MIN_POS              (0U)
#define CAP_GPIO_PIN_NUM_MIN_MASK             (0xFF << 0)

// TIM
#define CAP_TIM_CAPTURE_POS                   (0)
#define CAP_TIM_CAPTURE_MASK                  (1U << 0)
#define CAP_TIM_PWM_POS                       (1)
#define CAP_TIM_PWM_MASK                      (1U << 1)
#define CAP_TIM_BDT_POS                       (2)
#define CAP_TIM_BDT_MASK                      (1U << 2)
#define CAP_TIM_DMA_POS                       (3)
#define CAP_TIM_DMA_MASK                      (1U << 3)

// base address
#define CS_BUS_ROM_BASE                       0x00100000
#define CS_BUS_SRAM_BASE                      0x20000000
#define CS_BUS_SRAM_CODE_BASE                 0x00200000
#define CS_BUS_SF_CACHABLE_BASE               0x00400000
#define CS_BUS_SF_CACHABLE_BASE_1             0x00800000
#define CS_BUS_OTP_CACHABLE_BASE              0x00C00000
#define CS_BUS_SF_NONCACHABLE_BASE            0x50000000
#define CS_BUS_SF_NONCACHABLE_BASE_1          0x52000000
#define CS_BUS_OTP_NONCACHABLE_BASE           0x60000000
#define CS_BUS_EFUSE_NONCACHABLE_BASE         0x40002000 // @ref HS_EFUSE->READ_DATA
#define CS_BUS_EFUSE_FAKE_BASE                0x70000000 // only used for ISP
#define CS_BUS_SF_BASE                        CS_BUS_SF_CACHABLE_BASE
#define CS_BUS_SF_BASE_1                      CS_BUS_SF_CACHABLE_BASE_1
#define CS_BUS_OTP_BASE                       CS_BUS_OTP_CACHABLE_BASE
#define CS_BUS_BASE_MASK                      0xFFC00000
#define CS_BUS_OFFSET_MASK                    0x003FFFFF
#define CS_BUS_BASE(addr)                     ((addr) & CS_BUS_BASE_MASK)
#define CS_BUS_OFFSET(addr)                   ((addr) & CS_BUS_OFFSET_MASK)
#define CS_BUS_ROM_SIZE                       (16*1024)
#define CS_BUS_SRAM_SIZE                      (80*1024)
#define CS_BUS_OTP_SIZE                       (0*1024)


/*******************************************************************************
 * TYPEDEFS
 */


/*******************************************************************************
 * EXTERN VARIABLES
 */


/*******************************************************************************
 * EXTERN FUNCTIONS
 */


#ifdef __cplusplus
}
#endif

#endif  /* __COMMON_REG_H */


/** @} */

