// Seed: 524935106
module module_0 (
    id_1,
    id_2#(.id_3(-1)),
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout tri1 id_5;
  inout wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  always @(*);
  assign id_5 = -1;
  integer id_10;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire _id_8;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_1,
      id_5,
      id_5,
      id_6,
      id_10
  );
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : id_8] id_11;
  logic id_12, id_13;
  wire id_14;
endmodule
