#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9b98c1fe10 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7f9b98e1ab00_0 .var "clk", 0 0;
v0x7f9b98e1ab90_0 .var "reset", 0 0;
v0x7f9b98e1ac20_0 .var "uart_rx", 0 0;
S_0x7f9b98c378e0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7f9b98c1fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
L_0x7f9b98ca7f70 .functor NOT 1, v0x7f9b98e1ab90_0, C4<0>, C4<0>, C4<0>;
L_0x7f9b98ca8060 .functor NOT 1, v0x7f9b98e144d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9b98ca8150 .functor NOT 1, v0x7f9b98e14380_0, C4<0>, C4<0>, C4<0>;
v0x7f9b98e198f0_0 .net "CPUaddr", 15 0, L_0x7f9b98ca7e50;  1 drivers
v0x7f9b98e165d0_0 .net "CPUread", 15 0, L_0x7f9b98e1aeb0;  1 drivers
v0x7f9b98e199e0_0 .net "CPUwrite", 15 0, L_0x7f9b98ca7c70;  1 drivers
v0x7f9b98e19ab0_0 .net "RAMaddr", 15 0, L_0x7f9b98e1c070;  1 drivers
v0x7f9b98e19b80_0 .net "RAMbe", 1 0, v0x7f9b98e13ee0_0;  1 drivers
v0x7f9b98e19c90_0 .net "RAMread", 15 0, L_0x7f9b98ca7f00;  1 drivers
v0x7f9b98e19d60_0 .net "RAMwe", 0 0, v0x7f9b98e14080_0;  1 drivers
v0x7f9b98e19e30_0 .net "RAMwrite", 15 0, L_0x7f9b98e1b010;  1 drivers
v0x7f9b98e19f00_0 .net "UARTaddr", 2 0, L_0x7f9b98e1b1c0;  1 drivers
v0x7f9b98e1a010_0 .var "UARTce", 0 0;
v0x7f9b98e1a0a0_0 .net "UARTre", 0 0, v0x7f9b98e14380_0;  1 drivers
v0x7f9b98e1a130_0 .net "UARTread", 7 0, v0x7f9b98e19130_0;  1 drivers
v0x7f9b98e1a200_0 .net "UARTwe", 0 0, v0x7f9b98e144d0_0;  1 drivers
v0x7f9b98e1a290_0 .net "UARTwrite", 7 0, L_0x7f9b98e1b080;  1 drivers
v0x7f9b98e1a360_0 .net "be", 0 0, L_0x7f9b98ca71a0;  1 drivers
v0x7f9b98e1a3f0_0 .net "clock_50_b7a", 0 0, v0x7f9b98e1ab00_0;  1 drivers
v0x7f9b98e1a580_0 .net "not_UARTre", 0 0, L_0x7f9b98ca8150;  1 drivers
v0x7f9b98e1a710_0 .net "not_UARTwe", 0 0, L_0x7f9b98ca8060;  1 drivers
v0x7f9b98e1a7a0_0 .net "not_reset", 0 0, L_0x7f9b98ca7f70;  1 drivers
v0x7f9b98e1a830_0 .net "re", 0 0, v0x7f9b98e0e440_0;  1 drivers
v0x7f9b98e1a8c0_0 .net "reset", 0 0, v0x7f9b98e1ab90_0;  1 drivers
v0x7f9b98e1a950_0 .net "uart_rx", 0 0, v0x7f9b98e1ac20_0;  1 drivers
v0x7f9b98e1a9e0_0 .net "uart_tx", 0 0, v0x7f9b98e19500_0;  1 drivers
v0x7f9b98e1aa70_0 .net "we", 0 0, L_0x7f9b98ca7da0;  1 drivers
S_0x7f9b98c35e30 .scope module, "cpu" "cpu" 3 37, 4 2 0, S_0x7f9b98c378e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "clk"
L_0x7f9b98ca7730 .functor NOT 1, L_0x7f9b98ca77c0, C4<0>, C4<0>, C4<0>;
L_0x7f9b98ca78a0 .functor OR 1, v0x7f9b98e134b0_0, L_0x7f9b98ca7390, C4<0>, C4<0>;
L_0x7f9b98ca7950 .functor AND 1, L_0x7f9b98ca7730, L_0x7f9b98ca78a0, C4<1>, C4<1>;
L_0x7f9b98ca7aa0 .functor BUFZ 16, v0x7f9b98e0c320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9b98ca7b90 .functor BUFZ 16, v0x7f9b98e0c320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9b98ca7c70 .functor BUFZ 16, v0x7f9b98e0be10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9b98ca7da0 .functor BUFZ 1, L_0x7f9b98ca72a0, C4<0>, C4<0>, C4<0>;
L_0x7f9b98ca7e50 .functor BUFZ 16, v0x7f9b98e0b7b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9b98e11830_0 .net "ALUfunc", 2 0, L_0x7f9b98ca66a0;  1 drivers
v0x7f9b98e11920_0 .net "ALUout", 15 0, v0x7f9b98e0c320_0;  1 drivers
v0x7f9b98e119b0_0 .net "IRimm", 15 0, v0x7f9b98e0df70_0;  1 drivers
v0x7f9b98e11a40_0 .net "IRout", 15 0, v0x7f9b98e0b0f0_0;  1 drivers
v0x7f9b98e11b10_0 .net "MARin", 15 0, L_0x7f9b98ca7b90;  1 drivers
v0x7f9b98e11be0_0 .net "MARout", 15 0, v0x7f9b98e0b7b0_0;  1 drivers
v0x7f9b98e11c70_0 .var "MDRin", 15 0;
v0x7f9b98e11d20_0 .net "MDRout", 15 0, v0x7f9b98e0be10_0;  1 drivers
v0x7f9b98e11dd0_0 .net "RAMaddr", 15 0, L_0x7f9b98ca7e50;  alias, 1 drivers
v0x7f9b98e11ef0_0 .net "RAMin", 15 0, L_0x7f9b98ca7c70;  alias, 1 drivers
v0x7f9b98e11fa0_0 .net "RAMout", 15 0, L_0x7f9b98e1aeb0;  alias, 1 drivers
v0x7f9b98e12060_0 .net *"_s2", 0 0, L_0x7f9b98ca77c0;  1 drivers
v0x7f9b98e120f0_0 .net "be", 0 0, L_0x7f9b98ca71a0;  alias, 1 drivers
v0x7f9b98e12180_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e12210_0 .net "cond", 2 0, v0x7f9b98e0f6a0_0;  1 drivers
v0x7f9b98e122c0_0 .net "cond_chk", 0 0, L_0x7f9b98ca6540;  1 drivers
v0x7f9b98e12370_0 .net "hlt", 0 0, v0x7f9b98e0dd70_0;  1 drivers
v0x7f9b98e12520_0 .net "incr_pc", 0 0, L_0x7f9b98ca7390;  1 drivers
v0x7f9b98e125b0_0 .net "incr_pc_out", 0 0, L_0x7f9b98ca7950;  1 drivers
v0x7f9b98e12640_0 .net "incr_pc_temp", 0 0, L_0x7f9b98ca78a0;  1 drivers
v0x7f9b98e126d0_0 .net "ir_load", 0 0, L_0x7f9b98ca6bb0;  1 drivers
v0x7f9b98e12760_0 .net "loadneg", 0 0, L_0x7f9b98ca7730;  1 drivers
v0x7f9b98e127f0_0 .net "mar_load", 0 0, L_0x7f9b98ca6b00;  1 drivers
v0x7f9b98e128c0_0 .net "mdr_load", 0 0, L_0x7f9b98ca6e30;  1 drivers
v0x7f9b98e12990_0 .net "mdrs", 1 0, L_0x7f9b98ca5f90;  1 drivers
v0x7f9b98e12a20_0 .var "op0", 15 0;
v0x7f9b98e12ab0_0 .net "op0s", 1 0, L_0x7f9b98ca6250;  1 drivers
v0x7f9b98e12b40_0 .var "op1", 15 0;
v0x7f9b98e12bf0_0 .net "op1s", 1 0, L_0x7f9b98ca63f0;  1 drivers
v0x7f9b98e12ca0_0 .net "ram_load", 0 0, L_0x7f9b98ca72a0;  1 drivers
v0x7f9b98e12d50_0 .net "re", 0 0, v0x7f9b98e0e440_0;  alias, 1 drivers
v0x7f9b98e12e00_0 .net "reg_load", 0 0, L_0x7f9b98ca6a20;  1 drivers
v0x7f9b98e12ed0_0 .net "regr0", 15 0, v0x7f9b98e111c0_0;  1 drivers
v0x7f9b98e12400_0 .net "regr0s", 2 0, v0x7f9b98e0e4e0_0;  1 drivers
v0x7f9b98e13160_0 .net "regr1", 15 0, v0x7f9b98e112e0_0;  1 drivers
v0x7f9b98e131f0_0 .net "regr1s", 2 0, v0x7f9b98e0e590_0;  1 drivers
v0x7f9b98e132c0_0 .net "regw", 15 0, L_0x7f9b98ca7aa0;  1 drivers
v0x7f9b98e13350_0 .net "regws", 2 0, v0x7f9b98e0e640_0;  1 drivers
o0x10e6530c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b98e13420_0 .net "reset", 0 0, o0x10e6530c8;  0 drivers
v0x7f9b98e134b0_0 .var "skip", 0 0;
v0x7f9b98e13540_0 .net "state", 3 0, v0x7f9b98e10160_0;  1 drivers
v0x7f9b98e135d0_0 .net "we", 0 0, L_0x7f9b98ca7da0;  alias, 1 drivers
E_0x7f9b98c7f6b0/0 .event edge, v0x7f9b98e0e0c0_0, v0x7f9b98e0df70_0, v0x7f9b98e0af80_0, v0x7f9b98e0c320_0;
E_0x7f9b98c7f6b0/1 .event edge, v0x7f9b98e0e290_0, v0x7f9b98e111c0_0, v0x7f9b98e112e0_0, v0x7f9b98e0be10_0;
E_0x7f9b98c7f6b0/2 .event edge, v0x7f9b98e0e320_0, v0x7f9b98e0dcc0_0, v0x7f9b98e0f6a0_0;
E_0x7f9b98c7f6b0 .event/or E_0x7f9b98c7f6b0/0, E_0x7f9b98c7f6b0/1, E_0x7f9b98c7f6b0/2;
L_0x7f9b98ca77c0 .part v0x7f9b98e10160_0, 0, 1;
S_0x7f9b98c393a0 .scope module, "IR" "register" 4 76, 5 1 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f9b98c21e90_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e0af80_0 .net "in", 15 0, L_0x7f9b98e1aeb0;  alias, 1 drivers
v0x7f9b98e0b040_0 .net "load", 0 0, L_0x7f9b98ca6bb0;  alias, 1 drivers
v0x7f9b98e0b0f0_0 .var "out", 15 0;
v0x7f9b98e0b1a0_0 .net "reset", 0 0, o0x10e6530c8;  alias, 0 drivers
E_0x7f9b98c87700 .event negedge, v0x7f9b98c21e90_0;
S_0x7f9b98e0b300 .scope module, "MAR" "register_posedge" 4 68, 6 1 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f9b98e0b5c0_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e0b660_0 .net "in", 15 0, L_0x7f9b98ca7b90;  alias, 1 drivers
v0x7f9b98e0b700_0 .net "load", 0 0, L_0x7f9b98ca6b00;  alias, 1 drivers
v0x7f9b98e0b7b0_0 .var "out", 15 0;
v0x7f9b98e0b860_0 .net "reset", 0 0, o0x10e6530c8;  alias, 0 drivers
E_0x7f9b98e0b570 .event posedge, v0x7f9b98c21e90_0;
S_0x7f9b98e0b9a0 .scope module, "MDR" "register_posedge" 4 60, 6 1 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f9b98e0bbf0_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e0bcc0_0 .net "in", 15 0, v0x7f9b98e11c70_0;  1 drivers
v0x7f9b98e0bd60_0 .net "load", 0 0, L_0x7f9b98ca6e30;  alias, 1 drivers
v0x7f9b98e0be10_0 .var "out", 15 0;
v0x7f9b98e0beb0_0 .net "reset", 0 0, o0x10e6530c8;  alias, 0 drivers
S_0x7f9b98e0c020 .scope module, "alu" "alu" 4 112, 7 1 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7f9b98e0c260_0 .net "f", 2 0, L_0x7f9b98ca66a0;  alias, 1 drivers
v0x7f9b98e0c320_0 .var "out", 15 0;
v0x7f9b98e0c3d0_0 .net "x", 15 0, v0x7f9b98e12a20_0;  1 drivers
v0x7f9b98e0c490_0 .net "y", 15 0, v0x7f9b98e12b40_0;  1 drivers
E_0x7f9b98e0b4c0 .event edge, v0x7f9b98e0c260_0, v0x7f9b98e0c3d0_0, v0x7f9b98e0c490_0;
S_0x7f9b98e0c5a0 .scope module, "decoder" "decoder" 4 28, 8 4 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 1 "RE"
    .port_info 9 /OUTPUT 3 "REGR0S"
    .port_info 10 /OUTPUT 3 "REGR1S"
    .port_info 11 /OUTPUT 3 "REGWS"
    .port_info 12 /OUTPUT 2 "OP0S"
    .port_info 13 /OUTPUT 2 "OP1S"
    .port_info 14 /OUTPUT 16 "IRimm"
    .port_info 15 /OUTPUT 2 "MDRS"
    .port_info 16 /OUTPUT 3 "ALUfunc"
    .port_info 17 /OUTPUT 1 "COND_CHK"
    .port_info 18 /OUTPUT 3 "cond"
    .port_info 19 /OUTPUT 4 "state"
    .port_info 20 /INPUT 1 "reset"
    .port_info 21 /OUTPUT 1 "HLT"
    .port_info 22 /INPUT 1 "clk"
P_0x7f9b99800000 .param/l "ARG0" 0 8 51, +C4<00000000000000000000000000001000>;
P_0x7f9b99800040 .param/l "ARG1" 0 8 51, +C4<00000000000000000000000000001001>;
P_0x7f9b99800080 .param/l "DECODE" 0 8 50, C4<0011>;
P_0x7f9b998000c0 .param/l "DECODEM" 0 8 50, C4<0100>;
P_0x7f9b99800100 .param/l "EXEC" 0 8 50, C4<0111>;
P_0x7f9b99800140 .param/l "EXECM" 0 8 50, C4<1000>;
P_0x7f9b99800180 .param/l "FETCH" 0 8 50, C4<0001>;
P_0x7f9b998001c0 .param/l "FETCHM" 0 8 50, C4<0010>;
P_0x7f9b99800200 .param/l "IMM10" 0 8 52, +C4<00000000000000000000000000000001>;
P_0x7f9b99800240 .param/l "IMM13" 0 8 52, +C4<00000000000000000000000000000010>;
P_0x7f9b99800280 .param/l "IMM7" 0 8 52, +C4<00000000000000000000000000000000>;
P_0x7f9b998002c0 .param/l "IMM7U" 0 8 52, +C4<00000000000000000000000000000100>;
P_0x7f9b99800300 .param/l "IMMIR" 0 8 52, +C4<00000000000000000000000000000011>;
P_0x7f9b99800340 .param/l "READ" 0 8 50, C4<0101>;
P_0x7f9b99800380 .param/l "READM" 0 8 50, C4<0110>;
P_0x7f9b998003c0 .param/l "TGT" 0 8 51, +C4<00000000000000000000000000001010>;
P_0x7f9b99800400 .param/l "TGT2" 0 8 51, +C4<00000000000000000000000000001011>;
L_0x7f9b98ca68b0 .functor NOT 1, L_0x7f9b98ca6940, C4<0>, C4<0>, C4<0>;
L_0x7f9b98ca6b00 .functor AND 1, L_0x7f9b98ca6490, L_0x7f9b98ca67e0, C4<1>, C4<1>;
L_0x7f9b98ca6bb0 .functor AND 1, L_0x7f9b98ca68b0, L_0x7f9b98ca6c60, C4<1>, C4<1>;
L_0x7f9b98ca6e30 .functor AND 1, L_0x7f9b98ca6490, L_0x7f9b98ca6ec0, C4<1>, C4<1>;
L_0x7f9b98ca6a20 .functor AND 1, L_0x7f9b98ca68b0, L_0x7f9b98ca62f0, C4<1>, C4<1>;
L_0x7f9b98ca72a0 .functor AND 1, L_0x7f9b98ca68b0, L_0x7f9b98ca6d40, C4<1>, C4<1>;
L_0x7f9b98ca7390 .functor AND 1, L_0x7f9b98ca68b0, L_0x7f9b98ca7460, C4<1>, C4<1>;
L_0x7f9b98ca71a0 .functor AND 1, L_0x7f9b98ca68b0, L_0x7f9b98ca7650, C4<1>, C4<1>;
v0x7f9b98e0db80_0 .net "ALUfunc", 2 0, L_0x7f9b98ca66a0;  alias, 1 drivers
v0x7f9b98e0dc30_0 .net "BE", 0 0, L_0x7f9b98ca71a0;  alias, 1 drivers
v0x7f9b98e0dcc0_0 .net "COND_CHK", 0 0, L_0x7f9b98ca6540;  alias, 1 drivers
v0x7f9b98e0dd70_0 .var "HLT", 0 0;
v0x7f9b98e0de00_0 .net "INCR_PC", 0 0, L_0x7f9b98ca7390;  alias, 1 drivers
v0x7f9b98e0dee0_0 .net "IR_LOAD", 0 0, L_0x7f9b98ca6bb0;  alias, 1 drivers
v0x7f9b98e0df70_0 .var "IRimm", 15 0;
v0x7f9b98e0e010_0 .net "MAR_LOAD", 0 0, L_0x7f9b98ca6b00;  alias, 1 drivers
v0x7f9b98e0e0c0_0 .net "MDRS", 1 0, L_0x7f9b98ca5f90;  alias, 1 drivers
v0x7f9b98e0e1e0_0 .net "MDR_LOAD", 0 0, L_0x7f9b98ca6e30;  alias, 1 drivers
v0x7f9b98e0e290_0 .net "OP0S", 1 0, L_0x7f9b98ca6250;  alias, 1 drivers
v0x7f9b98e0e320_0 .net "OP1S", 1 0, L_0x7f9b98ca63f0;  alias, 1 drivers
v0x7f9b98e0e3b0_0 .net "RAM_LOAD", 0 0, L_0x7f9b98ca72a0;  alias, 1 drivers
v0x7f9b98e0e440_0 .var "RE", 0 0;
v0x7f9b98e0e4e0_0 .var "REGR0S", 2 0;
v0x7f9b98e0e590_0 .var "REGR1S", 2 0;
v0x7f9b98e0e640_0 .var "REGWS", 2 0;
v0x7f9b98e0e7f0_0 .net "REG_LOAD", 0 0, L_0x7f9b98ca6a20;  alias, 1 drivers
v0x7f9b98e0e890_0 .var "ROMaddr", 7 0;
v0x7f9b98e0e950_0 .net "ROMread", 39 0, L_0x7f9b98c41240;  1 drivers
v0x7f9b98e0e9e0_0 .net *"_s0", 2 0, L_0x7f9b98e1c1b0;  1 drivers
v0x7f9b98e0ea70_0 .net *"_s13", 6 0, L_0x7f9b98c03620;  1 drivers
L_0x10e685170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e0eb00_0 .net *"_s17", 0 0, L_0x10e685170;  1 drivers
L_0x10e6850e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e0eb90_0 .net *"_s3", 0 0, L_0x10e6850e0;  1 drivers
v0x7f9b98e0ec30_0 .net *"_s39", 2 0, L_0x7f9b98ca6030;  1 drivers
L_0x10e6851b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e0ece0_0 .net *"_s43", 0 0, L_0x10e6851b8;  1 drivers
v0x7f9b98e0ed90_0 .net *"_s60", 0 0, L_0x7f9b98ca6940;  1 drivers
v0x7f9b98e0ee40_0 .net *"_s63", 0 0, L_0x7f9b98ca67e0;  1 drivers
v0x7f9b98e0eef0_0 .net *"_s66", 0 0, L_0x7f9b98ca6c60;  1 drivers
v0x7f9b98e0efa0_0 .net *"_s69", 0 0, L_0x7f9b98ca6ec0;  1 drivers
v0x7f9b98e0f050_0 .net *"_s72", 0 0, L_0x7f9b98ca62f0;  1 drivers
v0x7f9b98e0f100_0 .net *"_s75", 0 0, L_0x7f9b98ca6d40;  1 drivers
v0x7f9b98e0f1b0_0 .net *"_s78", 0 0, L_0x7f9b98ca7460;  1 drivers
v0x7f9b98e0e6f0_0 .net *"_s81", 0 0, L_0x7f9b98ca7650;  1 drivers
v0x7f9b98e0f440_0 .net "arg0", 2 0, L_0x7f9b98c4c930;  1 drivers
v0x7f9b98e0f4d0_0 .net "arg1", 2 0, L_0x7f9b98c53230;  1 drivers
v0x7f9b98e0f570_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e0f600_0 .net "codetype", 0 0, L_0x7f9b98c41330;  1 drivers
v0x7f9b98e0f6a0_0 .var "cond", 2 0;
v0x7f9b98e0f750_0 .net "condtype", 1 0, L_0x7f9b98ca6170;  1 drivers
v0x7f9b98e0f800_0 .net "imm10", 9 0, L_0x7f9b98c4ea20;  1 drivers
v0x7f9b98e0f8b0_0 .net "imm13", 12 0, L_0x7f9b98c4c790;  1 drivers
v0x7f9b98e0f960_0 .net "imm7", 7 0, L_0x7f9b98c4e8c0;  1 drivers
v0x7f9b98e0fa10_0 .var "immir", 15 0;
v0x7f9b98e0fac0_0 .net "imms", 3 0, L_0x7f9b98ca60d0;  1 drivers
v0x7f9b98e0fb70_0 .net "instr", 15 0, v0x7f9b98e0b0f0_0;  alias, 1 drivers
v0x7f9b98e0fc30_0 .net "loadneg", 0 0, L_0x7f9b98ca68b0;  1 drivers
v0x7f9b98e0fcc0_0 .net "loadpos", 0 0, L_0x7f9b98ca6490;  1 drivers
v0x7f9b98e0fd60_0 .net "next_state", 3 0, L_0x7f9b98e1c290;  1 drivers
v0x7f9b98e0fe10_0 .var "opcode", 5 0;
v0x7f9b98e0fec0_0 .net "opcodelong", 5 0, L_0x7f9b98c03460;  1 drivers
v0x7f9b98e0ff70_0 .net "opcodeshort", 1 0, L_0x7f9b98c03580;  1 drivers
v0x7f9b98e10020_0 .net "reset", 0 0, o0x10e6530c8;  alias, 0 drivers
v0x7f9b98e100b0_0 .net "skipstate", 1 0, L_0x7f9b98ca6740;  1 drivers
v0x7f9b98e10160_0 .var "state", 3 0;
v0x7f9b98e10210_0 .net "tgt", 2 0, L_0x7f9b98c532d0;  1 drivers
v0x7f9b98e102c0_0 .net "tgt2", 1 0, L_0x7f9b98c53370;  1 drivers
v0x7f9b98e10370_0 .net "xregr0s", 3 0, L_0x7f9b98ca5d30;  1 drivers
v0x7f9b98e10420_0 .net "xregr1s", 3 0, L_0x7f9b98ca5dd0;  1 drivers
v0x7f9b98e104d0_0 .net "xregws", 3 0, L_0x7f9b98ca5ef0;  1 drivers
E_0x7f9b98e0d0c0/0 .event edge, v0x7f9b98e0f600_0, v0x7f9b98e0ff70_0, v0x7f9b98e0fec0_0, v0x7f9b98e0fe10_0;
E_0x7f9b98e0d0c0/1 .event edge, v0x7f9b98e0e7f0_0, v0x7f9b98e10160_0, v0x7f9b98e10370_0, v0x7f9b98e0f440_0;
E_0x7f9b98e0d0c0/2 .event edge, v0x7f9b98e0f4d0_0, v0x7f9b98e10210_0, v0x7f9b98e102c0_0, v0x7f9b98e10420_0;
E_0x7f9b98e0d0c0/3 .event edge, v0x7f9b98e104d0_0, v0x7f9b98e0fac0_0, v0x7f9b98e0f960_0, v0x7f9b98e0f800_0;
E_0x7f9b98e0d0c0/4 .event edge, v0x7f9b98e0f8b0_0, v0x7f9b98e0fa10_0, v0x7f9b98e0f750_0;
E_0x7f9b98e0d0c0 .event/or E_0x7f9b98e0d0c0/0, E_0x7f9b98e0d0c0/1, E_0x7f9b98e0d0c0/2, E_0x7f9b98e0d0c0/3, E_0x7f9b98e0d0c0/4;
L_0x7f9b98e1c1b0 .concat [ 2 1 0 0], L_0x7f9b98ca6740, L_0x10e6850e0;
L_0x7f9b98e1c290 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7f9b98e10160_0, L_0x7f9b98e1c1b0 (v0x7f9b98e0d4a0_0, v0x7f9b98e0d400_0) v0x7f9b98e0d340_0 S_0x7f9b98e0d190;
L_0x7f9b98c41330 .part v0x7f9b98e0b0f0_0, 15, 1;
L_0x7f9b98c03460 .part v0x7f9b98e0b0f0_0, 9, 6;
L_0x7f9b98c03580 .part v0x7f9b98e0b0f0_0, 13, 2;
L_0x7f9b98c03620 .part v0x7f9b98e0b0f0_0, 2, 7;
L_0x7f9b98c4e8c0 .concat [ 7 1 0 0], L_0x7f9b98c03620, L_0x10e685170;
L_0x7f9b98c4ea20 .part v0x7f9b98e0b0f0_0, 3, 10;
L_0x7f9b98c4c790 .part v0x7f9b98e0b0f0_0, 0, 13;
L_0x7f9b98c4c930 .part v0x7f9b98e0b0f0_0, 6, 3;
L_0x7f9b98c53230 .part v0x7f9b98e0b0f0_0, 3, 3;
L_0x7f9b98c532d0 .part v0x7f9b98e0b0f0_0, 0, 3;
L_0x7f9b98c53370 .part v0x7f9b98e0b0f0_0, 0, 2;
L_0x7f9b98ca5d30 .part L_0x7f9b98c41240, 28, 4;
L_0x7f9b98ca5dd0 .part L_0x7f9b98c41240, 24, 4;
L_0x7f9b98ca5ef0 .part L_0x7f9b98c41240, 20, 4;
L_0x7f9b98ca5f90 .part L_0x7f9b98c41240, 18, 2;
L_0x7f9b98ca6030 .part L_0x7f9b98c41240, 15, 3;
L_0x7f9b98ca60d0 .concat [ 3 1 0 0], L_0x7f9b98ca6030, L_0x10e6851b8;
L_0x7f9b98ca6250 .part L_0x7f9b98c41240, 13, 2;
L_0x7f9b98ca63f0 .part L_0x7f9b98c41240, 11, 2;
L_0x7f9b98ca6170 .part L_0x7f9b98c41240, 9, 2;
L_0x7f9b98ca6540 .part L_0x7f9b98c41240, 8, 1;
L_0x7f9b98ca66a0 .part L_0x7f9b98c41240, 5, 3;
L_0x7f9b98ca6740 .part L_0x7f9b98c41240, 3, 2;
L_0x7f9b98ca6490 .part v0x7f9b98e10160_0, 0, 1;
L_0x7f9b98ca6940 .part v0x7f9b98e10160_0, 0, 1;
L_0x7f9b98ca67e0 .part L_0x7f9b98c41240, 39, 1;
L_0x7f9b98ca6c60 .part L_0x7f9b98c41240, 38, 1;
L_0x7f9b98ca6ec0 .part L_0x7f9b98c41240, 37, 1;
L_0x7f9b98ca62f0 .part L_0x7f9b98c41240, 36, 1;
L_0x7f9b98ca6d40 .part L_0x7f9b98c41240, 35, 1;
L_0x7f9b98ca7460 .part L_0x7f9b98c41240, 34, 1;
L_0x7f9b98ca7650 .part L_0x7f9b98c41240, 32, 1;
S_0x7f9b98e0d190 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7f9b98e0c5a0;
 .timescale 0 0;
v0x7f9b98e0d340_0 .var "fsm_function", 3 0;
v0x7f9b98e0d400_0 .var "skipstate", 2 0;
v0x7f9b98e0d4a0_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7f9b98e0d4a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7f9b98e0d400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f9b98e0d400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f9b98e0d400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9b98e0d340_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7f9b98e0d530 .scope module, "micro" "rom" 8 90, 9 7 0, S_0x7f9b98e0c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7f9b98c41240 .functor BUFZ 40, L_0x7f9b98e1c3d0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7f9b98e0d6e0_0 .net *"_s0", 39 0, L_0x7f9b98e1c3d0;  1 drivers
v0x7f9b98e0d7a0_0 .net *"_s2", 8 0, L_0x7f9b98c08230;  1 drivers
L_0x10e685128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e0d850_0 .net *"_s5", 0 0, L_0x10e685128;  1 drivers
v0x7f9b98e0d910_0 .net "address", 7 0, v0x7f9b98e0e890_0;  1 drivers
v0x7f9b98e0d9c0_0 .net "data", 39 0, L_0x7f9b98c41240;  alias, 1 drivers
v0x7f9b98e0dab0 .array "mem", 191 0, 39 0;
L_0x7f9b98e1c3d0 .array/port v0x7f9b98e0dab0, L_0x7f9b98c08230;
L_0x7f9b98c08230 .concat [ 8 1 0 0], v0x7f9b98e0e890_0, L_0x10e685128;
S_0x7f9b98e107b0 .scope module, "regfile" "regfile2" 4 95, 10 4 0, S_0x7f9b98c35e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "incr_pc"
    .port_info 8 /INPUT 1 "reset"
    .port_info 9 /INPUT 1 "clk"
v0x7f9b98e10b30_0 .var "R1", 15 0;
v0x7f9b98e10bf0_0 .var "R2", 15 0;
v0x7f9b98e0cde0_0 .var "R3", 15 0;
v0x7f9b98e10ca0_0 .var "R4", 15 0;
v0x7f9b98e10d50_0 .var "R5", 15 0;
v0x7f9b98e10e40_0 .var "R6", 15 0;
v0x7f9b98e10ef0_0 .var "R7", 15 0;
v0x7f9b98e10fa0_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e110b0_0 .net "incr_pc", 0 0, L_0x7f9b98ca7950;  alias, 1 drivers
v0x7f9b98e111c0_0 .var "regr0", 15 0;
v0x7f9b98e11250_0 .net "regr0s", 2 0, v0x7f9b98e0e4e0_0;  alias, 1 drivers
v0x7f9b98e112e0_0 .var "regr1", 15 0;
v0x7f9b98e11370_0 .net "regr1s", 2 0, v0x7f9b98e0e590_0;  alias, 1 drivers
v0x7f9b98e11400_0 .net "regw", 15 0, L_0x7f9b98ca7aa0;  alias, 1 drivers
v0x7f9b98e114a0_0 .net "regws", 2 0, v0x7f9b98e0e640_0;  alias, 1 drivers
v0x7f9b98e11560_0 .net "reset", 0 0, o0x10e6530c8;  alias, 0 drivers
v0x7f9b98e11670_0 .net "we", 0 0, L_0x7f9b98ca6a20;  alias, 1 drivers
E_0x7f9b98e10aa0/0 .event edge, v0x7f9b98e0e4e0_0, v0x7f9b98e10b30_0, v0x7f9b98e10bf0_0, v0x7f9b98e0cde0_0;
E_0x7f9b98e10aa0/1 .event edge, v0x7f9b98e10ca0_0, v0x7f9b98e10d50_0, v0x7f9b98e10e40_0, v0x7f9b98e10ef0_0;
E_0x7f9b98e10aa0/2 .event edge, v0x7f9b98e0e590_0;
E_0x7f9b98e10aa0 .event/or E_0x7f9b98e10aa0/0, E_0x7f9b98e10aa0/1, E_0x7f9b98e10aa0/2;
S_0x7f9b98e13700 .scope module, "mem_io" "memory_io" 3 17, 11 3 0, S_0x7f9b98c378e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
P_0x7f9b98e138c0 .param/l "UARTbase" 0 11 44, C4<0000111111110000>;
L_0x7f9b98e1b010 .functor BUFZ 16, v0x7f9b98e15990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9b98e13c30_0 .net "CPUaddr", 15 0, L_0x7f9b98ca7e50;  alias, 1 drivers
v0x7f9b98e13d00_0 .net "CPUread", 15 0, L_0x7f9b98e1aeb0;  alias, 1 drivers
v0x7f9b98e13d90_0 .net "CPUwrite", 15 0, L_0x7f9b98ca7c70;  alias, 1 drivers
v0x7f9b98e13e40_0 .net "RAMaddr", 15 0, L_0x7f9b98e1c070;  alias, 1 drivers
v0x7f9b98e13ee0_0 .var "RAMbe", 1 0;
v0x7f9b98e13fd0_0 .net "RAMread", 15 0, L_0x7f9b98ca7f00;  alias, 1 drivers
v0x7f9b98e14080_0 .var "RAMwe", 0 0;
v0x7f9b98e14120_0 .net "RAMwrite", 15 0, L_0x7f9b98e1b010;  alias, 1 drivers
v0x7f9b98e141d0_0 .net "UARTaddr", 2 0, L_0x7f9b98e1b1c0;  alias, 1 drivers
v0x7f9b98e142e0_0 .var "UARTce", 0 0;
v0x7f9b98e14380_0 .var "UARTre", 0 0;
v0x7f9b98e14420_0 .net "UARTread", 7 0, v0x7f9b98e19130_0;  alias, 1 drivers
v0x7f9b98e144d0_0 .var "UARTwe", 0 0;
v0x7f9b98e14570_0 .net "UARTwrite", 7 0, L_0x7f9b98e1b080;  alias, 1 drivers
L_0x10e685008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e14620_0 .net/2u *"_s0", 15 0, L_0x10e685008;  1 drivers
v0x7f9b98e146d0_0 .net *"_s17", 0 0, L_0x7f9b98e1b120;  1 drivers
v0x7f9b98e14780_0 .net *"_s2", 0 0, L_0x7f9b98e1acb0;  1 drivers
v0x7f9b98e14910_0 .net *"_s21", 0 0, L_0x7f9b98e1b290;  1 drivers
v0x7f9b98e149a0_0 .net *"_s25", 0 0, L_0x7f9b98e1b330;  1 drivers
v0x7f9b98e14a40_0 .net *"_s29", 0 0, L_0x7f9b98e1b410;  1 drivers
v0x7f9b98e14af0_0 .net *"_s33", 0 0, L_0x7f9b98e1b4b0;  1 drivers
v0x7f9b98e14ba0_0 .net *"_s37", 0 0, L_0x7f9b98e1b6a0;  1 drivers
v0x7f9b98e14c50_0 .net *"_s4", 15 0, L_0x7f9b98e1ad90;  1 drivers
v0x7f9b98e14d00_0 .net *"_s41", 0 0, L_0x7f9b98e1b740;  1 drivers
v0x7f9b98e14db0_0 .net *"_s45", 0 0, L_0x7f9b98e1b7e0;  1 drivers
v0x7f9b98e14e60_0 .net *"_s49", 0 0, L_0x7f9b98e1b880;  1 drivers
v0x7f9b98e14f10_0 .net *"_s53", 0 0, L_0x7f9b98e1b990;  1 drivers
v0x7f9b98e14fc0_0 .net *"_s57", 0 0, L_0x7f9b98e1ba30;  1 drivers
v0x7f9b98e15070_0 .net *"_s61", 0 0, L_0x7f9b98e1bb50;  1 drivers
v0x7f9b98e15120_0 .net *"_s65", 0 0, L_0x7f9b98e1bbf0;  1 drivers
v0x7f9b98e151d0_0 .net *"_s69", 0 0, L_0x7f9b98e1be90;  1 drivers
L_0x10e685050 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e15280_0 .net *"_s7", 7 0, L_0x10e685050;  1 drivers
v0x7f9b98e15330_0 .net *"_s73", 0 0, L_0x7f9b98e1bf30;  1 drivers
L_0x10e685098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e14830_0 .net/2s *"_s77", 0 0, L_0x10e685098;  1 drivers
v0x7f9b98e155c0_0 .net *"_s82", 0 0, L_0x7f9b98c08190;  1 drivers
v0x7f9b98e15650_0 .net *"_s86", 0 0, L_0x7f9b98e1bfd0;  1 drivers
v0x7f9b98e156f0_0 .net *"_s91", 0 0, L_0x7f9b98e1c110;  1 drivers
v0x7f9b98e157a0_0 .net "be", 0 0, L_0x7f9b98ca71a0;  alias, 1 drivers
v0x7f9b98e15870_0 .var "data", 15 0;
v0x7f9b98e15900_0 .net "re", 0 0, v0x7f9b98e0e440_0;  alias, 1 drivers
v0x7f9b98e15990_0 .var "wdata", 15 0;
v0x7f9b98e15a20_0 .net "we", 0 0, L_0x7f9b98ca7da0;  alias, 1 drivers
E_0x7f9b98e13bc0/0 .event edge, v0x7f9b98e135d0_0, v0x7f9b98e11dd0_0, v0x7f9b98e0e440_0, v0x7f9b98e11ef0_0;
E_0x7f9b98e13bc0/1 .event edge, v0x7f9b98e13fd0_0, v0x7f9b98e0dc30_0;
E_0x7f9b98e13bc0 .event/or E_0x7f9b98e13bc0/0, E_0x7f9b98e13bc0/1;
L_0x7f9b98e1acb0 .cmp/gt 16, L_0x10e685008, L_0x7f9b98ca7e50;
L_0x7f9b98e1ad90 .concat [ 8 8 0 0], v0x7f9b98e19130_0, L_0x10e685050;
L_0x7f9b98e1aeb0 .functor MUXZ 16, L_0x7f9b98e1ad90, v0x7f9b98e15870_0, L_0x7f9b98e1acb0, C4<>;
L_0x7f9b98e1b080 .part L_0x7f9b98ca7c70, 0, 8;
L_0x7f9b98e1b120 .part L_0x7f9b98ca7e50, 1, 1;
L_0x7f9b98e1b290 .part L_0x7f9b98ca7e50, 2, 1;
L_0x7f9b98e1b330 .part L_0x7f9b98ca7e50, 3, 1;
L_0x7f9b98e1b410 .part L_0x7f9b98ca7e50, 4, 1;
L_0x7f9b98e1b4b0 .part L_0x7f9b98ca7e50, 5, 1;
L_0x7f9b98e1b6a0 .part L_0x7f9b98ca7e50, 6, 1;
L_0x7f9b98e1b740 .part L_0x7f9b98ca7e50, 7, 1;
L_0x7f9b98e1b7e0 .part L_0x7f9b98ca7e50, 8, 1;
L_0x7f9b98e1b880 .part L_0x7f9b98ca7e50, 9, 1;
L_0x7f9b98e1b990 .part L_0x7f9b98ca7e50, 10, 1;
L_0x7f9b98e1ba30 .part L_0x7f9b98ca7e50, 11, 1;
L_0x7f9b98e1bb50 .part L_0x7f9b98ca7e50, 12, 1;
L_0x7f9b98e1bbf0 .part L_0x7f9b98ca7e50, 13, 1;
L_0x7f9b98e1be90 .part L_0x7f9b98ca7e50, 14, 1;
L_0x7f9b98e1bf30 .part L_0x7f9b98ca7e50, 15, 1;
LS_0x7f9b98e1c070_0_0 .concat8 [ 1 1 1 1], L_0x7f9b98e1b120, L_0x7f9b98e1b290, L_0x7f9b98e1b330, L_0x7f9b98e1b410;
LS_0x7f9b98e1c070_0_4 .concat8 [ 1 1 1 1], L_0x7f9b98e1b4b0, L_0x7f9b98e1b6a0, L_0x7f9b98e1b740, L_0x7f9b98e1b7e0;
LS_0x7f9b98e1c070_0_8 .concat8 [ 1 1 1 1], L_0x7f9b98e1b880, L_0x7f9b98e1b990, L_0x7f9b98e1ba30, L_0x7f9b98e1bb50;
LS_0x7f9b98e1c070_0_12 .concat8 [ 1 1 1 1], L_0x7f9b98e1bbf0, L_0x7f9b98e1be90, L_0x7f9b98e1bf30, L_0x10e685098;
L_0x7f9b98e1c070 .concat8 [ 4 4 4 4], LS_0x7f9b98e1c070_0_0, LS_0x7f9b98e1c070_0_4, LS_0x7f9b98e1c070_0_8, LS_0x7f9b98e1c070_0_12;
L_0x7f9b98c08190 .part L_0x7f9b98ca7e50, 0, 1;
L_0x7f9b98e1bfd0 .part L_0x7f9b98ca7e50, 1, 1;
L_0x7f9b98e1b1c0 .concat8 [ 1 1 1 0], L_0x7f9b98c08190, L_0x7f9b98e1bfd0, L_0x7f9b98e1c110;
L_0x7f9b98e1c110 .part L_0x7f9b98ca7e50, 2, 1;
S_0x7f9b98e15c20 .scope module, "ram" "ram" 3 47, 12 1 0, S_0x7f9b98c378e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7f9b98ca7f00 .functor BUFZ 16, v0x7f9b98e16260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9b98e15e80_0 .net "address", 15 0, L_0x7f9b98e1c070;  alias, 1 drivers
v0x7f9b98e15f10_0 .net "be", 1 0, v0x7f9b98e13ee0_0;  alias, 1 drivers
v0x7f9b98e15fa0_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e16050_0 .net "data_in", 15 0, L_0x7f9b98e1b010;  alias, 1 drivers
v0x7f9b98e16100_0 .net "data_out", 15 0, L_0x7f9b98ca7f00;  alias, 1 drivers
v0x7f9b98e161d0 .array "memory", 255 0, 15 0;
v0x7f9b98e16260_0 .var "temp", 15 0;
v0x7f9b98e162f0_0 .net "we", 0 0, v0x7f9b98e14080_0;  alias, 1 drivers
S_0x7f9b98e16420 .scope module, "uart" "t16450" 3 64, 13 26 0, S_0x7f9b98c378e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7f9b98e170d0_0 .var "Bit_Phase", 3 0;
v0x7f9b98e17190_0 .var "Brk_Cnt", 3 0;
v0x7f9b98e17240_0 .var "DLL", 7 0;
v0x7f9b98e17300_0 .var "DLM", 7 0;
v0x7f9b98e173b0_0 .var "DM0", 7 0;
v0x7f9b98e174a0_0 .var "DM1", 7 0;
v0x7f9b98e17550_0 .var "IER", 7 0;
v0x7f9b98e17600_0 .var "IIR", 7 0;
v0x7f9b98e176b0_0 .var "LCR", 7 0;
v0x7f9b98e177c0_0 .var "LSR", 7 0;
v0x7f9b98e17870_0 .var "MCR", 7 0;
v0x7f9b98e17920_0 .var "MSR", 7 0;
v0x7f9b98e179d0_0 .var "MSR_In", 3 0;
v0x7f9b98e17a80_0 .var "RBR", 7 0;
v0x7f9b98e17b30_0 .var "RXD", 0 0;
v0x7f9b98e17bd0_0 .var "RX_Bit_Cnt", 3 0;
v0x7f9b98e17c80_0 .var "RX_Filtered", 0 0;
v0x7f9b98e17e10_0 .var "RX_Parity", 0 0;
v0x7f9b98e17ea0_0 .var "RX_ShiftReg", 7 0;
v0x7f9b98e17f30_0 .var "SCR", 7 0;
v0x7f9b98e17fe0_0 .var "THR", 7 0;
v0x7f9b98e18090_0 .var "TXD", 0 0;
v0x7f9b98e18130_0 .var "TX_Bit_Cnt", 3 0;
v0x7f9b98e181e0_0 .var "TX_Next_Is_Stop", 0 0;
v0x7f9b98e18280_0 .var "TX_Parity", 0 0;
v0x7f9b98e18320_0 .var "TX_ShiftReg", 7 0;
v0x7f9b98e183d0_0 .var "TX_Stop_Bit", 0 0;
v0x7f9b98e18470_0 .var "TX_Tick", 0 0;
v0x7f9b98e18510_0 .var/2u *"_s10", 2 0; Local signal
v0x7f9b98e185c0_0 .var/2u *"_s11", 2 0; Local signal
v0x7f9b98e18670_0 .var/2u *"_s6", 4 0; Local signal
v0x7f9b98e18720_0 .var/2u *"_s7", 2 0; Local signal
v0x7f9b98e187d0_0 .var/2u *"_s8", 2 0; Local signal
v0x7f9b98e17d30_0 .var/2u *"_s9", 2 0; Local signal
v0x7f9b98e18a60_0 .net "addr", 2 0, L_0x7f9b98e1b1c0;  alias, 1 drivers
v0x7f9b98e18af0_0 .var "baudout", 0 0;
v0x7f9b98e18b80_0 .net "clk", 0 0, v0x7f9b98e1ab00_0;  alias, 1 drivers
v0x7f9b98e18c10_0 .net "cs_n", 0 0, v0x7f9b98e1a010_0;  1 drivers
o0x10e655fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b98e18ca0_0 .net "cts_n", 0 0, o0x10e655fa8;  0 drivers
o0x10e655fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b98e18d30_0 .net "dcd_n", 0 0, o0x10e655fd8;  0 drivers
o0x10e656008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b98e18dc0_0 .net "dsr_n", 0 0, o0x10e656008;  0 drivers
v0x7f9b98e18e50_0 .var "dtr_n", 0 0;
v0x7f9b98e18ee0_0 .var "intr", 0 0;
v0x7f9b98e18f70_0 .var "out1_n", 0 0;
v0x7f9b98e19000_0 .var "out2_n", 0 0;
L_0x10e685200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9b98e19090_0 .net "rclk", 0 0, L_0x10e685200;  1 drivers
v0x7f9b98e19130_0 .var "rd_data", 7 0;
v0x7f9b98e191f0_0 .net "rd_n", 0 0, L_0x7f9b98ca8150;  alias, 1 drivers
v0x7f9b98e19280_0 .net "reset_n", 0 0, L_0x7f9b98ca7f70;  alias, 1 drivers
o0x10e656188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9b98e19320_0 .net "ri_n", 0 0, o0x10e656188;  0 drivers
v0x7f9b98e193c0_0 .var "rts_n", 0 0;
v0x7f9b98e19460_0 .net "sin", 0 0, v0x7f9b98e1ac20_0;  alias, 1 drivers
v0x7f9b98e19500_0 .var "sout", 0 0;
v0x7f9b98e195a0_0 .net "wr_data", 7 0, L_0x7f9b98e1b080;  alias, 1 drivers
v0x7f9b98e19660_0 .net "wr_n", 0 0, L_0x7f9b98ca8060;  alias, 1 drivers
E_0x7f9b98e13990 .event edge, v0x7f9b98e17550_0, v0x7f9b98e177c0_0, v0x7f9b98e17870_0, v0x7f9b98e17920_0;
E_0x7f9b98e168b0/0 .event edge, v0x7f9b98e17870_0, v0x7f9b98e18090_0, v0x7f9b98e176b0_0, v0x7f9b98e19460_0;
E_0x7f9b98e168b0/1 .event edge, v0x7f9b98e17600_0, v0x7f9b98e17240_0, v0x7f9b98e17300_0, v0x7f9b98e17a80_0;
E_0x7f9b98e168b0/2 .event edge, v0x7f9b98e17550_0, v0x7f9b98e141d0_0, v0x7f9b98e173b0_0, v0x7f9b98e174a0_0;
E_0x7f9b98e168b0/3 .event edge, v0x7f9b98e177c0_0, v0x7f9b98e17920_0, v0x7f9b98e17f30_0;
E_0x7f9b98e168b0 .event/or E_0x7f9b98e168b0/0, E_0x7f9b98e168b0/1, E_0x7f9b98e168b0/2, E_0x7f9b98e168b0/3;
S_0x7f9b98e16960 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7f9b98e16420;
 .timescale 0 0;
v0x7f9b98e16b20_0 .var "TX_Cnt", 4 0;
S_0x7f9b98e16be0 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7f9b98e16420;
 .timescale 0 0;
v0x7f9b98e16da0_0 .var "Baud_Cnt", 15 0;
S_0x7f9b98e16e50 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7f9b98e16420;
 .timescale 0 0;
v0x7f9b98e17020_0 .var "Samples", 1 0;
    .scope S_0x7f9b98e13700;
T_1 ;
    %wait E_0x7f9b98e13bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e14080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e144d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e142e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e14380_0, 0, 1;
    %load/vec4 v0x7f9b98e15a20_0;
    %load/vec4 v0x7f9b98e13c30_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e14080_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9b98e15a20_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7f9b98e13c30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e144d0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7f9b98e15900_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7f9b98e13c30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e14380_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7f9b98e13d90_0;
    %store/vec4 v0x7f9b98e15990_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9b98e13ee0_0, 0, 2;
    %load/vec4 v0x7f9b98e13fd0_0;
    %store/vec4 v0x7f9b98e15870_0, 0, 16;
    %load/vec4 v0x7f9b98e15a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7f9b98e157a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7f9b98e13c30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9b98e13ee0_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %load/vec4 v0x7f9b98e13d90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15990_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9b98e13ee0_0, 0, 2;
T_1.11 ;
T_1.8 ;
T_1.6 ;
    %load/vec4 v0x7f9b98e157a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7f9b98e13c30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %load/vec4 v0x7f9b98e13fd0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e15870_0, 4, 1;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9b98e0d530;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7f9b98e0dab0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f9b98e0c5a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9b98e10160_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7f9b98e0c5a0;
T_4 ;
    %wait E_0x7f9b98c87700;
    %load/vec4 v0x7f9b98e10020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9b98e10160_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e0dd70_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9b98e0fb70_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9b98e10160_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e0dd70_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f9b98e0fd60_0;
    %assign/vec4 v0x7f9b98e10160_0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9b98e0c5a0;
T_5 ;
    %wait E_0x7f9b98e0d0c0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %load/vec4 v0x7f9b98e0f600_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7f9b98e0ff70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9b98e0fe10_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9b98e0fec0_0;
    %store/vec4 v0x7f9b98e0fe10_0, 0, 6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e0e440_0, 0, 1;
    %load/vec4 v0x7f9b98e0fe10_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9b98e0fe10_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f9b98e0e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e0e440_0, 0, 1;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0x7f9b98e10160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x7f9b98e0fe10_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f9b98e0e890_0, 0, 8;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e10370_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %load/vec4 v0x7f9b98e10370_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f9b98e0e4e0_0, 0, 3;
    %jmp T_5.21;
T_5.16 ;
    %load/vec4 v0x7f9b98e0f440_0;
    %store/vec4 v0x7f9b98e0e4e0_0, 0, 3;
    %jmp T_5.21;
T_5.17 ;
    %load/vec4 v0x7f9b98e0f4d0_0;
    %store/vec4 v0x7f9b98e0e4e0_0, 0, 3;
    %jmp T_5.21;
T_5.18 ;
    %load/vec4 v0x7f9b98e10210_0;
    %store/vec4 v0x7f9b98e0e4e0_0, 0, 3;
    %jmp T_5.21;
T_5.19 ;
    %load/vec4 v0x7f9b98e102c0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f9b98e0e4e0_0, 0, 3;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e10420_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %load/vec4 v0x7f9b98e10420_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f9b98e0e590_0, 0, 3;
    %jmp T_5.27;
T_5.22 ;
    %load/vec4 v0x7f9b98e0f440_0;
    %store/vec4 v0x7f9b98e0e590_0, 0, 3;
    %jmp T_5.27;
T_5.23 ;
    %load/vec4 v0x7f9b98e0f4d0_0;
    %store/vec4 v0x7f9b98e0e590_0, 0, 3;
    %jmp T_5.27;
T_5.24 ;
    %load/vec4 v0x7f9b98e10210_0;
    %store/vec4 v0x7f9b98e0e590_0, 0, 3;
    %jmp T_5.27;
T_5.25 ;
    %load/vec4 v0x7f9b98e102c0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f9b98e0e590_0, 0, 3;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e104d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %load/vec4 v0x7f9b98e104d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f9b98e0e640_0, 0, 3;
    %jmp T_5.33;
T_5.28 ;
    %load/vec4 v0x7f9b98e0f440_0;
    %store/vec4 v0x7f9b98e0e640_0, 0, 3;
    %jmp T_5.33;
T_5.29 ;
    %load/vec4 v0x7f9b98e0f4d0_0;
    %store/vec4 v0x7f9b98e0e640_0, 0, 3;
    %jmp T_5.33;
T_5.30 ;
    %load/vec4 v0x7f9b98e10210_0;
    %store/vec4 v0x7f9b98e0e640_0, 0, 3;
    %jmp T_5.33;
T_5.31 ;
    %load/vec4 v0x7f9b98e102c0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f9b98e0e640_0, 0, 3;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e0f440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %jmp T_5.42;
T_5.34 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.35 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.36 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.37 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7f9b98e0fa10_0, 0, 16;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e0fac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.43 ;
    %load/vec4 v0x7f9b98e0f960_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7f9b98e0f960_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.44 ;
    %load/vec4 v0x7f9b98e0f800_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7f9b98e0f800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.45 ;
    %load/vec4 v0x7f9b98e0f8b0_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7f9b98e0f8b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.46 ;
    %load/vec4 v0x7f9b98e0fa10_0;
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7f9b98e0f960_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7f9b98e0df70_0, 0, 16;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e0f750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9b98e0f6a0_0, 0, 3;
    %jmp T_5.54;
T_5.50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9b98e0f6a0_0, 0, 3;
    %jmp T_5.54;
T_5.51 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9b98e0f6a0_0, 0, 3;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x7f9b98e10210_0;
    %store/vec4 v0x7f9b98e0f6a0_0, 0, 3;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9b98e0b9a0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e0be10_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7f9b98e0b9a0;
T_7 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e0beb0_0;
    %load/vec4 v0x7f9b98e0bd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0be10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9b98e0beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0be10_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f9b98e0bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f9b98e0bcc0_0;
    %assign/vec4 v0x7f9b98e0be10_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9b98e0b300;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e0b7b0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7f9b98e0b300;
T_9 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e0b860_0;
    %load/vec4 v0x7f9b98e0b700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0b7b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f9b98e0b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0b7b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f9b98e0b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7f9b98e0b660_0;
    %assign/vec4 v0x7f9b98e0b7b0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9b98c393a0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e0b0f0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7f9b98c393a0;
T_11 ;
    %wait E_0x7f9b98c87700;
    %load/vec4 v0x7f9b98e0b1a0_0;
    %load/vec4 v0x7f9b98e0b040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0b0f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9b98e0b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0b0f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f9b98e0b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7f9b98e0af80_0;
    %assign/vec4 v0x7f9b98e0b0f0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9b98e107b0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10b30_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x7f9b98e107b0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10bf0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x7f9b98e107b0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e0cde0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x7f9b98e107b0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10ca0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7f9b98e107b0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10d50_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7f9b98e107b0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10e40_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7f9b98e107b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e10ef0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7f9b98e107b0;
T_19 ;
    %wait E_0x7f9b98e10aa0;
    %load/vec4 v0x7f9b98e11250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v0x7f9b98e10b30_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v0x7f9b98e10bf0_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v0x7f9b98e0cde0_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v0x7f9b98e10ca0_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v0x7f9b98e10d50_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x7f9b98e10e40_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x7f9b98e10ef0_0;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e11370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e111c0_0, 0, 16;
    %jmp T_19.19;
T_19.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.11 ;
    %load/vec4 v0x7f9b98e10b30_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.12 ;
    %load/vec4 v0x7f9b98e10bf0_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.13 ;
    %load/vec4 v0x7f9b98e0cde0_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.14 ;
    %load/vec4 v0x7f9b98e10ca0_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.15 ;
    %load/vec4 v0x7f9b98e10d50_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0x7f9b98e10e40_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0x7f9b98e10ef0_0;
    %store/vec4 v0x7f9b98e112e0_0, 0, 16;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f9b98e107b0;
T_20 ;
    %wait E_0x7f9b98c87700;
    %load/vec4 v0x7f9b98e11560_0;
    %load/vec4 v0x7f9b98e11670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10ef0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f9b98e11560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e0cde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9b98e10ef0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f9b98e11670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7f9b98e114a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %jmp T_20.13;
T_20.6 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10b30_0, 0;
    %jmp T_20.13;
T_20.7 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10bf0_0, 0;
    %jmp T_20.13;
T_20.8 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e0cde0_0, 0;
    %jmp T_20.13;
T_20.9 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10ca0_0, 0;
    %jmp T_20.13;
T_20.10 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10d50_0, 0;
    %jmp T_20.13;
T_20.11 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10e40_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x7f9b98e11400_0;
    %assign/vec4 v0x7f9b98e10ef0_0, 0;
    %jmp T_20.13;
T_20.13 ;
    %pop/vec4 1;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %load/vec4 v0x7f9b98e110b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0x7f9b98e10ef0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f9b98e10ef0_0, 0;
T_20.14 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9b98e0c020;
T_21 ;
    %wait E_0x7f9b98e0b4c0;
    %load/vec4 v0x7f9b98e0c260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %load/vec4 v0x7f9b98e0c490_0;
    %add;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %load/vec4 v0x7f9b98e0c490_0;
    %add;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %load/vec4 v0x7f9b98e0c490_0;
    %sub;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %load/vec4 v0x7f9b98e0c490_0;
    %and;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %load/vec4 v0x7f9b98e0c490_0;
    %or;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x7f9b98e0c3d0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f9b98e0c490_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7f9b98e0c320_0, 0, 16;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f9b98c35e30;
T_22 ;
    %wait E_0x7f9b98c7f6b0;
    %load/vec4 v0x7f9b98e12990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v0x7f9b98e119b0_0;
    %store/vec4 v0x7f9b98e11c70_0, 0, 16;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7f9b98e119b0_0;
    %store/vec4 v0x7f9b98e11c70_0, 0, 16;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7f9b98e11fa0_0;
    %store/vec4 v0x7f9b98e11c70_0, 0, 16;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7f9b98e11920_0;
    %store/vec4 v0x7f9b98e11c70_0, 0, 16;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e12ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %load/vec4 v0x7f9b98e12ed0_0;
    %store/vec4 v0x7f9b98e12a20_0, 0, 16;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x7f9b98e12ed0_0;
    %store/vec4 v0x7f9b98e12a20_0, 0, 16;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x7f9b98e13160_0;
    %store/vec4 v0x7f9b98e12a20_0, 0, 16;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x7f9b98e11d20_0;
    %store/vec4 v0x7f9b98e12a20_0, 0, 16;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9b98e12bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %load/vec4 v0x7f9b98e13160_0;
    %store/vec4 v0x7f9b98e12b40_0, 0, 16;
    %jmp T_22.14;
T_22.10 ;
    %load/vec4 v0x7f9b98e12ed0_0;
    %store/vec4 v0x7f9b98e12b40_0, 0, 16;
    %jmp T_22.14;
T_22.11 ;
    %load/vec4 v0x7f9b98e13160_0;
    %store/vec4 v0x7f9b98e12b40_0, 0, 16;
    %jmp T_22.14;
T_22.12 ;
    %load/vec4 v0x7f9b98e11d20_0;
    %store/vec4 v0x7f9b98e12b40_0, 0, 16;
    %jmp T_22.14;
T_22.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e134b0_0, 0, 1;
    %load/vec4 v0x7f9b98e122c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.15, 4;
    %load/vec4 v0x7f9b98e11920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e134b0_0, 0, 1;
T_22.19 ;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x7f9b98e11920_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.21, 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e134b0_0, 0, 1;
T_22.23 ;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x7f9b98e11920_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9b98e12210_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e134b0_0, 0, 1;
T_22.27 ;
T_22.25 ;
T_22.22 ;
T_22.18 ;
T_22.15 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9b98e15c20;
T_23 ;
    %vpi_call 12 14 "$readmemh", "bios.hex", v0x7f9b98e161d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7f9b98e15c20;
T_24 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e162f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7f9b98e15f10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16260_0, 4, 8;
    %load/vec4 v0x7f9b98e16050_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16260_0, 4, 8;
    %ix/getv 4, v0x7f9b98e15e80_0;
    %load/vec4a v0x7f9b98e161d0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9b98e16260_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7f9b98e15e80_0;
    %store/vec4a v0x7f9b98e161d0, 4, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7f9b98e16050_0;
    %ix/getv 3, v0x7f9b98e15e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9b98e161d0, 0, 4;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9b98e15c20;
T_25 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e15f10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16260_0, 4, 8;
    %ix/getv 4, v0x7f9b98e15e80_0;
    %load/vec4a v0x7f9b98e161d0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16260_0, 4, 8;
    %jmp T_25.1;
T_25.0 ;
    %ix/getv 4, v0x7f9b98e15e80_0;
    %load/vec4a v0x7f9b98e161d0, 4;
    %store/vec4 v0x7f9b98e16260_0, 0, 16;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9b98e16420;
T_26 ;
    %wait E_0x7f9b98e168b0;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7f9b98e18e50_0, 0, 1;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7f9b98e193c0_0, 0, 1;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7f9b98e18f70_0, 0, 1;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7f9b98e19000_0, 0, 1;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e18090_0;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f9b98e19500_0, 0, 1;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7f9b98e19460_0;
    %store/vec4 v0x7f9b98e17b30_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7f9b98e18090_0;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7f9b98e17b30_0, 0, 1;
T_26.1 ;
    %load/vec4 v0x7f9b98e17600_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7f9b98e18ee0_0, 0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x7f9b98e17240_0;
    %store/vec4 v0x7f9b98e173b0_0, 0, 8;
    %load/vec4 v0x7f9b98e17300_0;
    %store/vec4 v0x7f9b98e174a0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7f9b98e17a80_0;
    %store/vec4 v0x7f9b98e173b0_0, 0, 8;
    %load/vec4 v0x7f9b98e17550_0;
    %store/vec4 v0x7f9b98e174a0_0, 0, 8;
T_26.3 ;
    %load/vec4 v0x7f9b98e18a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %load/vec4 v0x7f9b98e17f30_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.4 ;
    %load/vec4 v0x7f9b98e173b0_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.5 ;
    %load/vec4 v0x7f9b98e174a0_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.6 ;
    %load/vec4 v0x7f9b98e17600_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.7 ;
    %load/vec4 v0x7f9b98e176b0_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.8 ;
    %load/vec4 v0x7f9b98e17870_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.9 ;
    %load/vec4 v0x7f9b98e177c0_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.10 ;
    %load/vec4 v0x7f9b98e17920_0;
    %store/vec4 v0x7f9b98e19130_0, 0, 8;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7f9b98e16420;
T_27 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17fe0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17550_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e176b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17870_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17f30_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17240_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17300_0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f9b98e19660_0;
    %nor/r;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x7f9b98e18a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %jmp T_27.10;
T_27.4 ;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e17240_0, 1;
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e17fe0_0, 1;
T_27.12 ;
    %jmp T_27.10;
T_27.5 ;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.13, 8;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e17300_0, 1;
    %jmp T_27.14;
T_27.13 ;
    %load/vec4 v0x7f9b98e195a0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17550_0, 4, 5;
T_27.14 ;
    %jmp T_27.10;
T_27.6 ;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e176b0_0, 1;
    %jmp T_27.10;
T_27.7 ;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e17870_0, 1;
    %jmp T_27.10;
T_27.8 ;
    %load/vec4 v0x7f9b98e195a0_0;
    %assign/vec4 v0x7f9b98e17f30_0, 1;
    %jmp T_27.10;
T_27.10 ;
    %pop/vec4 1;
T_27.2 ;
    %load/vec4 v0x7f9b98e191f0_0;
    %nor/r;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18a60_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_27.15 ;
    %load/vec4 v0x7f9b98e17920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_27.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_27.17 ;
    %load/vec4 v0x7f9b98e17920_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_27.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_27.19 ;
    %load/vec4 v0x7f9b98e17920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_27.21 ;
    %load/vec4 v0x7f9b98e17920_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_27.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_27.23 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f9b98e16420;
T_28 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e179d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17920_0, 4, 5;
T_28.1 ;
    %load/vec4 v0x7f9b98e18ca0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e179d0_0, 4, 5;
    %load/vec4 v0x7f9b98e18dc0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e179d0_0, 4, 5;
    %load/vec4 v0x7f9b98e19320_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e179d0_0, 4, 5;
    %load/vec4 v0x7f9b98e18d30_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e179d0_0, 4, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9b98e16420;
T_29 ;
    %wait E_0x7f9b98e13990;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9b98e18670_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e18670_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 5;
    %load/vec4 v0x7f9b98e17550_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f9b98e177c0_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9b98e18720_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e18720_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 3;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7f9b98e17550_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9b98e177c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9b98e187d0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e187d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 3;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x7f9b98e17550_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f9b98e177c0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9b98e17d30_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e17d30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 3;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x7f9b98e17550_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7f9b98e17920_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f9b98e17870_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9b98e18510_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e18510_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 3;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9b98e185c0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f9b98e185c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17600_0, 4, 3;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f9b98e16420;
T_30 ;
    %wait E_0x7f9b98e0b570;
    %fork t_1, S_0x7f9b98e16be0;
    %jmp t_0;
    .scope S_0x7f9b98e16be0;
t_1 ;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9b98e16da0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18af0_0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f9b98e16da0_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9b98e19660_0;
    %nor/r;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18a60_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.2, 9;
    %load/vec4 v0x7f9b98e17300_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16da0_0, 4, 8;
    %load/vec4 v0x7f9b98e17240_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16da0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18af0_0, 1;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7f9b98e16da0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7f9b98e16da0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18af0_0, 1;
T_30.3 ;
T_30.1 ;
    %end;
    .scope S_0x7f9b98e16420;
t_0 %join;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f9b98e16420;
T_31 ;
    %wait E_0x7f9b98e0b570;
    %fork t_3, S_0x7f9b98e16e50;
    %jmp t_2;
    .scope S_0x7f9b98e16e50;
t_3 ;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9b98e17020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e17c80_0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7f9b98e19090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7f9b98e17020_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17020_0, 4, 1;
    %load/vec4 v0x7f9b98e17b30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e17020_0, 4, 1;
T_31.2 ;
    %load/vec4 v0x7f9b98e17020_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e17c80_0, 1;
T_31.4 ;
    %load/vec4 v0x7f9b98e17020_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e17c80_0, 1;
T_31.6 ;
T_31.1 ;
    %end;
    .scope S_0x7f9b98e16420;
t_2 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9b98e16420;
T_32 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17a80_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e170d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e17190_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e17ea0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e17e10_0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7f9b98e18a60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e191f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.2 ;
    %load/vec4 v0x7f9b98e18a60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e191f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.4 ;
    %load/vec4 v0x7f9b98e19090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e17c80_0;
    %load/vec4 v0x7f9b98e170d0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e170d0_0, 1;
    %jmp T_32.9;
T_32.8 ;
    %load/vec4 v0x7f9b98e170d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e170d0_0, 1;
T_32.9 ;
    %load/vec4 v0x7f9b98e170d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v0x7f9b98e17c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e17190_0, 1;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x7f9b98e17190_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e17190_0, 1;
T_32.13 ;
    %load/vec4 v0x7f9b98e17190_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_32.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.14 ;
T_32.10 ;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.16, 4;
    %load/vec4 v0x7f9b98e170d0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_32.18, 4;
    %load/vec4 v0x7f9b98e17bd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7f9b98e17e10_0, 1;
T_32.18 ;
    %jmp T_32.17;
T_32.16 ;
    %load/vec4 v0x7f9b98e170d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_32.20, 4;
    %load/vec4 v0x7f9b98e17bd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_32.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %jmp T_32.23;
T_32.22 ;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f9b98e17bd0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f9b98e17bd0_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.28, 8;
    %load/vec4 v0x7f9b98e17c80_0;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_32.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.30 ;
    %jmp T_32.29;
T_32.28 ;
    %load/vec4 v0x7f9b98e17c80_0;
    %load/vec4 v0x7f9b98e17e10_0;
    %cmp/ne;
    %jmp/0xz  T_32.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.32 ;
T_32.29 ;
    %jmp T_32.27;
T_32.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.27 ;
    %load/vec4 v0x7f9b98e17ea0_0;
    %assign/vec4 v0x7f9b98e17a80_0, 1;
    %load/vec4 v0x7f9b98e177c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %load/vec4 v0x7f9b98e18a60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e191f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_32.34 ;
    %jmp T_32.25;
T_32.24 ;
    %load/vec4 v0x7f9b98e17ea0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_32.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
T_32.36 ;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
T_32.38 ;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
    %load/vec4 v0x7f9b98e17c80_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e17ea0_0, 4, 5;
T_32.40 ;
    %load/vec4 v0x7f9b98e17c80_0;
    %load/vec4 v0x7f9b98e17e10_0;
    %xor;
    %assign/vec4 v0x7f9b98e17e10_0, 1;
T_32.25 ;
T_32.23 ;
T_32.20 ;
T_32.17 ;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f9b98e16420;
T_33 ;
    %wait E_0x7f9b98e0b570;
    %fork t_5, S_0x7f9b98e16960;
    %jmp t_4;
    .scope S_0x7f9b98e16960;
t_5 ;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9b98e16b20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18470_0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18470_0, 1;
    %load/vec4 v0x7f9b98e19090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x7f9b98e16b20_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f9b98e16b20_0, 0, 5;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f9b98e183d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x7f9b98e16b20_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_33.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18470_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16b20_0, 4, 4;
T_33.8 ;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x7f9b98e16b20_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_33.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18470_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16b20_0, 4, 4;
T_33.10 ;
T_33.7 ;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9b98e16b20_0, 4, 1;
    %load/vec4 v0x7f9b98e16b20_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_33.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18470_0, 1;
T_33.12 ;
T_33.5 ;
T_33.2 ;
T_33.1 ;
    %end;
    .scope S_0x7f9b98e16420;
t_4 %join;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f9b98e16420;
T_34 ;
    %wait E_0x7f9b98e0b570;
    %load/vec4 v0x7f9b98e19280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9b98e18320_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18090_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18280_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e181e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e183d0_0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7f9b98e18470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e181e0_0, 1;
    %load/vec4 v0x7f9b98e181e0_0;
    %assign/vec4 v0x7f9b98e183d0_0, 1;
    %load/vec4 v0x7f9b98e18130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %load/vec4 v0x7f9b98e18130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %load/vec4 v0x7f9b98e18130_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9b98e18130_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f9b98e18130_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f9b98e18130_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %jmp T_34.12;
T_34.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e181e0_0, 1;
T_34.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_34.9 ;
    %load/vec4 v0x7f9b98e18320_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f9b98e18090_0, 1;
    %load/vec4 v0x7f9b98e18320_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e18320_0, 4, 5;
    %load/vec4 v0x7f9b98e18320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9b98e18280_0;
    %xor;
    %assign/vec4 v0x7f9b98e18280_0, 1;
    %jmp T_34.8;
T_34.4 ;
    %load/vec4 v0x7f9b98e177c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
T_34.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e18090_0, 1;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v0x7f9b98e17fe0_0;
    %assign/vec4 v0x7f9b98e18320_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9b98e18090_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7f9b98e18280_0, 1;
    %load/vec4 v0x7f9b98e18130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v0x7f9b98e18280_0;
    %assign/vec4 v0x7f9b98e18090_0, 1;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.15, 4;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7f9b98e18090_0, 1;
T_34.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9b98e18130_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9b98e181e0_0, 1;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
T_34.2 ;
    %load/vec4 v0x7f9b98e19660_0;
    %nor/r;
    %load/vec4 v0x7f9b98e18c10_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f9b98e18a60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9b98e176b0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9b98e177c0_0, 4, 5;
T_34.17 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9b98c378e0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1a010_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x7f9b98c1fe10;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ab00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ab90_0, 0, 1;
    %delay 750, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9b98e1ac20_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x7f9b98c1fe10;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0x7f9b98e1ab00_0;
    %nor/r;
    %store/vec4 v0x7f9b98e1ab00_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f9b98c1fe10;
T_38 ;
    %vpi_call 2 41 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 0> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 1> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 2> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 3> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 4> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 5> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 6> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 7> {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 8> {0 0 0};
    %vpi_call 2 52 "$dumpvars", &A<v0x7f9b98e161d0, 32> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 34> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f9b98e161d0, 36> {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x7f9b98c1fe10;
T_39 ;
    %vpi_call 2 59 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x7f9b98c1fe10;
T_40 ;
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "regfile2.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
