// Seed: 4076401157
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri0  id_5
);
  logic [7:0] id_7;
  always disable id_8;
  assign id_7[1] = id_2;
  assign module_1.type_3 = 0;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wire id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    output uwire id_15,
    input supply0 id_16,
    input uwire id_17,
    output wire id_18,
    input tri0 id_19,
    input tri id_20,
    output tri id_21,
    input uwire id_22,
    output wor id_23,
    input tri id_24,
    input tri1 id_25,
    output supply1 id_26
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_25,
      id_11,
      id_26,
      id_19
  );
  assign id_26 = 1 | id_4 - 1;
endmodule
