{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650135896712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650135896712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 00:34:56 2022 " "Processing started: Sun Apr 17 00:34:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650135896712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135896712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_2022_Quartus -c RISC_2022 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_2022_Quartus -c RISC_2022" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135896712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650135897123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650135897123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive.vhd 6 3 " "Found 6 design units, including 3 entities, in source file uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-receive " "Found design unit 1: uart_receive-receive" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_path_receive-control " "Found design unit 2: control_path_receive-control" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_path_receive-data " "Found design unit 3: data_path_receive-data" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_path_receive " "Found entity 2: control_path_receive" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path_receive " "Found entity 3: data_path_receive" {  } { { "uart_receive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_final-test " "Found design unit 1: test_final-test" {  } { { "test_final.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/test_final.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907084 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_final " "Found entity 1: test_final" {  } { { "test_final.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/test_final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-basic " "Found design unit 1: sign_extend-basic" {  } { { "sign_extend.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/sign_extend.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907086 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/sign_extend.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-trial " "Found design unit 1: register_file-trial" {  } { { "register_file.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/register_file.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907088 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/register_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder-behave_ov " "Found design unit 1: p_encoder-behave_ov" {  } { { "p_encoder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/p_encoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907092 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder " "Found entity 1: p_encoder" {  } { { "p_encoder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/p_encoder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_multiple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_multiple-basic " "Found design unit 1: ls_multiple-basic" {  } { { "ls_multiple.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ls_multiple.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_multiple " "Found entity 1: ls_multiple" {  } { { "ls_multiple.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ls_multiple.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-ov " "Found design unit 1: IITB_RISC-ov" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/IITB_RISC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907095 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-rtl " "Found design unit 1: data_path-rtl" {  } { { "data_path.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907097 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-fsm " "Found design unit 1: control_path-fsm" {  } { { "control_path.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/control_path.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907099 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/control_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bootload.vhd 6 3 " "Found 6 design units, including 3 entities, in source file bootload.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootload-uart " "Found design unit 1: bootload-uart" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_bootload-control " "Found design unit 2: control_bootload-control" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_bootload-data " "Found design unit 3: data_bootload-data" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootload " "Found entity 1: bootload" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_bootload " "Found entity 2: control_bootload" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_bootload " "Found entity 3: data_bootload" {  } { { "bootload.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_primitive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_primitive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_reg_prim-myOwn " "Found design unit 1: my_reg_prim-myOwn" {  } { { "basic_primitive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic_primitive.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907102 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_reg_prim " "Found entity 1: my_reg_prim" {  } { { "basic_primitive.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic_primitive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.vhd 23 11 " "Found 23 design units, including 11 entities, in source file basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decr4-myOwn " "Found design unit 2: decr4-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fulladder-myOwn " "Found design unit 3: fulladder-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder2Bit-myOwn " "Found design unit 4: adder2Bit-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 adder8Bit-myOwn " "Found design unit 5: adder8Bit-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 greater_than-Serial " "Found design unit 6: greater_than-Serial" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 equal_to-myOwn " "Found design unit 7: equal_to-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 my_reg-myOwn " "Found design unit 8: my_reg-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Sub16-myOwn " "Found design unit 9: Sub16-myOwn" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 clk_divider-divider " "Found design unit 10: clk_divider-divider" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 mux4-behave " "Found design unit 11: mux4-behave" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 334 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 mux8-behave " "Found design unit 12: mux8-behave" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "1 decr4 " "Found entity 1: decr4" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder2Bit " "Found entity 3: adder2Bit" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder8Bit " "Found entity 4: adder8Bit" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "5 greater_than " "Found entity 5: greater_than" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "6 equal_to " "Found entity 6: equal_to" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_reg " "Found entity 7: my_reg" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "8 Sub16 " "Found entity 8: Sub16" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "9 clk_divider " "Found entity 9: clk_divider" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux4 " "Found entity 10: mux4" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux8 " "Found entity 11: mux8" {  } { { "basic.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/basic.vhd" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/alu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 7 3 " "Found 7 design units, including 3 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-basic " "Found design unit 2: full_adder-basic" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 carry_generate-basic " "Found design unit 3: carry_generate-basic" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-look_ahead " "Found design unit 4: adder-look_ahead" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generate " "Found entity 2: carry_generate" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "adder.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650135907147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "IITB_RISC.vhd" "data" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/IITB_RISC.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootload data_path:data\|bootload:bootload_instance " "Elaborating entity \"bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\"" {  } { { "data_path.vhd" "bootload_instance" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bootload data_path:data\|bootload:bootload_instance\|data_bootload:data_path " "Elaborating entity \"data_bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\"" {  } { { "bootload.vhd" "data_path" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|my_reg:addr " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|my_reg:addr\"" {  } { { "bootload.vhd" "addr" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|my_reg:count " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|my_reg:count\"" {  } { { "bootload.vhd" "count" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception " "Elaborating entity \"uart_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\"" {  } { { "bootload.vhd" "reception" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path_receive data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d " "Elaborating entity \"data_path_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\"" {  } { { "uart_receive.vhd" "d" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg_prim data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:rx_reg " "Elaborating entity \"my_reg_prim\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:rx_reg\"" {  } { { "uart_receive.vhd" "rx_reg" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg_prim data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:data_reg " "Elaborating entity \"my_reg_prim\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:data_reg\"" {  } { { "uart_receive.vhd" "data_reg" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg_prim data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:cnt1_reg " "Elaborating entity \"my_reg_prim\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:cnt1_reg\"" {  } { { "uart_receive.vhd" "cnt1_reg" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg_prim data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:cnt2_reg " "Elaborating entity \"my_reg_prim\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|data_path_receive:d\|my_reg_prim:cnt2_reg\"" {  } { { "uart_receive.vhd" "cnt2_reg" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path_receive data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|control_path_receive:c " "Elaborating entity \"control_path_receive\" for hierarchy \"data_path:data\|bootload:bootload_instance\|data_bootload:data_path\|uart_receive:reception\|control_path_receive:c\"" {  } { { "uart_receive.vhd" "c" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/uart_receive.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_bootload data_path:data\|bootload:bootload_instance\|control_bootload:control_path " "Elaborating entity \"control_bootload\" for hierarchy \"data_path:data\|bootload:bootload_instance\|control_bootload:control_path\"" {  } { { "bootload.vhd" "control_path" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/bootload.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file data_path:data\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"data_path:data\|register_file:rf\"" {  } { { "data_path.vhd" "rf" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_multiple data_path:data\|ls_multiple:pe_block " "Elaborating entity \"ls_multiple\" for hierarchy \"data_path:data\|ls_multiple:pe_block\"" {  } { { "data_path.vhd" "pe_block" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_encoder data_path:data\|ls_multiple:pe_block\|p_encoder:PE " "Elaborating entity \"p_encoder\" for hierarchy \"data_path:data\|ls_multiple:pe_block\|p_encoder:PE\"" {  } { { "ls_multiple.vhd" "PE" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ls_multiple.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend data_path:data\|sign_extend:sign_extend_1 " "Elaborating entity \"sign_extend\" for hierarchy \"data_path:data\|sign_extend:sign_extend_1\"" {  } { { "data_path.vhd" "sign_extend_1" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend data_path:data\|sign_extend:sign_extend_2 " "Elaborating entity \"sign_extend\" for hierarchy \"data_path:data\|sign_extend:sign_extend_2\"" {  } { { "data_path.vhd" "sign_extend_2" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:data\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"data_path:data\|alu:alu_instance\"" {  } { { "data_path.vhd" "alu_instance" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_path:data\|alu:alu_instance\|adder:ADD0 " "Elaborating entity \"adder\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:ADD0\"" {  } { { "alu.vhd" "ADD0" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:data\|alu:alu_instance\|adder:ADD0\|full_adder:\\adder_element:0:ADDX " "Elaborating entity \"full_adder\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:ADD0\|full_adder:\\adder_element:0:ADDX\"" {  } { { "adder.vhd" "\\adder_element:0:ADDX" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate data_path:data\|alu:alu_instance\|adder:ADD0\|carry_generate:\\carry_element:0:CARRYX " "Elaborating entity \"carry_generate\" for hierarchy \"data_path:data\|alu:alu_instance\|adder:ADD0\|carry_generate:\\carry_element:0:CARRYX\"" {  } { { "adder.vhd" "\\carry_element:0:CARRYX" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/adder.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:data\|ram:mem " "Elaborating entity \"ram\" for hierarchy \"data_path:data\|ram:mem\"" {  } { { "data_path.vhd" "mem" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_path:data\|ram:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ram.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:data\|ram:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ram.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:data\|ram:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650135907706 ""}  } { { "ram.vhd" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/ram.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650135907706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksv3 " "Found entity 1: altsyncram_ksv3" {  } { { "db/altsyncram_ksv3.tdf" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/altsyncram_ksv3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksv3 data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated " "Elaborating entity \"altsyncram_ksv3\" for hierarchy \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ksv3.tdf" "decode3" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/altsyncram_ksv3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135907949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135907949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_ksv3.tdf" "rden_decode" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/altsyncram_ksv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135907949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650135908015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135908015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"data_path:data\|ram:mem\|altsyncram:altsyncram_component\|altsyncram_ksv3:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_ksv3.tdf" "mux2" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/db/altsyncram_ksv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135908015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|my_reg:Carry_CCR " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|my_reg:Carry_CCR\"" {  } { { "data_path.vhd" "Carry_CCR" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/data_path.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135908025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:control " "Elaborating entity \"control_path\" for hierarchy \"control_path:control\"" {  } { { "IITB_RISC.vhd" "control" { Text "C:/Users/abhir/Documents/GitHub/RISC_2022/QUARTUS_FILES/IITB_RISC.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135908033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650135910035 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650135911390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650135911690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650135911690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "853 " "Implemented 853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650135911919 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650135911919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "769 " "Implemented 769 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650135911919 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650135911919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650135911919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650135911947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 00:35:11 2022 " "Processing ended: Sun Apr 17 00:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650135911947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650135911947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650135911947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650135911947 ""}
