<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: PWR Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__pwr__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWR Registers<div class="ingroups"><a class="el" href="group__STM32G0xx__defines.html">STM32G0xx Defines</a> &raquo; <a class="el" href="group__pwr__defines.html">PWR Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PWR Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__pwr__registers.png" border="0" usemap="#agroup____pwr____registers" alt=""/></div>
<map name="agroup____pwr____registers" id="agroup____pwr____registers">
<area shape="rect" href="group__pwr__defines.html" title="Defined Constants and Types for the STM32G0xx PWR Control" alt="" coords="5,5,111,31"/>
<area shape="rect" title=" " alt="" coords="159,5,276,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">PWR_CR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 1 (PWR_CR1)  <a href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">More...</a><br /></td></tr>
<tr class="separator:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2014a0ee4d2754101559446ac2a64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">PWR_CR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:gaec2014a0ee4d2754101559446ac2a64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 2 (PWR_CR2)  <a href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">More...</a><br /></td></tr>
<tr class="separator:gaec2014a0ee4d2754101559446ac2a64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">PWR_CR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 3 (PWR_CR3)  <a href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">More...</a><br /></td></tr>
<tr class="separator:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c22c520c67ba83db6c1158507c8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga1b5c22c520c67ba83db6c1158507c8f8">PWR_CR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x0c)</td></tr>
<tr class="memdesc:ga1b5c22c520c67ba83db6c1158507c8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 4 (PWR_CR4)  <a href="group__pwr__registers.html#ga1b5c22c520c67ba83db6c1158507c8f8">More...</a><br /></td></tr>
<tr class="separator:ga1b5c22c520c67ba83db6c1158507c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1643cc73824acdb959a3a98e538163b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gab1643cc73824acdb959a3a98e538163b">PWR_SR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:gab1643cc73824acdb959a3a98e538163b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power status register 1 (PWR_SR1)  <a href="group__pwr__registers.html#gab1643cc73824acdb959a3a98e538163b">More...</a><br /></td></tr>
<tr class="separator:gab1643cc73824acdb959a3a98e538163b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f70803b5f2e7604087b895f2730a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga5b6f70803b5f2e7604087b895f2730a1">PWR_SR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x14)</td></tr>
<tr class="memdesc:ga5b6f70803b5f2e7604087b895f2730a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power status registery 2 (PWR_SR2)  <a href="group__pwr__registers.html#ga5b6f70803b5f2e7604087b895f2730a1">More...</a><br /></td></tr>
<tr class="separator:ga5b6f70803b5f2e7604087b895f2730a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1bd331cbbd93aa7b0065b718bc0f42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaa1bd331cbbd93aa7b0065b718bc0f42f">PWR_SCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td></tr>
<tr class="memdesc:gaa1bd331cbbd93aa7b0065b718bc0f42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power status clear register (PWR_SCR)  <a href="group__pwr__registers.html#gaa1bd331cbbd93aa7b0065b718bc0f42f">More...</a><br /></td></tr>
<tr class="separator:gaa1bd331cbbd93aa7b0065b718bc0f42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf27f534e64d87b2362faa515ab08aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaaf27f534e64d87b2362faa515ab08aa1">PWR_PORT_A</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x20)</td></tr>
<tr class="separator:gaaf27f534e64d87b2362faa515ab08aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7abd7271abee2bcd54ffb8d1a903305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gab7abd7271abee2bcd54ffb8d1a903305">PWR_PORT_B</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x28)</td></tr>
<tr class="separator:gab7abd7271abee2bcd54ffb8d1a903305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7d3da072338376efe199d1fa2b2f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga5f7d3da072338376efe199d1fa2b2f82">PWR_PORT_C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x30)</td></tr>
<tr class="separator:ga5f7d3da072338376efe199d1fa2b2f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ade816e89fab04a68f2b360b324dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga13ade816e89fab04a68f2b360b324dc5">PWR_PORT_D</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x38)</td></tr>
<tr class="separator:ga13ade816e89fab04a68f2b360b324dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae421c9f65c06670a9e234adf7ab74d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaae421c9f65c06670a9e234adf7ab74d1">PWR_PORT_E</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x40)</td></tr>
<tr class="separator:gaae421c9f65c06670a9e234adf7ab74d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f94074309745a4d1fcdacb2edf52e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga5f94074309745a4d1fcdacb2edf52e6f">PWR_PORT_F</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x48)</td></tr>
<tr class="separator:ga5f94074309745a4d1fcdacb2edf52e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097ba42a33aa812c5855205b76087c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga097ba42a33aa812c5855205b76087c65">PWR_PUCR</a>(pwr_port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((pwr_port) + 0x00)</td></tr>
<tr class="separator:ga097ba42a33aa812c5855205b76087c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7849908b475f9b7cf6df1430c6801d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gafd7849908b475f9b7cf6df1430c6801d">PWR_PDCR</a>(pwr_port)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((pwr_port) + 0x04)</td></tr>
<tr class="separator:gafd7849908b475f9b7cf6df1430c6801d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae94d5fc655ca59c7323271c0e53bbdd0" name="gae94d5fc655ca59c7323271c0e53bbdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae94d5fc655ca59c7323271c0e53bbdd0">&#9670;&nbsp;</a></span>PWR_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 1 (PWR_CR1) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00035">35</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gaec2014a0ee4d2754101559446ac2a64f" name="gaec2014a0ee4d2754101559446ac2a64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec2014a0ee4d2754101559446ac2a64f">&#9670;&nbsp;</a></span>PWR_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 2 (PWR_CR2) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00038">38</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gaf89abe2c7e888cc2f84a4a73b9d471a9" name="gaf89abe2c7e888cc2f84a4a73b9d471a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89abe2c7e888cc2f84a4a73b9d471a9">&#9670;&nbsp;</a></span>PWR_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 3 (PWR_CR3) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00041">41</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga1b5c22c520c67ba83db6c1158507c8f8" name="ga1b5c22c520c67ba83db6c1158507c8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5c22c520c67ba83db6c1158507c8f8">&#9670;&nbsp;</a></span>PWR_CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_CR4&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power control register 4 (PWR_CR4) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00044">44</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gafd7849908b475f9b7cf6df1430c6801d" name="gafd7849908b475f9b7cf6df1430c6801d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7849908b475f9b7cf6df1430c6801d">&#9670;&nbsp;</a></span>PWR_PDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PDCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pwr_port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((pwr_port) + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00063">63</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gaaf27f534e64d87b2362faa515ab08aa1" name="gaaf27f534e64d87b2362faa515ab08aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf27f534e64d87b2362faa515ab08aa1">&#9670;&nbsp;</a></span>PWR_PORT_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_A&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00055">55</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gab7abd7271abee2bcd54ffb8d1a903305" name="gab7abd7271abee2bcd54ffb8d1a903305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7abd7271abee2bcd54ffb8d1a903305">&#9670;&nbsp;</a></span>PWR_PORT_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_B&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00056">56</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga5f7d3da072338376efe199d1fa2b2f82" name="ga5f7d3da072338376efe199d1fa2b2f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7d3da072338376efe199d1fa2b2f82">&#9670;&nbsp;</a></span>PWR_PORT_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00057">57</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga13ade816e89fab04a68f2b360b324dc5" name="ga13ade816e89fab04a68f2b360b324dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ade816e89fab04a68f2b360b324dc5">&#9670;&nbsp;</a></span>PWR_PORT_D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_D&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00058">58</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gaae421c9f65c06670a9e234adf7ab74d1" name="gaae421c9f65c06670a9e234adf7ab74d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae421c9f65c06670a9e234adf7ab74d1">&#9670;&nbsp;</a></span>PWR_PORT_E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_E&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00059">59</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga5f94074309745a4d1fcdacb2edf52e6f" name="ga5f94074309745a4d1fcdacb2edf52e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f94074309745a4d1fcdacb2edf52e6f">&#9670;&nbsp;</a></span>PWR_PORT_F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PORT_F&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00060">60</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga097ba42a33aa812c5855205b76087c65" name="ga097ba42a33aa812c5855205b76087c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga097ba42a33aa812c5855205b76087c65">&#9670;&nbsp;</a></span>PWR_PUCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PUCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pwr_port</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((pwr_port) + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00062">62</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gaa1bd331cbbd93aa7b0065b718bc0f42f" name="gaa1bd331cbbd93aa7b0065b718bc0f42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1bd331cbbd93aa7b0065b718bc0f42f">&#9670;&nbsp;</a></span>PWR_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power status clear register (PWR_SCR) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00053">53</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="gab1643cc73824acdb959a3a98e538163b" name="gab1643cc73824acdb959a3a98e538163b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1643cc73824acdb959a3a98e538163b">&#9670;&nbsp;</a></span>PWR_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SR1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power status register 1 (PWR_SR1) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00047">47</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
<a id="ga5b6f70803b5f2e7604087b895f2730a1" name="ga5b6f70803b5f2e7604087b895f2730a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6f70803b5f2e7604087b895f2730a1">&#9670;&nbsp;</a></span>PWR_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_SR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power status registery 2 (PWR_SR2) </p>

<p class="definition">Definition at line <a class="el" href="g0_2pwr_8h_source.html#l00050">50</a> of file <a class="el" href="g0_2pwr_8h_source.html">g0/pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:17 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
