Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : ch_est_top
Version: K-2015.06
Date   : Sun Jul  7 10:15:26 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
ch_est_top                             3.99e-03 2.12e-02 3.31e+07 5.83e-02 100.0
  cntrl_unit (ch_est_cntrl_unit)       4.19e-04 1.64e-03 1.34e+06 3.40e-03   5.8
  interpolation (interpolation_top)    7.25e-04 3.40e-03 1.40e+07 1.81e-02  31.0
    mux_h2_i (mux_h2_1)                9.43e-05 6.06e-06 3.36e+05 4.36e-04   0.7
    mux_h1_i (mux_h1_1)                1.47e-04 9.29e-06 3.37e+05 4.93e-04   0.8
    estimate_mux_i (estimate_mux_1)    6.53e-05 3.86e-05 4.40e+05 5.44e-04   0.9
    divider_2_i (div_3_IN_WIDTH19_1)   2.85e-06 1.04e-05 1.03e+06 1.04e-03   1.8
      mult_27 (div_3_IN_WIDTH19_1_DW02_mult_0)
                                       2.85e-06 1.04e-05 1.03e+06 1.04e-03   1.8
    divider_1_i (div_3_1)              1.64e-06 6.32e-06 1.06e+06 1.07e-03   1.8
      mult_27 (div_3_1_DW02_mult_0)    1.64e-06 6.32e-06 1.06e+06 1.07e-03   1.8
    regs_i (registers_1)               3.24e-05 1.61e-03 1.06e+06 2.69e-03   4.6
    adder2_i (adder_interp_1)          2.87e-06 5.23e-06 5.01e+05 5.09e-04   0.9
      add_8 (adder_interp_1_DW01_add_0)
                                       2.87e-06 5.23e-06 5.01e+05 5.09e-04   0.9
    adder1_i (adder_interp_OUT_WIDTH20_1)
                                       1.94e-06 3.42e-06 5.28e+05 5.33e-04   0.9
      add_8 (adder_interp_OUT_WIDTH20_1_DW01_add_0)
                                       1.94e-06 3.42e-06 5.28e+05 5.33e-04   0.9
    mux_add2_b_i (mux_add2_b_1)        3.47e-06 6.05e-06 6.04e+05 6.14e-04   1.1
    mux_add2_a_i (mux_add2_a_1)        3.21e-06 3.98e-06 3.51e+05 3.58e-04   0.6
    mux_add1_b_i (mux_add1_b_1)        1.17e-06 1.30e-06 2.17e+05 2.19e-04   0.4
    mux_add1_a_i (mux_add1_a_1)        2.36e-06 2.59e-06 5.05e+05 5.10e-04   0.9
    mux_h2_r (mux_h2_0)                9.83e-05 6.30e-06 3.36e+05 4.41e-04   0.8
    mux_h1_r (mux_h1_0)                1.45e-04 9.16e-06 3.37e+05 4.91e-04   0.8
    estimate_mux_r (estimate_mux_0)    6.53e-05 3.85e-05 4.40e+05 5.44e-04   0.9
    divider_2_r (div_3_IN_WIDTH19_0)   2.88e-06 1.06e-05 1.03e+06 1.04e-03   1.8
      mult_27 (div_3_IN_WIDTH19_0_DW02_mult_0)
                                       2.88e-06 1.06e-05 1.03e+06 1.04e-03   1.8
    divider_1_r (div_3_0)              1.65e-06 6.38e-06 1.06e+06 1.07e-03   1.8
      mult_27 (div_3_0_DW02_mult_0)    1.65e-06 6.38e-06 1.06e+06 1.07e-03   1.8
    regs_r (registers_0)               3.24e-05 1.60e-03 1.05e+06 2.69e-03   4.6
    adder2_r (adder_interp_0)          2.91e-06 5.29e-06 5.01e+05 5.10e-04   0.9
      add_8 (adder_interp_0_DW01_add_0)
                                       2.91e-06 5.29e-06 5.01e+05 5.10e-04   0.9
    adder1_r (adder_interp_OUT_WIDTH20_0)
                                       1.94e-06 3.46e-06 5.28e+05 5.33e-04   0.9
      add_8 (adder_interp_OUT_WIDTH20_0_DW01_add_0)
                                       1.94e-06 3.46e-06 5.28e+05 5.33e-04   0.9
    mux_add2_b_r (mux_add2_b_0)        3.12e-06 6.03e-06 6.05e+05 6.14e-04   1.1
    mux_add2_a_r (mux_add2_a_0)        3.19e-06 3.92e-06 3.51e+05 3.58e-04   0.6
    mux_add1_b_r (mux_add1_b_0)        1.15e-06 1.27e-06 2.17e+05 2.19e-04   0.4
    mux_add1_a_r (mux_add1_a_0)        2.33e-06 2.54e-06 5.05e+05 5.10e-04   0.9
  adder_avg_i (adder_avg_1)            1.97e-04 2.58e-03 1.61e+06 4.38e-03   7.5
    add_17 (adder_avg_1_DW01_add_0)    4.30e-05 5.23e-04 5.15e+05 1.08e-03   1.9
  adder_avg_r (adder_avg_0)            1.98e-04 2.58e-03 1.61e+06 4.39e-03   7.5
    add_17 (adder_avg_0_DW01_add_0)    4.30e-05 5.23e-04 5.15e+05 1.08e-03   1.9
  cmplx_mult (signed_modified_complx_mult)
                                       2.35e-03 1.10e-02 1.44e+07 2.77e-02  47.5
    mult_67_2 (signed_modified_complx_mult_DW02_mult_0)
                                       4.62e-04 1.78e-03 2.34e+06 4.59e-03   7.9
    mult_58 (signed_modified_complx_mult_DW02_mult_1)
                                       2.80e-04 1.06e-03 2.23e+06 3.56e-03   6.1
    mult_49 (signed_modified_complx_mult_DW02_mult_2)
                                       2.77e-04 1.05e-03 2.22e+06 3.55e-03   6.1
    add_0_root_sub_0_root_sub_81 (signed_modified_complx_mult_DW01_add_5)
                                       1.19e-04 4.60e-04 5.52e+05 1.13e-03   1.9
    sub_1_root_sub_0_root_sub_81 (signed_modified_complx_mult_DW01_sub_3)
                                       1.45e-04 6.24e-04 8.11e+05 1.58e-03   2.7
    add_67 (signed_modified_complx_mult_DW01_add_1)
                                       1.18e-04 1.97e-04 5.04e+05 8.20e-04   1.4
    sub_add_51_b0 (signed_modified_complx_mult_DW01_sub_2)
                                       6.33e-05 1.41e-04 5.05e+05 7.09e-04   1.2
    sub_add_60_b0 (signed_modified_complx_mult_DW01_sub_1)
                                       6.37e-05 1.42e-04 5.05e+05 7.10e-04   1.2
    add_80 (signed_modified_complx_mult_DW01_add_0)
                                       1.34e-04 4.58e-04 5.70e+05 1.16e-03   2.0
    sub_add_72_b0 (signed_modified_complx_mult_DW01_sub_0)
                                       1.05e-04 2.28e-04 4.92e+05 8.24e-04   1.4
1
