/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [18:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_16z[1] & celloutsig_0_9z[8]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[15] & celloutsig_1_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_1z & celloutsig_1_9z[0]);
  assign celloutsig_0_0z = !(in_data[84] ? in_data[95] : in_data[92]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? in_data[137] : celloutsig_1_0z);
  assign celloutsig_0_35z = ~celloutsig_0_31z[1];
  assign celloutsig_0_13z = ~celloutsig_0_2z[1];
  assign celloutsig_0_10z = ~((celloutsig_0_6z[4] | celloutsig_0_8z[4]) & celloutsig_0_9z[12]);
  assign celloutsig_1_13z = celloutsig_1_10z[4] | ~(celloutsig_1_10z[3]);
  assign celloutsig_0_3z = in_data[55] ^ celloutsig_0_1z[1];
  assign celloutsig_1_4z = { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[182:168] };
  assign celloutsig_1_7z = { celloutsig_1_4z[7:2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[7:0] };
  assign celloutsig_0_18z = celloutsig_0_9z[12:2] / { 1'h1, celloutsig_0_2z[6:2], celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_12z[11:6] / { 1'h1, celloutsig_0_12z[6:5], celloutsig_0_14z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_3z } === { in_data[30:29], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[11:8], celloutsig_1_3z, celloutsig_1_10z } === { celloutsig_1_7z[6:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_11z[13:8], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_13z } <= { celloutsig_1_2z[8:1], celloutsig_1_18z };
  assign celloutsig_1_1z = in_data[158:156] && in_data[135:133];
  assign celloutsig_1_0z = in_data[138:129] || in_data[107:98];
  assign celloutsig_0_2z = { in_data[9:4], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[91:88], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_0_26z = celloutsig_0_16z[8:3] % { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_2z[8:3] % { 1'h1, celloutsig_1_4z[5:1] };
  assign celloutsig_1_8z = ^ celloutsig_1_7z[5:3];
  assign celloutsig_0_51z = { celloutsig_0_21z[8:7], celloutsig_0_40z } << celloutsig_0_14z;
  assign celloutsig_0_1z = in_data[48:46] << { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_12z[16:15], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z } << { celloutsig_0_12z[8:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_27z[4:1], celloutsig_0_19z } >> celloutsig_0_26z[5:1];
  assign celloutsig_0_52z = { celloutsig_0_7z[2:0], celloutsig_0_7z, celloutsig_0_2z } >> { celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_6z = { celloutsig_0_2z[8:6], celloutsig_0_2z } >>> { in_data[89:76], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[178:168] ^ { in_data[105:96], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[12:0] ^ { in_data[182:181], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_5z[1], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z } ^ { in_data[164:145], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } ^ celloutsig_0_5z;
  assign celloutsig_0_9z = { celloutsig_0_6z[12:5], celloutsig_0_1z, celloutsig_0_8z } ^ { celloutsig_0_8z[3:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[14:12] ^ { celloutsig_0_9z[0], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_15z = { celloutsig_0_6z[14], celloutsig_0_2z, celloutsig_0_4z } ^ in_data[21:8];
  assign celloutsig_0_27z = celloutsig_0_20z ^ { celloutsig_0_18z[10:7], celloutsig_0_17z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_9z = { celloutsig_1_4z[9:6], celloutsig_1_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = ~((celloutsig_0_5z[0] & celloutsig_0_0z) | (celloutsig_0_15z[3] & in_data[21]));
  assign celloutsig_0_19z = ~((celloutsig_0_1z[1] & celloutsig_0_10z) | (celloutsig_0_7z[1] & celloutsig_0_16z[10]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
