{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657808770981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657808770982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 11:26:10 2022 " "Processing started: Thu Jul 14 11:26:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657808770982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808770982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808770982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657808771725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657808771725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/led_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/led_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_display-RTL " "Found design unit 1: led_display-RTL" {  } { { "../work/led_display.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789902 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "../work/led_display.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "../work/rom.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789904 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../work/rom.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/register_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/register_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "../work/Register_16bits.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Register_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789907 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../work/Register_16bits.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Register_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../work/ram.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ram.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789910 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../work/ram.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789910 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../work/mux.vhd " "Entity \"mux\" obtained from \"../work/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../work/mux.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1657808789913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "../work/mux.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789913 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../work/mux.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-stimulus " "Found design unit 1: cpu-stimulus" {  } { { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789916 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-LOGIC " "Found design unit 1: counter-LOGIC" {  } { { "../work/counter.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789918 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../work/counter.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/counter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-RTL " "Found design unit 1: controller-RTL" {  } { { "../work/Controller.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789921 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../work/Controller.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LOGIC " "Found design unit 1: ALU-LOGIC" {  } { { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nycolas/documents/ldp/cpu_sintese/work/16bit_instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nycolas/documents/ldp/cpu_sintese/work/16bit_instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstReg-LOGIC " "Found design unit 1: InstReg-LOGIC" {  } { { "../work/16bit_instruction_register.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/16bit_instruction_register.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789927 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstReg " "Found entity 1: InstReg" {  } { { "../work/16bit_instruction_register.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/16bit_instruction_register.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-rtl " "Found design unit 1: de10_lite-rtl" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789929 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808789929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808789929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657808790058 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de10_lite.vhd(19) " "VHDL Signal Declaration warning at de10_lite.vhd(19): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790066 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de10_lite.vhd(20) " "VHDL Signal Declaration warning at de10_lite.vhd(20): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790067 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de10_lite.vhd(21) " "VHDL Signal Declaration warning at de10_lite.vhd(21): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790068 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de10_lite.vhd(22) " "VHDL Signal Declaration warning at de10_lite.vhd(22): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790068 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de10_lite.vhd(23) " "VHDL Signal Declaration warning at de10_lite.vhd(23): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790068 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de10_lite.vhd(24) " "VHDL Signal Declaration warning at de10_lite.vhd(24): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790068 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de10_lite.vhd(26) " "VHDL Signal Declaration warning at de10_lite.vhd(26): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790070 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de10_lite.vhd(27) " "VHDL Signal Declaration warning at de10_lite.vhd(27): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790070 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de10_lite.vhd(28) " "VHDL Signal Declaration warning at de10_lite.vhd(28): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790070 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de10_lite.vhd(29) " "VHDL Signal Declaration warning at de10_lite.vhd(29): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790070 "|de10_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR de10_lite.vhd(43) " "VHDL Signal Declaration warning at de10_lite.vhd(43): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808790070 "|de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "de10_lite.vhd" "cpu1" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu1\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu1\|controller:controller\"" {  } { { "../work/CPU.vhd" "controller" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:cpu1\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"cpu:cpu1\|ALU:ALU\"" {  } { { "../work/CPU.vhd" "ALU" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstReg cpu:cpu1\|InstReg:InstReg " "Elaborating entity \"InstReg\" for hierarchy \"cpu:cpu1\|InstReg:InstReg\"" {  } { { "../work/CPU.vhd" "InstReg" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu1\|mux:mux " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu1\|mux:mux\"" {  } { { "../work/CPU.vhd" "mux" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cpu:cpu1\|reg:reg1 " "Elaborating entity \"reg\" for hierarchy \"cpu:cpu1\|reg:reg1\"" {  } { { "../work/CPU.vhd" "reg1" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:cpu1\|counter:counter " "Elaborating entity \"counter\" for hierarchy \"cpu:cpu1\|counter:counter\"" {  } { { "../work/CPU.vhd" "counter" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu1\|rom:ROM " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu1\|rom:ROM\"" {  } { { "../work/CPU.vhd" "ROM" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cpu:cpu1\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"cpu:cpu1\|ram:RAM\"" {  } { { "../work/CPU.vhd" "RAM" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display cpu:cpu1\|led_display:led_display_inst " "Elaborating entity \"led_display\" for hierarchy \"cpu:cpu1\|led_display:led_display_inst\"" {  } { { "../work/CPU.vhd" "led_display_inst" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808790171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raw_data led_display.vhd(50) " "Verilog HDL or VHDL warning at led_display.vhd(50): object \"raw_data\" assigned a value but never read" {  } { { "../work/led_display.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657808790172 "|de10_lite|cpu:cpu1|led_display:led_display_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "cpu:cpu1\|rom:ROM\|rom " "RAM logic \"cpu:cpu1\|rom:ROM\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../work/rom.vhd" "rom" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/rom.vhd" 29 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1657808790776 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1657808790776 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu1\|ram:RAM\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu1\|ram:RAM\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1657808790954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1657808790954 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657808790954 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:cpu1\|ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:cpu1\|ALU:ALU\|Mult0\"" {  } { { "../work/ALU.vhd" "Mult0" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808790955 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657808790955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808791104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657808791104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc71 " "Found entity 1: altsyncram_jc71" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808791206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808791206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\"" {  } { { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808791283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657808791284 ""}  } { { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657808791284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657808791361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808791361 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a0 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a1 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a2 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a3 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a4 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a5 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a6 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a7 " "Synthesized away node \"cpu:cpu1\|ram:RAM\|altsyncram:ram_block_rtl_0\|altsyncram_jc71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jc71.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/altsyncram_jc71.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 146 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791633 "|de10_lite|cpu:cpu1|ram:RAM|altsyncram:ram_block_rtl_0|altsyncram_jc71:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1657808791633 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1657808791633 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1657808791790 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1657808791790 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../work/led_display.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/led_display.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1657808791795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1657808791796 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\|mult_tds:auto_generated\|mac_out2 " "Synthesized away node \"cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\|mult_tds:auto_generated\|mac_out2\"" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 34 -1 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 74 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791798 "|de10_lite|cpu:cpu1|ALU:ALU|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\|mult_tds:auto_generated\|mac_mult1 " "Synthesized away node \"cpu:cpu1\|ALU:ALU\|lpm_mult:Mult0\|mult_tds:auto_generated\|mac_mult1\"" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/db/mult_tds.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../work/ALU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/ALU.vhd" 34 -1 0 } } { "../work/CPU.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/work/CPU.vhd" 74 0 0 } } { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808791798 "|de10_lite|cpu:cpu1|ALU:ALU|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1657808791798 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1657808791798 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657808791847 "|de10_lite|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657808791847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657808792016 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657808792574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657808793188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657808793188 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Nycolas/Documents/LDP/CPU_sintese/Sint/de10_lite.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657808793381 "|de10_lite|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1657808793381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657808793383 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657808793383 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1657808793383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657808793383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657808793383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657808793427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 11:26:33 2022 " "Processing ended: Thu Jul 14 11:26:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657808793427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657808793427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657808793427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657808793427 ""}
