<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bcma_driver_chipcommon.h source code [linux-4.14.y/include/linux/bcma/bcma_driver_chipcommon.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bcma_chipcommon_pmu,bcma_drv_cc,bcma_drv_cc_b "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/bcma/bcma_driver_chipcommon.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>bcma</a>/<a href='bcma_driver_chipcommon.h.html'>bcma_driver_chipcommon.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_BCMA_DRIVER_CC_H_">LINUX_BCMA_DRIVER_CC_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_BCMA_DRIVER_CC_H_" data-ref="_M/LINUX_BCMA_DRIVER_CC_H_">LINUX_BCMA_DRIVER_CC_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../platform_device.h.html">&lt;linux/platform_device.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../gpio.h.html">&lt;linux/gpio.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i class="doc">/** ChipCommon core registers. **/</i></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_ID" data-ref="_M/BCMA_CC_ID">BCMA_CC_ID</dfn>			0x0000</u></td></tr>
<tr><th id="10">10</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_ID" data-ref="_M/BCMA_CC_ID_ID">BCMA_CC_ID_ID</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="11">11</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_ID_SHIFT" data-ref="_M/BCMA_CC_ID_ID_SHIFT">BCMA_CC_ID_ID_SHIFT</dfn>		0</u></td></tr>
<tr><th id="12">12</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_REV" data-ref="_M/BCMA_CC_ID_REV">BCMA_CC_ID_REV</dfn>			0x000F0000</u></td></tr>
<tr><th id="13">13</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_REV_SHIFT" data-ref="_M/BCMA_CC_ID_REV_SHIFT">BCMA_CC_ID_REV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="14">14</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_PKG" data-ref="_M/BCMA_CC_ID_PKG">BCMA_CC_ID_PKG</dfn>			0x00F00000</u></td></tr>
<tr><th id="15">15</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_PKG_SHIFT" data-ref="_M/BCMA_CC_ID_PKG_SHIFT">BCMA_CC_ID_PKG_SHIFT</dfn>		20</u></td></tr>
<tr><th id="16">16</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_NRCORES" data-ref="_M/BCMA_CC_ID_NRCORES">BCMA_CC_ID_NRCORES</dfn>		0x0F000000</u></td></tr>
<tr><th id="17">17</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_NRCORES_SHIFT" data-ref="_M/BCMA_CC_ID_NRCORES_SHIFT">BCMA_CC_ID_NRCORES_SHIFT</dfn>	24</u></td></tr>
<tr><th id="18">18</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_TYPE" data-ref="_M/BCMA_CC_ID_TYPE">BCMA_CC_ID_TYPE</dfn>		0xF0000000</u></td></tr>
<tr><th id="19">19</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_ID_TYPE_SHIFT" data-ref="_M/BCMA_CC_ID_TYPE_SHIFT">BCMA_CC_ID_TYPE_SHIFT</dfn>		28</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CAP" data-ref="_M/BCMA_CC_CAP">BCMA_CC_CAP</dfn>			0x0004		/* Capabilities */</u></td></tr>
<tr><th id="21">21</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_NRUART" data-ref="_M/BCMA_CC_CAP_NRUART">BCMA_CC_CAP_NRUART</dfn>		0x00000003	/* # of UARTs */</u></td></tr>
<tr><th id="22">22</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_MIPSEB" data-ref="_M/BCMA_CC_CAP_MIPSEB">BCMA_CC_CAP_MIPSEB</dfn>		0x00000004	/* MIPS in BigEndian Mode */</u></td></tr>
<tr><th id="23">23</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_UARTCLK" data-ref="_M/BCMA_CC_CAP_UARTCLK">BCMA_CC_CAP_UARTCLK</dfn>		0x00000018	/* UART clock select */</u></td></tr>
<tr><th id="24">24</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_CAP_UARTCLK_INT" data-ref="_M/BCMA_CC_CAP_UARTCLK_INT">BCMA_CC_CAP_UARTCLK_INT</dfn>	0x00000008	/* UARTs are driven by internal divided clock */</u></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_UARTGPIO" data-ref="_M/BCMA_CC_CAP_UARTGPIO">BCMA_CC_CAP_UARTGPIO</dfn>		0x00000020	/* UARTs on GPIO 15-12 */</u></td></tr>
<tr><th id="26">26</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXTBUS" data-ref="_M/BCMA_CC_CAP_EXTBUS">BCMA_CC_CAP_EXTBUS</dfn>		0x000000C0	/* External buses present */</u></td></tr>
<tr><th id="27">27</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_FLASHT" data-ref="_M/BCMA_CC_CAP_FLASHT">BCMA_CC_CAP_FLASHT</dfn>		0x00000700	/* Flash Type */</u></td></tr>
<tr><th id="28">28</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_FLASHT_NONE" data-ref="_M/BCMA_CC_FLASHT_NONE">BCMA_CC_FLASHT_NONE</dfn>		0x00000000	/* No flash */</u></td></tr>
<tr><th id="29">29</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_FLASHT_STSER" data-ref="_M/BCMA_CC_FLASHT_STSER">BCMA_CC_FLASHT_STSER</dfn>		0x00000100	/* ST serial flash */</u></td></tr>
<tr><th id="30">30</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_FLASHT_ATSER" data-ref="_M/BCMA_CC_FLASHT_ATSER">BCMA_CC_FLASHT_ATSER</dfn>		0x00000200	/* Atmel serial flash */</u></td></tr>
<tr><th id="31">31</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_FLASHT_NAND" data-ref="_M/BCMA_CC_FLASHT_NAND">BCMA_CC_FLASHT_NAND</dfn>		0x00000300	/* NAND flash */</u></td></tr>
<tr><th id="32">32</th><td><u>#define	  <dfn class="macro" id="_M/BCMA_CC_FLASHT_PARA" data-ref="_M/BCMA_CC_FLASHT_PARA">BCMA_CC_FLASHT_PARA</dfn>		0x00000700	/* Parallel flash */</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_PLLT" data-ref="_M/BCMA_CC_CAP_PLLT">BCMA_CC_CAP_PLLT</dfn>		0x00038000	/* PLL Type */</u></td></tr>
<tr><th id="34">34</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_NONE" data-ref="_M/BCMA_PLLTYPE_NONE">BCMA_PLLTYPE_NONE</dfn>		0x00000000</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_1" data-ref="_M/BCMA_PLLTYPE_1">BCMA_PLLTYPE_1</dfn>		0x00010000	/* 48Mhz base, 3 dividers */</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_2" data-ref="_M/BCMA_PLLTYPE_2">BCMA_PLLTYPE_2</dfn>		0x00020000	/* 48Mhz, 4 dividers */</u></td></tr>
<tr><th id="37">37</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_3" data-ref="_M/BCMA_PLLTYPE_3">BCMA_PLLTYPE_3</dfn>		0x00030000	/* 25Mhz, 2 dividers */</u></td></tr>
<tr><th id="38">38</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_4" data-ref="_M/BCMA_PLLTYPE_4">BCMA_PLLTYPE_4</dfn>		0x00008000	/* 48Mhz, 4 dividers */</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_5" data-ref="_M/BCMA_PLLTYPE_5">BCMA_PLLTYPE_5</dfn>		0x00018000	/* 25Mhz, 4 dividers */</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_6" data-ref="_M/BCMA_PLLTYPE_6">BCMA_PLLTYPE_6</dfn>		0x00028000	/* 100/200 or 120/240 only */</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/BCMA_PLLTYPE_7" data-ref="_M/BCMA_PLLTYPE_7">BCMA_PLLTYPE_7</dfn>		0x00038000	/* 25Mhz, 4 dividers */</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_PCTL" data-ref="_M/BCMA_CC_CAP_PCTL">BCMA_CC_CAP_PCTL</dfn>		0x00040000	/* Power Control */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_OTPS" data-ref="_M/BCMA_CC_CAP_OTPS">BCMA_CC_CAP_OTPS</dfn>		0x00380000	/* OTP size */</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_OTPS_SHIFT" data-ref="_M/BCMA_CC_CAP_OTPS_SHIFT">BCMA_CC_CAP_OTPS_SHIFT</dfn>		19</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_OTPS_BASE" data-ref="_M/BCMA_CC_CAP_OTPS_BASE">BCMA_CC_CAP_OTPS_BASE</dfn>		5</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_JTAGM" data-ref="_M/BCMA_CC_CAP_JTAGM">BCMA_CC_CAP_JTAGM</dfn>		0x00400000	/* JTAG master present */</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_BROM" data-ref="_M/BCMA_CC_CAP_BROM">BCMA_CC_CAP_BROM</dfn>		0x00800000	/* Internal boot ROM active */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_64BIT" data-ref="_M/BCMA_CC_CAP_64BIT">BCMA_CC_CAP_64BIT</dfn>		0x08000000	/* 64-bit Backplane */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_PMU" data-ref="_M/BCMA_CC_CAP_PMU">BCMA_CC_CAP_PMU</dfn>		0x10000000	/* PMU available (rev &gt;= 20) */</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_ECI" data-ref="_M/BCMA_CC_CAP_ECI">BCMA_CC_CAP_ECI</dfn>		0x20000000	/* ECI available (rev &gt;= 20) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_SPROM" data-ref="_M/BCMA_CC_CAP_SPROM">BCMA_CC_CAP_SPROM</dfn>		0x40000000	/* SPROM present */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_NFLASH" data-ref="_M/BCMA_CC_CAP_NFLASH">BCMA_CC_CAP_NFLASH</dfn>		0x80000000	/* NAND flash present (rev &gt;= 35 or BCM4706?) */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CORECTL" data-ref="_M/BCMA_CC_CORECTL">BCMA_CC_CORECTL</dfn>			0x0008</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CORECTL_UARTCLK0" data-ref="_M/BCMA_CC_CORECTL_UARTCLK0">BCMA_CC_CORECTL_UARTCLK0</dfn>	0x00000001	/* Drive UART with internal clock */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CORECTL_SE" data-ref="_M/BCMA_CC_CORECTL_SE">BCMA_CC_CORECTL_SE</dfn>		0x00000002	/* sync clk out enable (corerev &gt;= 3) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CORECTL_UARTCLKEN" data-ref="_M/BCMA_CC_CORECTL_UARTCLKEN">BCMA_CC_CORECTL_UARTCLKEN</dfn>	0x00000008	/* UART clock enable (rev &gt;= 21) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_BIST" data-ref="_M/BCMA_CC_BIST">BCMA_CC_BIST</dfn>			0x000C</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_OTPS" data-ref="_M/BCMA_CC_OTPS">BCMA_CC_OTPS</dfn>			0x0010		/* OTP status */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPS_PROGFAIL" data-ref="_M/BCMA_CC_OTPS_PROGFAIL">BCMA_CC_OTPS_PROGFAIL</dfn>		0x80000000</u></td></tr>
<tr><th id="60">60</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPS_PROTECT" data-ref="_M/BCMA_CC_OTPS_PROTECT">BCMA_CC_OTPS_PROTECT</dfn>		0x00000007</u></td></tr>
<tr><th id="61">61</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPS_HW_PROTECT" data-ref="_M/BCMA_CC_OTPS_HW_PROTECT">BCMA_CC_OTPS_HW_PROTECT</dfn>	0x00000001</u></td></tr>
<tr><th id="62">62</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPS_SW_PROTECT" data-ref="_M/BCMA_CC_OTPS_SW_PROTECT">BCMA_CC_OTPS_SW_PROTECT</dfn>	0x00000002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPS_CID_PROTECT" data-ref="_M/BCMA_CC_OTPS_CID_PROTECT">BCMA_CC_OTPS_CID_PROTECT</dfn>	0x00000004</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_OTPS_GU_PROG_IND" data-ref="_M/BCMA_CC_OTPS_GU_PROG_IND">BCMA_CC_OTPS_GU_PROG_IND</dfn>	0x00000F00	/* General Use programmed indication */</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_OTPS_GU_PROG_IND_SHIFT" data-ref="_M/BCMA_CC_OTPS_GU_PROG_IND_SHIFT">BCMA_CC_OTPS_GU_PROG_IND_SHIFT</dfn>	8</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_OTPS_GU_PROG_HW" data-ref="_M/BCMA_CC_OTPS_GU_PROG_HW">BCMA_CC_OTPS_GU_PROG_HW</dfn>	0x00000100	/* HW region programmed */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_OTPC" data-ref="_M/BCMA_CC_OTPC">BCMA_CC_OTPC</dfn>			0x0014		/* OTP control */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_RECWAIT" data-ref="_M/BCMA_CC_OTPC_RECWAIT">BCMA_CC_OTPC_RECWAIT</dfn>		0xFF000000</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_PROGWAIT" data-ref="_M/BCMA_CC_OTPC_PROGWAIT">BCMA_CC_OTPC_PROGWAIT</dfn>		0x00FFFF00</u></td></tr>
<tr><th id="70">70</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_PRW_SHIFT" data-ref="_M/BCMA_CC_OTPC_PRW_SHIFT">BCMA_CC_OTPC_PRW_SHIFT</dfn>		8</u></td></tr>
<tr><th id="71">71</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_MAXFAIL" data-ref="_M/BCMA_CC_OTPC_MAXFAIL">BCMA_CC_OTPC_MAXFAIL</dfn>		0x00000038</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_VSEL" data-ref="_M/BCMA_CC_OTPC_VSEL">BCMA_CC_OTPC_VSEL</dfn>		0x00000006</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPC_SELVL" data-ref="_M/BCMA_CC_OTPC_SELVL">BCMA_CC_OTPC_SELVL</dfn>		0x00000001</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_OTPP" data-ref="_M/BCMA_CC_OTPP">BCMA_CC_OTPP</dfn>			0x0018		/* OTP prog */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_COL" data-ref="_M/BCMA_CC_OTPP_COL">BCMA_CC_OTPP_COL</dfn>		0x000000FF</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_ROW" data-ref="_M/BCMA_CC_OTPP_ROW">BCMA_CC_OTPP_ROW</dfn>		0x0000FF00</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_ROW_SHIFT" data-ref="_M/BCMA_CC_OTPP_ROW_SHIFT">BCMA_CC_OTPP_ROW_SHIFT</dfn>		8</u></td></tr>
<tr><th id="78">78</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_READERR" data-ref="_M/BCMA_CC_OTPP_READERR">BCMA_CC_OTPP_READERR</dfn>		0x10000000</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_VALUE" data-ref="_M/BCMA_CC_OTPP_VALUE">BCMA_CC_OTPP_VALUE</dfn>		0x20000000</u></td></tr>
<tr><th id="80">80</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_READ" data-ref="_M/BCMA_CC_OTPP_READ">BCMA_CC_OTPP_READ</dfn>		0x40000000</u></td></tr>
<tr><th id="81">81</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_START" data-ref="_M/BCMA_CC_OTPP_START">BCMA_CC_OTPP_START</dfn>		0x80000000</u></td></tr>
<tr><th id="82">82</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_OTPP_BUSY" data-ref="_M/BCMA_CC_OTPP_BUSY">BCMA_CC_OTPP_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_OTPL" data-ref="_M/BCMA_CC_OTPL">BCMA_CC_OTPL</dfn>			0x001C		/* OTP layout */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_OTPL_GURGN_OFFSET" data-ref="_M/BCMA_CC_OTPL_GURGN_OFFSET">BCMA_CC_OTPL_GURGN_OFFSET</dfn>	0x00000FFF	/* offset of general use region */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IRQSTAT" data-ref="_M/BCMA_CC_IRQSTAT">BCMA_CC_IRQSTAT</dfn>			0x0020</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IRQMASK" data-ref="_M/BCMA_CC_IRQMASK">BCMA_CC_IRQMASK</dfn>			0x0024</u></td></tr>
<tr><th id="87">87</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_IRQ_GPIO" data-ref="_M/BCMA_CC_IRQ_GPIO">BCMA_CC_IRQ_GPIO</dfn>		0x00000001	/* gpio intr */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_IRQ_EXT" data-ref="_M/BCMA_CC_IRQ_EXT">BCMA_CC_IRQ_EXT</dfn>		0x00000002	/* ro: ext intr pin (corerev &gt;= 3) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_IRQ_WDRESET" data-ref="_M/BCMA_CC_IRQ_WDRESET">BCMA_CC_IRQ_WDRESET</dfn>		0x80000000	/* watchdog reset occurred */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CHIPCTL" data-ref="_M/BCMA_CC_CHIPCTL">BCMA_CC_CHIPCTL</dfn>			0x0028		/* Rev &gt;= 11 only */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CHIPSTAT" data-ref="_M/BCMA_CC_CHIPSTAT">BCMA_CC_CHIPSTAT</dfn>		0x002C		/* Rev &gt;= 11 only */</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4313_SPROM_PRESENT" data-ref="_M/BCMA_CC_CHIPST_4313_SPROM_PRESENT">BCMA_CC_CHIPST_4313_SPROM_PRESENT</dfn>	1</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4313_OTP_PRESENT" data-ref="_M/BCMA_CC_CHIPST_4313_OTP_PRESENT">BCMA_CC_CHIPST_4313_OTP_PRESENT</dfn>	2</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4331_SPROM_PRESENT" data-ref="_M/BCMA_CC_CHIPST_4331_SPROM_PRESENT">BCMA_CC_CHIPST_4331_SPROM_PRESENT</dfn>	2</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4331_OTP_PRESENT" data-ref="_M/BCMA_CC_CHIPST_4331_OTP_PRESENT">BCMA_CC_CHIPST_4331_OTP_PRESENT</dfn>	4</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_ILP_DIV_EN" data-ref="_M/BCMA_CC_CHIPST_43228_ILP_DIV_EN">BCMA_CC_CHIPST_43228_ILP_DIV_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_OTP_PRESENT" data-ref="_M/BCMA_CC_CHIPST_43228_OTP_PRESENT">BCMA_CC_CHIPST_43228_OTP_PRESENT</dfn>	0x00000002</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_SERDES_REFCLK_PADSEL" data-ref="_M/BCMA_CC_CHIPST_43228_SERDES_REFCLK_PADSEL">BCMA_CC_CHIPST_43228_SERDES_REFCLK_PADSEL</dfn>	0x00000004</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_SDIO_MODE" data-ref="_M/BCMA_CC_CHIPST_43228_SDIO_MODE">BCMA_CC_CHIPST_43228_SDIO_MODE</dfn>		0x00000008</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_SDIO_OTP_PRESENT" data-ref="_M/BCMA_CC_CHIPST_43228_SDIO_OTP_PRESENT">BCMA_CC_CHIPST_43228_SDIO_OTP_PRESENT</dfn>	0x00000010</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_43228_SDIO_RESET" data-ref="_M/BCMA_CC_CHIPST_43228_SDIO_RESET">BCMA_CC_CHIPST_43228_SDIO_RESET</dfn>	0x00000020</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4706_PKG_OPTION" data-ref="_M/BCMA_CC_CHIPST_4706_PKG_OPTION">BCMA_CC_CHIPST_4706_PKG_OPTION</dfn>		BIT(0) /* 0: full-featured package 1: low-cost package */</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4706_SFLASH_PRESENT" data-ref="_M/BCMA_CC_CHIPST_4706_SFLASH_PRESENT">BCMA_CC_CHIPST_4706_SFLASH_PRESENT</dfn>	BIT(1) /* 0: parallel, 1: serial flash is present */</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4706_SFLASH_TYPE" data-ref="_M/BCMA_CC_CHIPST_4706_SFLASH_TYPE">BCMA_CC_CHIPST_4706_SFLASH_TYPE</dfn>	BIT(2) /* 0: 8b-p/ST-s flash, 1: 16b-p/Atmal-s flash */</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4706_MIPS_BENDIAN" data-ref="_M/BCMA_CC_CHIPST_4706_MIPS_BENDIAN">BCMA_CC_CHIPST_4706_MIPS_BENDIAN</dfn>	BIT(3) /* 0: little, 1: big endian */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4706_PCIE1_DISABLE" data-ref="_M/BCMA_CC_CHIPST_4706_PCIE1_DISABLE">BCMA_CC_CHIPST_4706_PCIE1_DISABLE</dfn>	BIT(5) /* PCIE1 enable strap pin */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_5357_NAND_BOOT" data-ref="_M/BCMA_CC_CHIPST_5357_NAND_BOOT">BCMA_CC_CHIPST_5357_NAND_BOOT</dfn>		BIT(4) /* NAND boot, valid for CC rev 38 and/or BCM5357 */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CHIPST_4360_XTAL_40MZ" data-ref="_M/BCMA_CC_CHIPST_4360_XTAL_40MZ">BCMA_CC_CHIPST_4360_XTAL_40MZ</dfn>		0x00000001</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_JCMD" data-ref="_M/BCMA_CC_JCMD">BCMA_CC_JCMD</dfn>			0x0030		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_START" data-ref="_M/BCMA_CC_JCMD_START">BCMA_CC_JCMD_START</dfn>		0x80000000</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_BUSY" data-ref="_M/BCMA_CC_JCMD_BUSY">BCMA_CC_JCMD_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_PAUSE" data-ref="_M/BCMA_CC_JCMD_PAUSE">BCMA_CC_JCMD_PAUSE</dfn>		0x40000000</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_MASK" data-ref="_M/BCMA_CC_JCMD0_ACC_MASK">BCMA_CC_JCMD0_ACC_MASK</dfn>		0x0000F000</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_IRDR" data-ref="_M/BCMA_CC_JCMD0_ACC_IRDR">BCMA_CC_JCMD0_ACC_IRDR</dfn>		0x00000000</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_DR" data-ref="_M/BCMA_CC_JCMD0_ACC_DR">BCMA_CC_JCMD0_ACC_DR</dfn>		0x00001000</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_IR" data-ref="_M/BCMA_CC_JCMD0_ACC_IR">BCMA_CC_JCMD0_ACC_IR</dfn>		0x00002000</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_RESET" data-ref="_M/BCMA_CC_JCMD0_ACC_RESET">BCMA_CC_JCMD0_ACC_RESET</dfn>	0x00003000</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_IRPDR" data-ref="_M/BCMA_CC_JCMD0_ACC_IRPDR">BCMA_CC_JCMD0_ACC_IRPDR</dfn>	0x00004000</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_ACC_PDR" data-ref="_M/BCMA_CC_JCMD0_ACC_PDR">BCMA_CC_JCMD0_ACC_PDR</dfn>		0x00005000</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD0_IRW_MASK" data-ref="_M/BCMA_CC_JCMD0_IRW_MASK">BCMA_CC_JCMD0_IRW_MASK</dfn>		0x00000F00</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_MASK" data-ref="_M/BCMA_CC_JCMD_ACC_MASK">BCMA_CC_JCMD_ACC_MASK</dfn>		0x000F0000	/* Changes for corerev 11 */</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_IRDR" data-ref="_M/BCMA_CC_JCMD_ACC_IRDR">BCMA_CC_JCMD_ACC_IRDR</dfn>		0x00000000</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_DR" data-ref="_M/BCMA_CC_JCMD_ACC_DR">BCMA_CC_JCMD_ACC_DR</dfn>		0x00010000</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_IR" data-ref="_M/BCMA_CC_JCMD_ACC_IR">BCMA_CC_JCMD_ACC_IR</dfn>		0x00020000</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_RESET" data-ref="_M/BCMA_CC_JCMD_ACC_RESET">BCMA_CC_JCMD_ACC_RESET</dfn>		0x00030000</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_IRPDR" data-ref="_M/BCMA_CC_JCMD_ACC_IRPDR">BCMA_CC_JCMD_ACC_IRPDR</dfn>		0x00040000</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_ACC_PDR" data-ref="_M/BCMA_CC_JCMD_ACC_PDR">BCMA_CC_JCMD_ACC_PDR</dfn>		0x00050000</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_IRW_MASK" data-ref="_M/BCMA_CC_JCMD_IRW_MASK">BCMA_CC_JCMD_IRW_MASK</dfn>		0x00001F00</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_IRW_SHIFT" data-ref="_M/BCMA_CC_JCMD_IRW_SHIFT">BCMA_CC_JCMD_IRW_SHIFT</dfn>		8</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCMD_DRW_MASK" data-ref="_M/BCMA_CC_JCMD_DRW_MASK">BCMA_CC_JCMD_DRW_MASK</dfn>		0x0000003F</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_JIR" data-ref="_M/BCMA_CC_JIR">BCMA_CC_JIR</dfn>			0x0034		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_JDR" data-ref="_M/BCMA_CC_JDR">BCMA_CC_JDR</dfn>			0x0038		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_JCTL" data-ref="_M/BCMA_CC_JCTL">BCMA_CC_JCTL</dfn>			0x003C		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCTL_FORCE_CLK" data-ref="_M/BCMA_CC_JCTL_FORCE_CLK">BCMA_CC_JCTL_FORCE_CLK</dfn>		4		/* Force clock */</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCTL_EXT_EN" data-ref="_M/BCMA_CC_JCTL_EXT_EN">BCMA_CC_JCTL_EXT_EN</dfn>		2		/* Enable external targets */</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_JCTL_EN" data-ref="_M/BCMA_CC_JCTL_EN">BCMA_CC_JCTL_EN</dfn>		1		/* Enable Jtag master */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FLASHCTL" data-ref="_M/BCMA_CC_FLASHCTL">BCMA_CC_FLASHCTL</dfn>		0x0040</u></td></tr>
<tr><th id="138">138</th><td><i>/* Start/busy bit in flashcontrol */</i></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_OPCODE" data-ref="_M/BCMA_CC_FLASHCTL_OPCODE">BCMA_CC_FLASHCTL_OPCODE</dfn>	0x000000ff</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ACTION" data-ref="_M/BCMA_CC_FLASHCTL_ACTION">BCMA_CC_FLASHCTL_ACTION</dfn>	0x00000700</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_CS_ACTIVE" data-ref="_M/BCMA_CC_FLASHCTL_CS_ACTIVE">BCMA_CC_FLASHCTL_CS_ACTIVE</dfn>	0x00001000	/* Chip Select Active, rev &gt;= 20 */</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_START" data-ref="_M/BCMA_CC_FLASHCTL_START">BCMA_CC_FLASHCTL_START</dfn>		0x80000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_BUSY" data-ref="_M/BCMA_CC_FLASHCTL_BUSY">BCMA_CC_FLASHCTL_BUSY</dfn>		BCMA_CC_FLASHCTL_START</u></td></tr>
<tr><th id="144">144</th><td><i>/* Flashcontrol action + opcodes for ST flashes */</i></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_WREN" data-ref="_M/BCMA_CC_FLASHCTL_ST_WREN">BCMA_CC_FLASHCTL_ST_WREN</dfn>	0x0006		/* Write Enable */</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_WRDIS" data-ref="_M/BCMA_CC_FLASHCTL_ST_WRDIS">BCMA_CC_FLASHCTL_ST_WRDIS</dfn>	0x0004		/* Write Disable */</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_RDSR" data-ref="_M/BCMA_CC_FLASHCTL_ST_RDSR">BCMA_CC_FLASHCTL_ST_RDSR</dfn>	0x0105		/* Read Status Register */</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_WRSR" data-ref="_M/BCMA_CC_FLASHCTL_ST_WRSR">BCMA_CC_FLASHCTL_ST_WRSR</dfn>	0x0101		/* Write Status Register */</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_READ" data-ref="_M/BCMA_CC_FLASHCTL_ST_READ">BCMA_CC_FLASHCTL_ST_READ</dfn>	0x0303		/* Read Data Bytes */</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_PP" data-ref="_M/BCMA_CC_FLASHCTL_ST_PP">BCMA_CC_FLASHCTL_ST_PP</dfn>		0x0302		/* Page Program */</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_SE" data-ref="_M/BCMA_CC_FLASHCTL_ST_SE">BCMA_CC_FLASHCTL_ST_SE</dfn>		0x02d8		/* Sector Erase */</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_BE" data-ref="_M/BCMA_CC_FLASHCTL_ST_BE">BCMA_CC_FLASHCTL_ST_BE</dfn>		0x00c7		/* Bulk Erase */</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_DP" data-ref="_M/BCMA_CC_FLASHCTL_ST_DP">BCMA_CC_FLASHCTL_ST_DP</dfn>		0x00b9		/* Deep Power-down */</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_RES" data-ref="_M/BCMA_CC_FLASHCTL_ST_RES">BCMA_CC_FLASHCTL_ST_RES</dfn>	0x03ab		/* Read Electronic Signature */</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_CSA" data-ref="_M/BCMA_CC_FLASHCTL_ST_CSA">BCMA_CC_FLASHCTL_ST_CSA</dfn>	0x1000		/* Keep chip select asserted */</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_ST_SSE" data-ref="_M/BCMA_CC_FLASHCTL_ST_SSE">BCMA_CC_FLASHCTL_ST_SSE</dfn>	0x0220		/* Sub-sector Erase */</u></td></tr>
<tr><th id="157">157</th><td><i>/* Flashcontrol action + opcodes for Atmel flashes */</i></td></tr>
<tr><th id="158">158</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_READ" data-ref="_M/BCMA_CC_FLASHCTL_AT_READ">BCMA_CC_FLASHCTL_AT_READ</dfn>			0x07e8</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_PAGE_READ" data-ref="_M/BCMA_CC_FLASHCTL_AT_PAGE_READ">BCMA_CC_FLASHCTL_AT_PAGE_READ</dfn>			0x07d2</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_STATUS" data-ref="_M/BCMA_CC_FLASHCTL_AT_STATUS">BCMA_CC_FLASHCTL_AT_STATUS</dfn>			0x01d7</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_WRITE" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_WRITE">BCMA_CC_FLASHCTL_AT_BUF1_WRITE</dfn>			0x0384</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_WRITE" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_WRITE">BCMA_CC_FLASHCTL_AT_BUF2_WRITE</dfn>			0x0387</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_ERASE_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_ERASE_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF1_ERASE_PROGRAM</dfn>		0x0283</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_ERASE_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_ERASE_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF2_ERASE_PROGRAM</dfn>		0x0286</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF1_PROGRAM</dfn>		0x0288</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF2_PROGRAM</dfn>		0x0289</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_PAGE_ERASE" data-ref="_M/BCMA_CC_FLASHCTL_AT_PAGE_ERASE">BCMA_CC_FLASHCTL_AT_PAGE_ERASE</dfn>			0x0281</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BLOCK_ERASE" data-ref="_M/BCMA_CC_FLASHCTL_AT_BLOCK_ERASE">BCMA_CC_FLASHCTL_AT_BLOCK_ERASE</dfn>		0x0250</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_WRITE_ERASE_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_WRITE_ERASE_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF1_WRITE_ERASE_PROGRAM</dfn>	0x0382</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_WRITE_ERASE_PROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_WRITE_ERASE_PROGRAM">BCMA_CC_FLASHCTL_AT_BUF2_WRITE_ERASE_PROGRAM</dfn>	0x0385</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_LOAD" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_LOAD">BCMA_CC_FLASHCTL_AT_BUF1_LOAD</dfn>			0x0253</u></td></tr>
<tr><th id="172">172</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_LOAD" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_LOAD">BCMA_CC_FLASHCTL_AT_BUF2_LOAD</dfn>			0x0255</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_COMPARE" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_COMPARE">BCMA_CC_FLASHCTL_AT_BUF1_COMPARE</dfn>		0x0260</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_COMPARE" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_COMPARE">BCMA_CC_FLASHCTL_AT_BUF2_COMPARE</dfn>		0x0261</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF1_REPROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF1_REPROGRAM">BCMA_CC_FLASHCTL_AT_BUF1_REPROGRAM</dfn>		0x0258</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHCTL_AT_BUF2_REPROGRAM" data-ref="_M/BCMA_CC_FLASHCTL_AT_BUF2_REPROGRAM">BCMA_CC_FLASHCTL_AT_BUF2_REPROGRAM</dfn>		0x0259</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FLASHADDR" data-ref="_M/BCMA_CC_FLASHADDR">BCMA_CC_FLASHADDR</dfn>		0x0044</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FLASHDATA" data-ref="_M/BCMA_CC_FLASHDATA">BCMA_CC_FLASHDATA</dfn>		0x0048</u></td></tr>
<tr><th id="179">179</th><td><i>/* Status register bits for ST flashes */</i></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_ST_WIP" data-ref="_M/BCMA_CC_FLASHDATA_ST_WIP">BCMA_CC_FLASHDATA_ST_WIP</dfn>	0x01		/* Write In Progress */</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_ST_WEL" data-ref="_M/BCMA_CC_FLASHDATA_ST_WEL">BCMA_CC_FLASHDATA_ST_WEL</dfn>	0x02		/* Write Enable Latch */</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_ST_BP_MASK" data-ref="_M/BCMA_CC_FLASHDATA_ST_BP_MASK">BCMA_CC_FLASHDATA_ST_BP_MASK</dfn>	0x1c		/* Block Protect */</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_ST_BP_SHIFT" data-ref="_M/BCMA_CC_FLASHDATA_ST_BP_SHIFT">BCMA_CC_FLASHDATA_ST_BP_SHIFT</dfn>	2</u></td></tr>
<tr><th id="184">184</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_ST_SRWD" data-ref="_M/BCMA_CC_FLASHDATA_ST_SRWD">BCMA_CC_FLASHDATA_ST_SRWD</dfn>	0x80		/* Status Register Write Disable */</u></td></tr>
<tr><th id="185">185</th><td><i>/* Status register bits for Atmel flashes */</i></td></tr>
<tr><th id="186">186</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_AT_READY" data-ref="_M/BCMA_CC_FLASHDATA_AT_READY">BCMA_CC_FLASHDATA_AT_READY</dfn>	0x80</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_AT_MISMATCH" data-ref="_M/BCMA_CC_FLASHDATA_AT_MISMATCH">BCMA_CC_FLASHDATA_AT_MISMATCH</dfn>	0x40</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_AT_ID_MASK" data-ref="_M/BCMA_CC_FLASHDATA_AT_ID_MASK">BCMA_CC_FLASHDATA_AT_ID_MASK</dfn>	0x38</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASHDATA_AT_ID_SHIFT" data-ref="_M/BCMA_CC_FLASHDATA_AT_ID_SHIFT">BCMA_CC_FLASHDATA_AT_ID_SHIFT</dfn>	3</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_BCAST_ADDR" data-ref="_M/BCMA_CC_BCAST_ADDR">BCMA_CC_BCAST_ADDR</dfn>		0x0050</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_BCAST_DATA" data-ref="_M/BCMA_CC_BCAST_DATA">BCMA_CC_BCAST_DATA</dfn>		0x0054</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOPULLUP" data-ref="_M/BCMA_CC_GPIOPULLUP">BCMA_CC_GPIOPULLUP</dfn>		0x0058		/* Rev &gt;= 20 only */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOPULLDOWN" data-ref="_M/BCMA_CC_GPIOPULLDOWN">BCMA_CC_GPIOPULLDOWN</dfn>		0x005C		/* Rev &gt;= 20 only */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOIN" data-ref="_M/BCMA_CC_GPIOIN">BCMA_CC_GPIOIN</dfn>			0x0060</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOOUT" data-ref="_M/BCMA_CC_GPIOOUT">BCMA_CC_GPIOOUT</dfn>			0x0064</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOOUTEN" data-ref="_M/BCMA_CC_GPIOOUTEN">BCMA_CC_GPIOOUTEN</dfn>		0x0068</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOCTL" data-ref="_M/BCMA_CC_GPIOCTL">BCMA_CC_GPIOCTL</dfn>			0x006C</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOPOL" data-ref="_M/BCMA_CC_GPIOPOL">BCMA_CC_GPIOPOL</dfn>			0x0070</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOIRQ" data-ref="_M/BCMA_CC_GPIOIRQ">BCMA_CC_GPIOIRQ</dfn>			0x0074</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_WATCHDOG" data-ref="_M/BCMA_CC_WATCHDOG">BCMA_CC_WATCHDOG</dfn>		0x0080</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOTIMER" data-ref="_M/BCMA_CC_GPIOTIMER">BCMA_CC_GPIOTIMER</dfn>		0x0088		/* LED powersave (corerev &gt;= 16) */</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_GPIOTIMER_OFFTIME" data-ref="_M/BCMA_CC_GPIOTIMER_OFFTIME">BCMA_CC_GPIOTIMER_OFFTIME</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_GPIOTIMER_OFFTIME_SHIFT" data-ref="_M/BCMA_CC_GPIOTIMER_OFFTIME_SHIFT">BCMA_CC_GPIOTIMER_OFFTIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_GPIOTIMER_ONTIME" data-ref="_M/BCMA_CC_GPIOTIMER_ONTIME">BCMA_CC_GPIOTIMER_ONTIME</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_GPIOTIMER_ONTIME_SHIFT" data-ref="_M/BCMA_CC_GPIOTIMER_ONTIME_SHIFT">BCMA_CC_GPIOTIMER_ONTIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_GPIOTOUTM" data-ref="_M/BCMA_CC_GPIOTOUTM">BCMA_CC_GPIOTOUTM</dfn>		0x008C		/* LED powersave (corerev &gt;= 16) */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLOCK_N" data-ref="_M/BCMA_CC_CLOCK_N">BCMA_CC_CLOCK_N</dfn>			0x0090</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLOCK_SB" data-ref="_M/BCMA_CC_CLOCK_SB">BCMA_CC_CLOCK_SB</dfn>		0x0094</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLOCK_PCI" data-ref="_M/BCMA_CC_CLOCK_PCI">BCMA_CC_CLOCK_PCI</dfn>		0x0098</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLOCK_M2" data-ref="_M/BCMA_CC_CLOCK_M2">BCMA_CC_CLOCK_M2</dfn>		0x009C</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLOCK_MIPS" data-ref="_M/BCMA_CC_CLOCK_MIPS">BCMA_CC_CLOCK_MIPS</dfn>		0x00A0</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLKDIV" data-ref="_M/BCMA_CC_CLKDIV">BCMA_CC_CLKDIV</dfn>			0x00A4		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_SFLASH" data-ref="_M/BCMA_CC_CLKDIV_SFLASH">BCMA_CC_CLKDIV_SFLASH</dfn>		0x0F000000</u></td></tr>
<tr><th id="214">214</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_SFLASH_SHIFT" data-ref="_M/BCMA_CC_CLKDIV_SFLASH_SHIFT">BCMA_CC_CLKDIV_SFLASH_SHIFT</dfn>	24</u></td></tr>
<tr><th id="215">215</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_OTP" data-ref="_M/BCMA_CC_CLKDIV_OTP">BCMA_CC_CLKDIV_OTP</dfn>		0x000F0000</u></td></tr>
<tr><th id="216">216</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_OTP_SHIFT" data-ref="_M/BCMA_CC_CLKDIV_OTP_SHIFT">BCMA_CC_CLKDIV_OTP_SHIFT</dfn>	16</u></td></tr>
<tr><th id="217">217</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_JTAG" data-ref="_M/BCMA_CC_CLKDIV_JTAG">BCMA_CC_CLKDIV_JTAG</dfn>		0x00000F00</u></td></tr>
<tr><th id="218">218</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_JTAG_SHIFT" data-ref="_M/BCMA_CC_CLKDIV_JTAG_SHIFT">BCMA_CC_CLKDIV_JTAG_SHIFT</dfn>	8</u></td></tr>
<tr><th id="219">219</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_CLKDIV_UART" data-ref="_M/BCMA_CC_CLKDIV_UART">BCMA_CC_CLKDIV_UART</dfn>		0x000000FF</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CAP_EXT" data-ref="_M/BCMA_CC_CAP_EXT">BCMA_CC_CAP_EXT</dfn>			0x00AC		/* Capabilities */</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXT_SECI_PRESENT" data-ref="_M/BCMA_CC_CAP_EXT_SECI_PRESENT">BCMA_CC_CAP_EXT_SECI_PRESENT</dfn>	0x00000001</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXT_GSIO_PRESENT" data-ref="_M/BCMA_CC_CAP_EXT_GSIO_PRESENT">BCMA_CC_CAP_EXT_GSIO_PRESENT</dfn>	0x00000002</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXT_GCI_PRESENT" data-ref="_M/BCMA_CC_CAP_EXT_GCI_PRESENT">BCMA_CC_CAP_EXT_GCI_PRESENT</dfn>	0x00000004</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXT_SECI_PUART_PRESENT" data-ref="_M/BCMA_CC_CAP_EXT_SECI_PUART_PRESENT">BCMA_CC_CAP_EXT_SECI_PUART_PRESENT</dfn>		0x00000008    /* UART present */</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_CAP_EXT_AOB_PRESENT" data-ref="_M/BCMA_CC_CAP_EXT_AOB_PRESENT">BCMA_CC_CAP_EXT_AOB_PRESENT</dfn>	0x00000040</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PLLONDELAY" data-ref="_M/BCMA_CC_PLLONDELAY">BCMA_CC_PLLONDELAY</dfn>		0x00B0		/* Rev &gt;= 4 only */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FREFSELDELAY" data-ref="_M/BCMA_CC_FREFSELDELAY">BCMA_CC_FREFSELDELAY</dfn>		0x00B4		/* Rev &gt;= 4 only */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL" data-ref="_M/BCMA_CC_SLOWCLKCTL">BCMA_CC_SLOWCLKCTL</dfn>		0x00B8		/* 6 &lt;= Rev &lt;= 9 only */</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_SRC" data-ref="_M/BCMA_CC_SLOWCLKCTL_SRC">BCMA_CC_SLOWCLKCTL_SRC</dfn>		0x00000007	/* slow clock source mask */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_SRC_LPO" data-ref="_M/BCMA_CC_SLOWCLKCTL_SRC_LPO">BCMA_CC_SLOWCLKCTL_SRC_LPO</dfn>	0x00000000	/* source of slow clock is LPO */</u></td></tr>
<tr><th id="231">231</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_SRC_XTAL" data-ref="_M/BCMA_CC_SLOWCLKCTL_SRC_XTAL">BCMA_CC_SLOWCLKCTL_SRC_XTAL</dfn>	0x00000001	/* source of slow clock is crystal */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	  <dfn class="macro" id="_M/BCMA_CC_SLOECLKCTL_SRC_PCI" data-ref="_M/BCMA_CC_SLOECLKCTL_SRC_PCI">BCMA_CC_SLOECLKCTL_SRC_PCI</dfn>	0x00000002	/* source of slow clock is PCI */</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_LPOFREQ" data-ref="_M/BCMA_CC_SLOWCLKCTL_LPOFREQ">BCMA_CC_SLOWCLKCTL_LPOFREQ</dfn>	0x00000200	/* LPOFreqSel, 1: 160Khz, 0: 32KHz */</u></td></tr>
<tr><th id="234">234</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_LPOPD" data-ref="_M/BCMA_CC_SLOWCLKCTL_LPOPD">BCMA_CC_SLOWCLKCTL_LPOPD</dfn>	0x00000400	/* LPOPowerDown, 1: LPO is disabled, 0: LPO is enabled */</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_FSLOW" data-ref="_M/BCMA_CC_SLOWCLKCTL_FSLOW">BCMA_CC_SLOWCLKCTL_FSLOW</dfn>	0x00000800	/* ForceSlowClk, 1: sb/cores running on slow clock, 0: power logic control */</u></td></tr>
<tr><th id="236">236</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_IPLL" data-ref="_M/BCMA_CC_SLOWCLKCTL_IPLL">BCMA_CC_SLOWCLKCTL_IPLL</dfn>	0x00001000	/* IgnorePllOffReq, 1/0: power logic ignores/honors PLL clock disable requests from core */</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_ENXTAL" data-ref="_M/BCMA_CC_SLOWCLKCTL_ENXTAL">BCMA_CC_SLOWCLKCTL_ENXTAL</dfn>	0x00002000	/* XtalControlEn, 1/0: power logic does/doesn't disable crystal when appropriate */</u></td></tr>
<tr><th id="238">238</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_XTALPU" data-ref="_M/BCMA_CC_SLOWCLKCTL_XTALPU">BCMA_CC_SLOWCLKCTL_XTALPU</dfn>	0x00004000	/* XtalPU (RO), 1/0: crystal running/disabled */</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_CLKDIV" data-ref="_M/BCMA_CC_SLOWCLKCTL_CLKDIV">BCMA_CC_SLOWCLKCTL_CLKDIV</dfn>	0xFFFF0000	/* ClockDivider (SlowClk = 1/(4+divisor)) */</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SLOWCLKCTL_CLKDIV_SHIFT" data-ref="_M/BCMA_CC_SLOWCLKCTL_CLKDIV_SHIFT">BCMA_CC_SLOWCLKCTL_CLKDIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL" data-ref="_M/BCMA_CC_SYSCLKCTL">BCMA_CC_SYSCLKCTL</dfn>		0x00C0		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_IDLPEN" data-ref="_M/BCMA_CC_SYSCLKCTL_IDLPEN">BCMA_CC_SYSCLKCTL_IDLPEN</dfn>	0x00000001	/* ILPen: Enable Idle Low Power */</u></td></tr>
<tr><th id="243">243</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_ALPEN" data-ref="_M/BCMA_CC_SYSCLKCTL_ALPEN">BCMA_CC_SYSCLKCTL_ALPEN</dfn>	0x00000002	/* ALPen: Enable Active Low Power */</u></td></tr>
<tr><th id="244">244</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_PLLEN" data-ref="_M/BCMA_CC_SYSCLKCTL_PLLEN">BCMA_CC_SYSCLKCTL_PLLEN</dfn>	0x00000004	/* ForcePLLOn */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_FORCEALP" data-ref="_M/BCMA_CC_SYSCLKCTL_FORCEALP">BCMA_CC_SYSCLKCTL_FORCEALP</dfn>	0x00000008	/* Force ALP (or HT if ALPen is not set */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	 <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_FORCEHT" data-ref="_M/BCMA_CC_SYSCLKCTL_FORCEHT">BCMA_CC_SYSCLKCTL_FORCEHT</dfn>	0x00000010	/* Force HT */</u></td></tr>
<tr><th id="247">247</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_CLKDIV" data-ref="_M/BCMA_CC_SYSCLKCTL_CLKDIV">BCMA_CC_SYSCLKCTL_CLKDIV</dfn>	0xFFFF0000	/* ClkDiv  (ILP = 1/(4+divisor)) */</u></td></tr>
<tr><th id="248">248</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SYSCLKCTL_CLKDIV_SHIFT" data-ref="_M/BCMA_CC_SYSCLKCTL_CLKDIV_SHIFT">BCMA_CC_SYSCLKCTL_CLKDIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_CLKSTSTR" data-ref="_M/BCMA_CC_CLKSTSTR">BCMA_CC_CLKSTSTR</dfn>		0x00C4		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_EROM" data-ref="_M/BCMA_CC_EROM">BCMA_CC_EROM</dfn>			0x00FC</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PCMCIA_CFG" data-ref="_M/BCMA_CC_PCMCIA_CFG">BCMA_CC_PCMCIA_CFG</dfn>		0x0100</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PCMCIA_MEMWAIT" data-ref="_M/BCMA_CC_PCMCIA_MEMWAIT">BCMA_CC_PCMCIA_MEMWAIT</dfn>		0x0104</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PCMCIA_ATTRWAIT" data-ref="_M/BCMA_CC_PCMCIA_ATTRWAIT">BCMA_CC_PCMCIA_ATTRWAIT</dfn>		0x0108</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PCMCIA_IOWAIT" data-ref="_M/BCMA_CC_PCMCIA_IOWAIT">BCMA_CC_PCMCIA_IOWAIT</dfn>		0x010C</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IDE_CFG" data-ref="_M/BCMA_CC_IDE_CFG">BCMA_CC_IDE_CFG</dfn>			0x0110</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IDE_MEMWAIT" data-ref="_M/BCMA_CC_IDE_MEMWAIT">BCMA_CC_IDE_MEMWAIT</dfn>		0x0114</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IDE_ATTRWAIT" data-ref="_M/BCMA_CC_IDE_ATTRWAIT">BCMA_CC_IDE_ATTRWAIT</dfn>		0x0118</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_IDE_IOWAIT" data-ref="_M/BCMA_CC_IDE_IOWAIT">BCMA_CC_IDE_IOWAIT</dfn>		0x011C</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PROG_CFG" data-ref="_M/BCMA_CC_PROG_CFG">BCMA_CC_PROG_CFG</dfn>		0x0120</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PROG_WAITCNT" data-ref="_M/BCMA_CC_PROG_WAITCNT">BCMA_CC_PROG_WAITCNT</dfn>		0x0124</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FLASH_CFG" data-ref="_M/BCMA_CC_FLASH_CFG">BCMA_CC_FLASH_CFG</dfn>		0x0128</u></td></tr>
<tr><th id="262">262</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_FLASH_CFG_DS" data-ref="_M/BCMA_CC_FLASH_CFG_DS">BCMA_CC_FLASH_CFG_DS</dfn>		0x0010	/* Data size, 0=8bit, 1=16bit */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_FLASH_WAITCNT" data-ref="_M/BCMA_CC_FLASH_WAITCNT">BCMA_CC_FLASH_WAITCNT</dfn>		0x012C</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL" data-ref="_M/BCMA_CC_SROM_CONTROL">BCMA_CC_SROM_CONTROL</dfn>		0x0190</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_START" data-ref="_M/BCMA_CC_SROM_CONTROL_START">BCMA_CC_SROM_CONTROL_START</dfn>	0x80000000</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_BUSY" data-ref="_M/BCMA_CC_SROM_CONTROL_BUSY">BCMA_CC_SROM_CONTROL_BUSY</dfn>	0x80000000</u></td></tr>
<tr><th id="267">267</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OPCODE" data-ref="_M/BCMA_CC_SROM_CONTROL_OPCODE">BCMA_CC_SROM_CONTROL_OPCODE</dfn>	0x60000000</u></td></tr>
<tr><th id="268">268</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OP_READ" data-ref="_M/BCMA_CC_SROM_CONTROL_OP_READ">BCMA_CC_SROM_CONTROL_OP_READ</dfn>	0x00000000</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OP_WRITE" data-ref="_M/BCMA_CC_SROM_CONTROL_OP_WRITE">BCMA_CC_SROM_CONTROL_OP_WRITE</dfn>	0x20000000</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OP_WRDIS" data-ref="_M/BCMA_CC_SROM_CONTROL_OP_WRDIS">BCMA_CC_SROM_CONTROL_OP_WRDIS</dfn>	0x40000000</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OP_WREN" data-ref="_M/BCMA_CC_SROM_CONTROL_OP_WREN">BCMA_CC_SROM_CONTROL_OP_WREN</dfn>	0x60000000</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_OTPSEL" data-ref="_M/BCMA_CC_SROM_CONTROL_OTPSEL">BCMA_CC_SROM_CONTROL_OTPSEL</dfn>	0x00000010</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_LOCK" data-ref="_M/BCMA_CC_SROM_CONTROL_LOCK">BCMA_CC_SROM_CONTROL_LOCK</dfn>	0x00000008</u></td></tr>
<tr><th id="274">274</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_SIZE_MASK" data-ref="_M/BCMA_CC_SROM_CONTROL_SIZE_MASK">BCMA_CC_SROM_CONTROL_SIZE_MASK</dfn>	0x00000006</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_SIZE_1K" data-ref="_M/BCMA_CC_SROM_CONTROL_SIZE_1K">BCMA_CC_SROM_CONTROL_SIZE_1K</dfn>	0x00000000</u></td></tr>
<tr><th id="276">276</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_SIZE_4K" data-ref="_M/BCMA_CC_SROM_CONTROL_SIZE_4K">BCMA_CC_SROM_CONTROL_SIZE_4K</dfn>	0x00000002</u></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_SIZE_16K" data-ref="_M/BCMA_CC_SROM_CONTROL_SIZE_16K">BCMA_CC_SROM_CONTROL_SIZE_16K</dfn>	0x00000004</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_SIZE_SHIFT" data-ref="_M/BCMA_CC_SROM_CONTROL_SIZE_SHIFT">BCMA_CC_SROM_CONTROL_SIZE_SHIFT</dfn>	1</u></td></tr>
<tr><th id="279">279</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_SROM_CONTROL_PRESENT" data-ref="_M/BCMA_CC_SROM_CONTROL_PRESENT">BCMA_CC_SROM_CONTROL_PRESENT</dfn>	0x00000001</u></td></tr>
<tr><th id="280">280</th><td><i>/* Block 0x140 - 0x190 registers are chipset specific */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG" data-ref="_M/BCMA_CC_4706_FLASHSCFG">BCMA_CC_4706_FLASHSCFG</dfn>		0x18C		/* Flash struct configuration */</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_MASK" data-ref="_M/BCMA_CC_4706_FLASHSCFG_MASK">BCMA_CC_4706_FLASHSCFG_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_SF1" data-ref="_M/BCMA_CC_4706_FLASHSCFG_SF1">BCMA_CC_4706_FLASHSCFG_SF1</dfn>	0x00000001	/* 2nd serial flash present */</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_PF1" data-ref="_M/BCMA_CC_4706_FLASHSCFG_PF1">BCMA_CC_4706_FLASHSCFG_PF1</dfn>	0x00000002	/* 2nd parallel flash present */</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_SF1_TYPE" data-ref="_M/BCMA_CC_4706_FLASHSCFG_SF1_TYPE">BCMA_CC_4706_FLASHSCFG_SF1_TYPE</dfn>	0x00000004	/* 2nd serial flash type : 0 : ST, 1 : Atmel */</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_NF1" data-ref="_M/BCMA_CC_4706_FLASHSCFG_NF1">BCMA_CC_4706_FLASHSCFG_NF1</dfn>	0x00000008	/* 2nd NAND flash present */</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_MASK" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_MASK">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_MASK</dfn>	0x000000f0</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_4MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_4MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_4MB</dfn>	0x00000010	/* 4MB */</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_8MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_8MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_8MB</dfn>	0x00000020	/* 8MB */</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_16MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_16MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_16MB</dfn>	0x00000030	/* 16MB */</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_32MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_32MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_32MB</dfn>	0x00000040	/* 32MB */</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_64MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_64MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_64MB</dfn>	0x00000050	/* 64MB */</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_128MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_128MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_128MB</dfn>	0x00000060	/* 128MB */</u></td></tr>
<tr><th id="294">294</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_256MB" data-ref="_M/BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_256MB">BCMA_CC_4706_FLASHSCFG_1ST_MADDR_SEG_256MB</dfn>	0x00000070	/* 256MB */</u></td></tr>
<tr><th id="295">295</th><td><i>/* NAND flash registers for BCM4706 (corerev = 31) */</i></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_CTL" data-ref="_M/BCMA_CC_NFLASH_CTL">BCMA_CC_NFLASH_CTL</dfn>		0x01A0</u></td></tr>
<tr><th id="297">297</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_NFLASH_CTL_ERR" data-ref="_M/BCMA_CC_NFLASH_CTL_ERR">BCMA_CC_NFLASH_CTL_ERR</dfn>		0x08000000</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_CONF" data-ref="_M/BCMA_CC_NFLASH_CONF">BCMA_CC_NFLASH_CONF</dfn>		0x01A4</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_COL_ADDR" data-ref="_M/BCMA_CC_NFLASH_COL_ADDR">BCMA_CC_NFLASH_COL_ADDR</dfn>		0x01A8</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_ROW_ADDR" data-ref="_M/BCMA_CC_NFLASH_ROW_ADDR">BCMA_CC_NFLASH_ROW_ADDR</dfn>		0x01AC</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_DATA" data-ref="_M/BCMA_CC_NFLASH_DATA">BCMA_CC_NFLASH_DATA</dfn>		0x01B0</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NFLASH_WAITCNT0" data-ref="_M/BCMA_CC_NFLASH_WAITCNT0">BCMA_CC_NFLASH_WAITCNT0</dfn>		0x01B4</u></td></tr>
<tr><th id="303">303</th><td><i>/* 0x1E0 is defined as shared BCMA_CLKCTLST */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_HW_WORKAROUND" data-ref="_M/BCMA_CC_HW_WORKAROUND">BCMA_CC_HW_WORKAROUND</dfn>		0x01E4 /* Hardware workaround (rev &gt;= 20) */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_DATA" data-ref="_M/BCMA_CC_UART0_DATA">BCMA_CC_UART0_DATA</dfn>		0x0300</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_IMR" data-ref="_M/BCMA_CC_UART0_IMR">BCMA_CC_UART0_IMR</dfn>		0x0304</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_FCR" data-ref="_M/BCMA_CC_UART0_FCR">BCMA_CC_UART0_FCR</dfn>		0x0308</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_LCR" data-ref="_M/BCMA_CC_UART0_LCR">BCMA_CC_UART0_LCR</dfn>		0x030C</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_MCR" data-ref="_M/BCMA_CC_UART0_MCR">BCMA_CC_UART0_MCR</dfn>		0x0310</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_LSR" data-ref="_M/BCMA_CC_UART0_LSR">BCMA_CC_UART0_LSR</dfn>		0x0314</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_MSR" data-ref="_M/BCMA_CC_UART0_MSR">BCMA_CC_UART0_MSR</dfn>		0x0318</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART0_SCRATCH" data-ref="_M/BCMA_CC_UART0_SCRATCH">BCMA_CC_UART0_SCRATCH</dfn>		0x031C</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_DATA" data-ref="_M/BCMA_CC_UART1_DATA">BCMA_CC_UART1_DATA</dfn>		0x0400</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_IMR" data-ref="_M/BCMA_CC_UART1_IMR">BCMA_CC_UART1_IMR</dfn>		0x0404</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_FCR" data-ref="_M/BCMA_CC_UART1_FCR">BCMA_CC_UART1_FCR</dfn>		0x0408</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_LCR" data-ref="_M/BCMA_CC_UART1_LCR">BCMA_CC_UART1_LCR</dfn>		0x040C</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_MCR" data-ref="_M/BCMA_CC_UART1_MCR">BCMA_CC_UART1_MCR</dfn>		0x0410</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_LSR" data-ref="_M/BCMA_CC_UART1_LSR">BCMA_CC_UART1_LSR</dfn>		0x0414</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_MSR" data-ref="_M/BCMA_CC_UART1_MSR">BCMA_CC_UART1_MSR</dfn>		0x0418</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_UART1_SCRATCH" data-ref="_M/BCMA_CC_UART1_SCRATCH">BCMA_CC_UART1_SCRATCH</dfn>		0x041C</u></td></tr>
<tr><th id="321">321</th><td><i>/* PMU registers (rev &gt;= 20) */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_CTL" data-ref="_M/BCMA_CC_PMU_CTL">BCMA_CC_PMU_CTL</dfn>			0x0600 /* PMU control */</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_ILP_DIV" data-ref="_M/BCMA_CC_PMU_CTL_ILP_DIV">BCMA_CC_PMU_CTL_ILP_DIV</dfn>	0xFFFF0000 /* ILP div mask */</u></td></tr>
<tr><th id="324">324</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_ILP_DIV_SHIFT" data-ref="_M/BCMA_CC_PMU_CTL_ILP_DIV_SHIFT">BCMA_CC_PMU_CTL_ILP_DIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="325">325</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_RES" data-ref="_M/BCMA_CC_PMU_CTL_RES">BCMA_CC_PMU_CTL_RES</dfn>		0x00006000 /* reset control mask */</u></td></tr>
<tr><th id="326">326</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_RES_SHIFT" data-ref="_M/BCMA_CC_PMU_CTL_RES_SHIFT">BCMA_CC_PMU_CTL_RES_SHIFT</dfn>	13</u></td></tr>
<tr><th id="327">327</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_RES_RELOAD" data-ref="_M/BCMA_CC_PMU_CTL_RES_RELOAD">BCMA_CC_PMU_CTL_RES_RELOAD</dfn>	0x2	/* reload POR values */</u></td></tr>
<tr><th id="328">328</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_PLL_UPD" data-ref="_M/BCMA_CC_PMU_CTL_PLL_UPD">BCMA_CC_PMU_CTL_PLL_UPD</dfn>	0x00000400</u></td></tr>
<tr><th id="329">329</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_NOILPONW" data-ref="_M/BCMA_CC_PMU_CTL_NOILPONW">BCMA_CC_PMU_CTL_NOILPONW</dfn>	0x00000200 /* No ILP on wait */</u></td></tr>
<tr><th id="330">330</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_HTREQEN" data-ref="_M/BCMA_CC_PMU_CTL_HTREQEN">BCMA_CC_PMU_CTL_HTREQEN</dfn>	0x00000100 /* HT req enable */</u></td></tr>
<tr><th id="331">331</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_ALPREQEN" data-ref="_M/BCMA_CC_PMU_CTL_ALPREQEN">BCMA_CC_PMU_CTL_ALPREQEN</dfn>	0x00000080 /* ALP req enable */</u></td></tr>
<tr><th id="332">332</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_XTALFREQ" data-ref="_M/BCMA_CC_PMU_CTL_XTALFREQ">BCMA_CC_PMU_CTL_XTALFREQ</dfn>	0x0000007C /* Crystal freq */</u></td></tr>
<tr><th id="333">333</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_XTALFREQ_SHIFT" data-ref="_M/BCMA_CC_PMU_CTL_XTALFREQ_SHIFT">BCMA_CC_PMU_CTL_XTALFREQ_SHIFT</dfn>	2</u></td></tr>
<tr><th id="334">334</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_ILPDIVEN" data-ref="_M/BCMA_CC_PMU_CTL_ILPDIVEN">BCMA_CC_PMU_CTL_ILPDIVEN</dfn>	0x00000002 /* ILP div enable */</u></td></tr>
<tr><th id="335">335</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CTL_LPOSEL" data-ref="_M/BCMA_CC_PMU_CTL_LPOSEL">BCMA_CC_PMU_CTL_LPOSEL</dfn>		0x00000001 /* LPO sel */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_CAP" data-ref="_M/BCMA_CC_PMU_CAP">BCMA_CC_PMU_CAP</dfn>			0x0604 /* PMU capabilities */</u></td></tr>
<tr><th id="337">337</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_CAP_REVISION" data-ref="_M/BCMA_CC_PMU_CAP_REVISION">BCMA_CC_PMU_CAP_REVISION</dfn>	0x000000FF /* Revision mask */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_STAT" data-ref="_M/BCMA_CC_PMU_STAT">BCMA_CC_PMU_STAT</dfn>		0x0608 /* PMU status */</u></td></tr>
<tr><th id="339">339</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_EXT_LPO_AVAIL" data-ref="_M/BCMA_CC_PMU_STAT_EXT_LPO_AVAIL">BCMA_CC_PMU_STAT_EXT_LPO_AVAIL</dfn>	0x00000100</u></td></tr>
<tr><th id="340">340</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_WDRESET" data-ref="_M/BCMA_CC_PMU_STAT_WDRESET">BCMA_CC_PMU_STAT_WDRESET</dfn>	0x00000080</u></td></tr>
<tr><th id="341">341</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_INTPEND" data-ref="_M/BCMA_CC_PMU_STAT_INTPEND">BCMA_CC_PMU_STAT_INTPEND</dfn>	0x00000040 /* Interrupt pending */</u></td></tr>
<tr><th id="342">342</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_SBCLKST" data-ref="_M/BCMA_CC_PMU_STAT_SBCLKST">BCMA_CC_PMU_STAT_SBCLKST</dfn>	0x00000030 /* Backplane clock status? */</u></td></tr>
<tr><th id="343">343</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_HAVEALP" data-ref="_M/BCMA_CC_PMU_STAT_HAVEALP">BCMA_CC_PMU_STAT_HAVEALP</dfn>	0x00000008 /* ALP available */</u></td></tr>
<tr><th id="344">344</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_HAVEHT" data-ref="_M/BCMA_CC_PMU_STAT_HAVEHT">BCMA_CC_PMU_STAT_HAVEHT</dfn>	0x00000004 /* HT available */</u></td></tr>
<tr><th id="345">345</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_STAT_RESINIT" data-ref="_M/BCMA_CC_PMU_STAT_RESINIT">BCMA_CC_PMU_STAT_RESINIT</dfn>	0x00000003 /* Res init */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_STAT" data-ref="_M/BCMA_CC_PMU_RES_STAT">BCMA_CC_PMU_RES_STAT</dfn>		0x060C /* PMU res status */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_PEND" data-ref="_M/BCMA_CC_PMU_RES_PEND">BCMA_CC_PMU_RES_PEND</dfn>		0x0610 /* PMU res pending */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_TIMER" data-ref="_M/BCMA_CC_PMU_TIMER">BCMA_CC_PMU_TIMER</dfn>		0x0614 /* PMU timer */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_MINRES_MSK" data-ref="_M/BCMA_CC_PMU_MINRES_MSK">BCMA_CC_PMU_MINRES_MSK</dfn>		0x0618 /* PMU min res mask */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_MAXRES_MSK" data-ref="_M/BCMA_CC_PMU_MAXRES_MSK">BCMA_CC_PMU_MAXRES_MSK</dfn>		0x061C /* PMU max res mask */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_TABSEL" data-ref="_M/BCMA_CC_PMU_RES_TABSEL">BCMA_CC_PMU_RES_TABSEL</dfn>		0x0620 /* PMU res table sel */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_DEPMSK" data-ref="_M/BCMA_CC_PMU_RES_DEPMSK">BCMA_CC_PMU_RES_DEPMSK</dfn>		0x0624 /* PMU res dep mask */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_UPDNTM" data-ref="_M/BCMA_CC_PMU_RES_UPDNTM">BCMA_CC_PMU_RES_UPDNTM</dfn>		0x0628 /* PMU res updown timer */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_TIMER" data-ref="_M/BCMA_CC_PMU_RES_TIMER">BCMA_CC_PMU_RES_TIMER</dfn>		0x062C /* PMU res timer */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_CLKSTRETCH" data-ref="_M/BCMA_CC_PMU_CLKSTRETCH">BCMA_CC_PMU_CLKSTRETCH</dfn>		0x0630 /* PMU clockstretch */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_WATCHDOG" data-ref="_M/BCMA_CC_PMU_WATCHDOG">BCMA_CC_PMU_WATCHDOG</dfn>		0x0634 /* PMU watchdog */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_REQTS" data-ref="_M/BCMA_CC_PMU_RES_REQTS">BCMA_CC_PMU_RES_REQTS</dfn>		0x0640 /* PMU res req timer sel */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_REQT" data-ref="_M/BCMA_CC_PMU_RES_REQT">BCMA_CC_PMU_RES_REQT</dfn>		0x0644 /* PMU res req timer */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_RES_REQM" data-ref="_M/BCMA_CC_PMU_RES_REQM">BCMA_CC_PMU_RES_REQM</dfn>		0x0648 /* PMU res req mask */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_CHIPCTL_ADDR" data-ref="_M/BCMA_CC_PMU_CHIPCTL_ADDR">BCMA_CC_PMU_CHIPCTL_ADDR</dfn>	0x0650</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_CHIPCTL_DATA" data-ref="_M/BCMA_CC_PMU_CHIPCTL_DATA">BCMA_CC_PMU_CHIPCTL_DATA</dfn>	0x0654</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_REGCTL_ADDR" data-ref="_M/BCMA_CC_PMU_REGCTL_ADDR">BCMA_CC_PMU_REGCTL_ADDR</dfn>		0x0658</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_REGCTL_DATA" data-ref="_M/BCMA_CC_PMU_REGCTL_DATA">BCMA_CC_PMU_REGCTL_DATA</dfn>		0x065C</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLLCTL_ADDR" data-ref="_M/BCMA_CC_PMU_PLLCTL_ADDR">BCMA_CC_PMU_PLLCTL_ADDR</dfn>		0x0660</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLLCTL_DATA" data-ref="_M/BCMA_CC_PMU_PLLCTL_DATA">BCMA_CC_PMU_PLLCTL_DATA</dfn>		0x0664</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_STRAPOPT" data-ref="_M/BCMA_CC_PMU_STRAPOPT">BCMA_CC_PMU_STRAPOPT</dfn>		0x0668 /* (corerev &gt;= 28) */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_XTAL_FREQ" data-ref="_M/BCMA_CC_PMU_XTAL_FREQ">BCMA_CC_PMU_XTAL_FREQ</dfn>		0x066C /* (pmurev &gt;= 10) */</u></td></tr>
<tr><th id="368">368</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_XTAL_FREQ_ILPCTL_MASK" data-ref="_M/BCMA_CC_PMU_XTAL_FREQ_ILPCTL_MASK">BCMA_CC_PMU_XTAL_FREQ_ILPCTL_MASK</dfn>	0x00001FFF</u></td></tr>
<tr><th id="369">369</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_XTAL_FREQ_MEASURE_MASK" data-ref="_M/BCMA_CC_PMU_XTAL_FREQ_MEASURE_MASK">BCMA_CC_PMU_XTAL_FREQ_MEASURE_MASK</dfn>	0x80000000</u></td></tr>
<tr><th id="370">370</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU_XTAL_FREQ_MEASURE_SHIFT" data-ref="_M/BCMA_CC_PMU_XTAL_FREQ_MEASURE_SHIFT">BCMA_CC_PMU_XTAL_FREQ_MEASURE_SHIFT</dfn>	31</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_SPROM" data-ref="_M/BCMA_CC_SPROM">BCMA_CC_SPROM</dfn>			0x0800 /* SPROM beginning */</u></td></tr>
<tr><th id="372">372</th><td><i>/* NAND flash MLC controller registers (corerev &gt;= 38) */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_REVISION" data-ref="_M/BCMA_CC_NAND_REVISION">BCMA_CC_NAND_REVISION</dfn>		0x0C00</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CMD_START" data-ref="_M/BCMA_CC_NAND_CMD_START">BCMA_CC_NAND_CMD_START</dfn>		0x0C04</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CMD_ADDR_X" data-ref="_M/BCMA_CC_NAND_CMD_ADDR_X">BCMA_CC_NAND_CMD_ADDR_X</dfn>		0x0C08</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CMD_ADDR" data-ref="_M/BCMA_CC_NAND_CMD_ADDR">BCMA_CC_NAND_CMD_ADDR</dfn>		0x0C0C</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CMD_END_ADDR" data-ref="_M/BCMA_CC_NAND_CMD_END_ADDR">BCMA_CC_NAND_CMD_END_ADDR</dfn>	0x0C10</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CS_NAND_SELECT" data-ref="_M/BCMA_CC_NAND_CS_NAND_SELECT">BCMA_CC_NAND_CS_NAND_SELECT</dfn>	0x0C14</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CS_NAND_XOR" data-ref="_M/BCMA_CC_NAND_CS_NAND_XOR">BCMA_CC_NAND_CS_NAND_XOR</dfn>	0x0C18</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD0" data-ref="_M/BCMA_CC_NAND_SPARE_RD0">BCMA_CC_NAND_SPARE_RD0</dfn>		0x0C20</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD4" data-ref="_M/BCMA_CC_NAND_SPARE_RD4">BCMA_CC_NAND_SPARE_RD4</dfn>		0x0C24</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD8" data-ref="_M/BCMA_CC_NAND_SPARE_RD8">BCMA_CC_NAND_SPARE_RD8</dfn>		0x0C28</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD12" data-ref="_M/BCMA_CC_NAND_SPARE_RD12">BCMA_CC_NAND_SPARE_RD12</dfn>		0x0C2C</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_WR0" data-ref="_M/BCMA_CC_NAND_SPARE_WR0">BCMA_CC_NAND_SPARE_WR0</dfn>		0x0C30</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_WR4" data-ref="_M/BCMA_CC_NAND_SPARE_WR4">BCMA_CC_NAND_SPARE_WR4</dfn>		0x0C34</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_WR8" data-ref="_M/BCMA_CC_NAND_SPARE_WR8">BCMA_CC_NAND_SPARE_WR8</dfn>		0x0C38</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_WR12" data-ref="_M/BCMA_CC_NAND_SPARE_WR12">BCMA_CC_NAND_SPARE_WR12</dfn>		0x0C3C</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ACC_CONTROL" data-ref="_M/BCMA_CC_NAND_ACC_CONTROL">BCMA_CC_NAND_ACC_CONTROL</dfn>	0x0C40</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CONFIG" data-ref="_M/BCMA_CC_NAND_CONFIG">BCMA_CC_NAND_CONFIG</dfn>		0x0C48</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_TIMING_1" data-ref="_M/BCMA_CC_NAND_TIMING_1">BCMA_CC_NAND_TIMING_1</dfn>		0x0C50</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_TIMING_2" data-ref="_M/BCMA_CC_NAND_TIMING_2">BCMA_CC_NAND_TIMING_2</dfn>		0x0C54</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SEMAPHORE" data-ref="_M/BCMA_CC_NAND_SEMAPHORE">BCMA_CC_NAND_SEMAPHORE</dfn>		0x0C58</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_DEVID" data-ref="_M/BCMA_CC_NAND_DEVID">BCMA_CC_NAND_DEVID</dfn>		0x0C60</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_DEVID_X" data-ref="_M/BCMA_CC_NAND_DEVID_X">BCMA_CC_NAND_DEVID_X</dfn>		0x0C64</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_BLOCK_LOCK_STATUS" data-ref="_M/BCMA_CC_NAND_BLOCK_LOCK_STATUS">BCMA_CC_NAND_BLOCK_LOCK_STATUS</dfn>	0x0C68</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_INTFC_STATUS" data-ref="_M/BCMA_CC_NAND_INTFC_STATUS">BCMA_CC_NAND_INTFC_STATUS</dfn>	0x0C6C</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ECC_CORR_ADDR_X" data-ref="_M/BCMA_CC_NAND_ECC_CORR_ADDR_X">BCMA_CC_NAND_ECC_CORR_ADDR_X</dfn>	0x0C70</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ECC_CORR_ADDR" data-ref="_M/BCMA_CC_NAND_ECC_CORR_ADDR">BCMA_CC_NAND_ECC_CORR_ADDR</dfn>	0x0C74</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ECC_UNC_ADDR_X" data-ref="_M/BCMA_CC_NAND_ECC_UNC_ADDR_X">BCMA_CC_NAND_ECC_UNC_ADDR_X</dfn>	0x0C78</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ECC_UNC_ADDR" data-ref="_M/BCMA_CC_NAND_ECC_UNC_ADDR">BCMA_CC_NAND_ECC_UNC_ADDR</dfn>	0x0C7C</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_READ_ERROR_COUNT" data-ref="_M/BCMA_CC_NAND_READ_ERROR_COUNT">BCMA_CC_NAND_READ_ERROR_COUNT</dfn>	0x0C80</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CORR_STAT_THRESHOLD" data-ref="_M/BCMA_CC_NAND_CORR_STAT_THRESHOLD">BCMA_CC_NAND_CORR_STAT_THRESHOLD</dfn>	0x0C84</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_READ_ADDR_X" data-ref="_M/BCMA_CC_NAND_READ_ADDR_X">BCMA_CC_NAND_READ_ADDR_X</dfn>	0x0C90</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_READ_ADDR" data-ref="_M/BCMA_CC_NAND_READ_ADDR">BCMA_CC_NAND_READ_ADDR</dfn>		0x0C94</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_PAGE_PROGRAM_ADDR_X" data-ref="_M/BCMA_CC_NAND_PAGE_PROGRAM_ADDR_X">BCMA_CC_NAND_PAGE_PROGRAM_ADDR_X</dfn>	0x0C98</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_PAGE_PROGRAM_ADDR" data-ref="_M/BCMA_CC_NAND_PAGE_PROGRAM_ADDR">BCMA_CC_NAND_PAGE_PROGRAM_ADDR</dfn>	0x0C9C</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_COPY_BACK_ADDR_X" data-ref="_M/BCMA_CC_NAND_COPY_BACK_ADDR_X">BCMA_CC_NAND_COPY_BACK_ADDR_X</dfn>	0x0CA0</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_COPY_BACK_ADDR" data-ref="_M/BCMA_CC_NAND_COPY_BACK_ADDR">BCMA_CC_NAND_COPY_BACK_ADDR</dfn>	0x0CA4</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_BLOCK_ERASE_ADDR_X" data-ref="_M/BCMA_CC_NAND_BLOCK_ERASE_ADDR_X">BCMA_CC_NAND_BLOCK_ERASE_ADDR_X</dfn>	0x0CA8</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_BLOCK_ERASE_ADDR" data-ref="_M/BCMA_CC_NAND_BLOCK_ERASE_ADDR">BCMA_CC_NAND_BLOCK_ERASE_ADDR</dfn>	0x0CAC</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_INV_READ_ADDR_X" data-ref="_M/BCMA_CC_NAND_INV_READ_ADDR_X">BCMA_CC_NAND_INV_READ_ADDR_X</dfn>	0x0CB0</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_INV_READ_ADDR" data-ref="_M/BCMA_CC_NAND_INV_READ_ADDR">BCMA_CC_NAND_INV_READ_ADDR</dfn>	0x0CB4</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_BLK_WR_PROTECT" data-ref="_M/BCMA_CC_NAND_BLK_WR_PROTECT">BCMA_CC_NAND_BLK_WR_PROTECT</dfn>	0x0CC0</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_ACC_CONTROL_CS1" data-ref="_M/BCMA_CC_NAND_ACC_CONTROL_CS1">BCMA_CC_NAND_ACC_CONTROL_CS1</dfn>	0x0CD0</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CONFIG_CS1" data-ref="_M/BCMA_CC_NAND_CONFIG_CS1">BCMA_CC_NAND_CONFIG_CS1</dfn>		0x0CD4</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_TIMING_1_CS1" data-ref="_M/BCMA_CC_NAND_TIMING_1_CS1">BCMA_CC_NAND_TIMING_1_CS1</dfn>	0x0CD8</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_TIMING_2_CS1" data-ref="_M/BCMA_CC_NAND_TIMING_2_CS1">BCMA_CC_NAND_TIMING_2_CS1</dfn>	0x0CDC</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD16" data-ref="_M/BCMA_CC_NAND_SPARE_RD16">BCMA_CC_NAND_SPARE_RD16</dfn>		0x0D30</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD20" data-ref="_M/BCMA_CC_NAND_SPARE_RD20">BCMA_CC_NAND_SPARE_RD20</dfn>		0x0D34</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD24" data-ref="_M/BCMA_CC_NAND_SPARE_RD24">BCMA_CC_NAND_SPARE_RD24</dfn>		0x0D38</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_SPARE_RD28" data-ref="_M/BCMA_CC_NAND_SPARE_RD28">BCMA_CC_NAND_SPARE_RD28</dfn>		0x0D3C</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CACHE_ADDR" data-ref="_M/BCMA_CC_NAND_CACHE_ADDR">BCMA_CC_NAND_CACHE_ADDR</dfn>		0x0D40</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CACHE_DATA" data-ref="_M/BCMA_CC_NAND_CACHE_DATA">BCMA_CC_NAND_CACHE_DATA</dfn>		0x0D44</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CTRL_CONFIG" data-ref="_M/BCMA_CC_NAND_CTRL_CONFIG">BCMA_CC_NAND_CTRL_CONFIG</dfn>	0x0D48</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_NAND_CTRL_STATUS" data-ref="_M/BCMA_CC_NAND_CTRL_STATUS">BCMA_CC_NAND_CTRL_STATUS</dfn>	0x0D4C</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i>/* Divider allocation in 4716/47162/5356 */</i></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU5_MAINPLL_CPU" data-ref="_M/BCMA_CC_PMU5_MAINPLL_CPU">BCMA_CC_PMU5_MAINPLL_CPU</dfn>	1</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU5_MAINPLL_MEM" data-ref="_M/BCMA_CC_PMU5_MAINPLL_MEM">BCMA_CC_PMU5_MAINPLL_MEM</dfn>	2</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU5_MAINPLL_SSB" data-ref="_M/BCMA_CC_PMU5_MAINPLL_SSB">BCMA_CC_PMU5_MAINPLL_SSB</dfn>	3</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/* PLL usage in 4716/47162 */</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU4716_MAINPLL_PLL0" data-ref="_M/BCMA_CC_PMU4716_MAINPLL_PLL0">BCMA_CC_PMU4716_MAINPLL_PLL0</dfn>	12</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i>/* PLL usage in 5356/5357 */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU5356_MAINPLL_PLL0" data-ref="_M/BCMA_CC_PMU5356_MAINPLL_PLL0">BCMA_CC_PMU5356_MAINPLL_PLL0</dfn>	0</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU5357_MAINPLL_PLL0" data-ref="_M/BCMA_CC_PMU5357_MAINPLL_PLL0">BCMA_CC_PMU5357_MAINPLL_PLL0</dfn>	0</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i>/* 4706 PMU */</i></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU4706_MAINPLL_PLL0" data-ref="_M/BCMA_CC_PMU4706_MAINPLL_PLL0">BCMA_CC_PMU4706_MAINPLL_PLL0</dfn>	0</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROCPLL_OFF" data-ref="_M/BCMA_CC_PMU6_4706_PROCPLL_OFF">BCMA_CC_PMU6_4706_PROCPLL_OFF</dfn>	4	/* The CPU PLL */</u></td></tr>
<tr><th id="442">442</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_P2DIV_MASK" data-ref="_M/BCMA_CC_PMU6_4706_PROC_P2DIV_MASK">BCMA_CC_PMU6_4706_PROC_P2DIV_MASK</dfn>	0x000f0000</u></td></tr>
<tr><th id="443">443</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT" data-ref="_M/BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT">BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="444">444</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_P1DIV_MASK" data-ref="_M/BCMA_CC_PMU6_4706_PROC_P1DIV_MASK">BCMA_CC_PMU6_4706_PROC_P1DIV_MASK</dfn>	0x0000f000</u></td></tr>
<tr><th id="445">445</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT" data-ref="_M/BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT">BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT</dfn>	12</u></td></tr>
<tr><th id="446">446</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK" data-ref="_M/BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK">BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK</dfn>	0x00000ff8</u></td></tr>
<tr><th id="447">447</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT" data-ref="_M/BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT">BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT</dfn>	3</u></td></tr>
<tr><th id="448">448</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_NDIV_MODE_MASK" data-ref="_M/BCMA_CC_PMU6_4706_PROC_NDIV_MODE_MASK">BCMA_CC_PMU6_4706_PROC_NDIV_MODE_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="449">449</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU6_4706_PROC_NDIV_MODE_SHIFT" data-ref="_M/BCMA_CC_PMU6_4706_PROC_NDIV_MODE_SHIFT">BCMA_CC_PMU6_4706_PROC_NDIV_MODE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* PMU rev 15 */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PLLCTL0" data-ref="_M/BCMA_CC_PMU15_PLL_PLLCTL0">BCMA_CC_PMU15_PLL_PLLCTL0</dfn>	0</u></td></tr>
<tr><th id="453">453</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_CLKSEL_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_CLKSEL_MASK">BCMA_CC_PMU15_PLL_PC0_CLKSEL_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="454">454</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_CLKSEL_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_CLKSEL_SHIFT">BCMA_CC_PMU15_PLL_PC0_CLKSEL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="455">455</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK">BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK</dfn>	0x003FFFFC</u></td></tr>
<tr><th id="456">456</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT">BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT</dfn>	2</u></td></tr>
<tr><th id="457">457</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_PRESCALE_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_PRESCALE_MASK">BCMA_CC_PMU15_PLL_PC0_PRESCALE_MASK</dfn>	0x00C00000</u></td></tr>
<tr><th id="458">458</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_PRESCALE_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_PRESCALE_SHIFT">BCMA_CC_PMU15_PLL_PC0_PRESCALE_SHIFT</dfn>	22</u></td></tr>
<tr><th id="459">459</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_KPCTRL_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_KPCTRL_MASK">BCMA_CC_PMU15_PLL_PC0_KPCTRL_MASK</dfn>	0x07000000</u></td></tr>
<tr><th id="460">460</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_KPCTRL_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_KPCTRL_SHIFT">BCMA_CC_PMU15_PLL_PC0_KPCTRL_SHIFT</dfn>	24</u></td></tr>
<tr><th id="461">461</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_MASK">BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_MASK</dfn>	0x38000000</u></td></tr>
<tr><th id="462">462</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_SHIFT">BCMA_CC_PMU15_PLL_PC0_FCNTCTRL_SHIFT</dfn>	27</u></td></tr>
<tr><th id="463">463</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FDCMODE_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FDCMODE_MASK">BCMA_CC_PMU15_PLL_PC0_FDCMODE_MASK</dfn>	0x40000000</u></td></tr>
<tr><th id="464">464</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_FDCMODE_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_FDCMODE_SHIFT">BCMA_CC_PMU15_PLL_PC0_FDCMODE_SHIFT</dfn>	30</u></td></tr>
<tr><th id="465">465</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_MASK" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_MASK">BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_MASK</dfn>	0x80000000</u></td></tr>
<tr><th id="466">466</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_SHIFT" data-ref="_M/BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_SHIFT">BCMA_CC_PMU15_PLL_PC0_CTRLBIAS_SHIFT</dfn>	31</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i>/* ALP clock on pre-PMU chips */</i></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_ALP_CLOCK" data-ref="_M/BCMA_CC_PMU_ALP_CLOCK">BCMA_CC_PMU_ALP_CLOCK</dfn>		20000000</u></td></tr>
<tr><th id="470">470</th><td><i>/* HT clock for systems with PMU-enabled chipcommon */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_HT_CLOCK" data-ref="_M/BCMA_CC_PMU_HT_CLOCK">BCMA_CC_PMU_HT_CLOCK</dfn>		80000000</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i>/* PMU rev 5 (&amp; 6) */</i></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_P1P2_OFF" data-ref="_M/BCMA_CC_PPL_P1P2_OFF">BCMA_CC_PPL_P1P2_OFF</dfn>		0</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_P1_MASK" data-ref="_M/BCMA_CC_PPL_P1_MASK">BCMA_CC_PPL_P1_MASK</dfn>		0x0f000000</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_P1_SHIFT" data-ref="_M/BCMA_CC_PPL_P1_SHIFT">BCMA_CC_PPL_P1_SHIFT</dfn>		24</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_P2_MASK" data-ref="_M/BCMA_CC_PPL_P2_MASK">BCMA_CC_PPL_P2_MASK</dfn>		0x00f00000</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_P2_SHIFT" data-ref="_M/BCMA_CC_PPL_P2_SHIFT">BCMA_CC_PPL_P2_SHIFT</dfn>		20</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_M14_OFF" data-ref="_M/BCMA_CC_PPL_M14_OFF">BCMA_CC_PPL_M14_OFF</dfn>		1</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_MDIV_MASK" data-ref="_M/BCMA_CC_PPL_MDIV_MASK">BCMA_CC_PPL_MDIV_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_MDIV_WIDTH" data-ref="_M/BCMA_CC_PPL_MDIV_WIDTH">BCMA_CC_PPL_MDIV_WIDTH</dfn>		8</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_NM5_OFF" data-ref="_M/BCMA_CC_PPL_NM5_OFF">BCMA_CC_PPL_NM5_OFF</dfn>		2</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_NDIV_MASK" data-ref="_M/BCMA_CC_PPL_NDIV_MASK">BCMA_CC_PPL_NDIV_MASK</dfn>		0xfff00000</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_NDIV_SHIFT" data-ref="_M/BCMA_CC_PPL_NDIV_SHIFT">BCMA_CC_PPL_NDIV_SHIFT</dfn>		20</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_FMAB_OFF" data-ref="_M/BCMA_CC_PPL_FMAB_OFF">BCMA_CC_PPL_FMAB_OFF</dfn>		3</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_MRAT_MASK" data-ref="_M/BCMA_CC_PPL_MRAT_MASK">BCMA_CC_PPL_MRAT_MASK</dfn>		0xf0000000</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_MRAT_SHIFT" data-ref="_M/BCMA_CC_PPL_MRAT_SHIFT">BCMA_CC_PPL_MRAT_SHIFT</dfn>		28</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_ABRAT_MASK" data-ref="_M/BCMA_CC_PPL_ABRAT_MASK">BCMA_CC_PPL_ABRAT_MASK</dfn>		0x08000000</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_ABRAT_SHIFT" data-ref="_M/BCMA_CC_PPL_ABRAT_SHIFT">BCMA_CC_PPL_ABRAT_SHIFT</dfn>		27</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_FDIV_MASK" data-ref="_M/BCMA_CC_PPL_FDIV_MASK">BCMA_CC_PPL_FDIV_MASK</dfn>		0x07ffffff</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_PLLCTL_OFF" data-ref="_M/BCMA_CC_PPL_PLLCTL_OFF">BCMA_CC_PPL_PLLCTL_OFF</dfn>		4</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_PCHI_OFF" data-ref="_M/BCMA_CC_PPL_PCHI_OFF">BCMA_CC_PPL_PCHI_OFF</dfn>		5</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PPL_PCHI_MASK" data-ref="_M/BCMA_CC_PPL_PCHI_MASK">BCMA_CC_PPL_PCHI_MASK</dfn>		0x0000003f</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL0" data-ref="_M/BCMA_CC_PMU_PLL_CTL0">BCMA_CC_PMU_PLL_CTL0</dfn>		0</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL1" data-ref="_M/BCMA_CC_PMU_PLL_CTL1">BCMA_CC_PMU_PLL_CTL1</dfn>		1</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL2" data-ref="_M/BCMA_CC_PMU_PLL_CTL2">BCMA_CC_PMU_PLL_CTL2</dfn>		2</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL3" data-ref="_M/BCMA_CC_PMU_PLL_CTL3">BCMA_CC_PMU_PLL_CTL3</dfn>		3</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL4" data-ref="_M/BCMA_CC_PMU_PLL_CTL4">BCMA_CC_PMU_PLL_CTL4</dfn>		4</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU_PLL_CTL5" data-ref="_M/BCMA_CC_PMU_PLL_CTL5">BCMA_CC_PMU_PLL_CTL5</dfn>		5</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK" data-ref="_M/BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK">BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK</dfn>	0x00f00000</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT" data-ref="_M/BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT">BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT</dfn>	20</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK" data-ref="_M/BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK">BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK</dfn>	0x1ff00000</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT" data-ref="_M/BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT">BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCB_MII_MNG_CTL" data-ref="_M/BCMA_CCB_MII_MNG_CTL">BCMA_CCB_MII_MNG_CTL</dfn>		0x0000</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCB_MII_MNG_CMD_DATA" data-ref="_M/BCMA_CCB_MII_MNG_CMD_DATA">BCMA_CCB_MII_MNG_CMD_DATA</dfn>	0x0004</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/* BCM4331 ChipControl numbers. */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_BT_COEXIST" data-ref="_M/BCMA_CHIPCTL_4331_BT_COEXIST">BCMA_CHIPCTL_4331_BT_COEXIST</dfn>		BIT(0)	/* 0 disable */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_SECI" data-ref="_M/BCMA_CHIPCTL_4331_SECI">BCMA_CHIPCTL_4331_SECI</dfn>			BIT(1)	/* 0 SECI is disabled (JATG functional) */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_EXT_LNA" data-ref="_M/BCMA_CHIPCTL_4331_EXT_LNA">BCMA_CHIPCTL_4331_EXT_LNA</dfn>		BIT(2)	/* 0 disable */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_SPROM_GPIO13_15" data-ref="_M/BCMA_CHIPCTL_4331_SPROM_GPIO13_15">BCMA_CHIPCTL_4331_SPROM_GPIO13_15</dfn>	BIT(3)	/* sprom/gpio13-15 mux */</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_EXTPA_EN" data-ref="_M/BCMA_CHIPCTL_4331_EXTPA_EN">BCMA_CHIPCTL_4331_EXTPA_EN</dfn>		BIT(4)	/* 0 ext pa disable, 1 ext pa enabled */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_GPIOCLK_ON_SPROMCS" data-ref="_M/BCMA_CHIPCTL_4331_GPIOCLK_ON_SPROMCS">BCMA_CHIPCTL_4331_GPIOCLK_ON_SPROMCS</dfn>	BIT(5)	/* set drive out GPIO_CLK on sprom_cs pin */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_PCIE_MDIO_ON_SPROMCS" data-ref="_M/BCMA_CHIPCTL_4331_PCIE_MDIO_ON_SPROMCS">BCMA_CHIPCTL_4331_PCIE_MDIO_ON_SPROMCS</dfn>	BIT(6)	/* use sprom_cs pin as PCIE mdio interface */</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5" data-ref="_M/BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5">BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5</dfn>	BIT(7)	/* aband extpa will be at gpio2/5 and sprom_dout */</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_OVR_PIPEAUXCLKEN" data-ref="_M/BCMA_CHIPCTL_4331_OVR_PIPEAUXCLKEN">BCMA_CHIPCTL_4331_OVR_PIPEAUXCLKEN</dfn>	BIT(8)	/* override core control on pipe_AuxClkEnable */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_OVR_PIPEAUXPWRDOWN" data-ref="_M/BCMA_CHIPCTL_4331_OVR_PIPEAUXPWRDOWN">BCMA_CHIPCTL_4331_OVR_PIPEAUXPWRDOWN</dfn>	BIT(9)	/* override core control on pipe_AuxPowerDown */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_PCIE_AUXCLKEN" data-ref="_M/BCMA_CHIPCTL_4331_PCIE_AUXCLKEN">BCMA_CHIPCTL_4331_PCIE_AUXCLKEN</dfn>		BIT(10)	/* pcie_auxclkenable */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_PCIE_PIPE_PLLDOWN" data-ref="_M/BCMA_CHIPCTL_4331_PCIE_PIPE_PLLDOWN">BCMA_CHIPCTL_4331_PCIE_PIPE_PLLDOWN</dfn>	BIT(11)	/* pcie_pipe_pllpowerdown */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_EXTPA_EN2" data-ref="_M/BCMA_CHIPCTL_4331_EXTPA_EN2">BCMA_CHIPCTL_4331_EXTPA_EN2</dfn>		BIT(12)	/* 0 ext pa disable, 1 ext pa enabled */</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_BT_SHD0_ON_GPIO4" data-ref="_M/BCMA_CHIPCTL_4331_BT_SHD0_ON_GPIO4">BCMA_CHIPCTL_4331_BT_SHD0_ON_GPIO4</dfn>	BIT(16)	/* enable bt_shd0 at gpio4 */</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_4331_BT_SHD1_ON_GPIO5" data-ref="_M/BCMA_CHIPCTL_4331_BT_SHD1_ON_GPIO5">BCMA_CHIPCTL_4331_BT_SHD1_ON_GPIO5</dfn>	BIT(17)	/* enable bt_shd1 at gpio5 */</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* 43224 chip-specific ChipControl register bits */</i></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCTRL_43224_GPIO_TOGGLE" data-ref="_M/BCMA_CCTRL_43224_GPIO_TOGGLE">BCMA_CCTRL_43224_GPIO_TOGGLE</dfn>		0x8000		/* gpio[3:0] pins as btcoex or s/w gpio */</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCTRL_43224A0_12MA_LED_DRIVE" data-ref="_M/BCMA_CCTRL_43224A0_12MA_LED_DRIVE">BCMA_CCTRL_43224A0_12MA_LED_DRIVE</dfn>	0x00F000F0	/* 12 mA drive strength */</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCTRL_43224B0_12MA_LED_DRIVE" data-ref="_M/BCMA_CCTRL_43224B0_12MA_LED_DRIVE">BCMA_CCTRL_43224B0_12MA_LED_DRIVE</dfn>	0xF0		/* 12 mA drive strength for later 43224s */</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i>/* 4313 Chip specific ChipControl register bits */</i></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/BCMA_CCTRL_4313_12MA_LED_DRIVE" data-ref="_M/BCMA_CCTRL_4313_12MA_LED_DRIVE">BCMA_CCTRL_4313_12MA_LED_DRIVE</dfn>		0x00000007	/* 12 mA drive strengh for later 4313 */</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/* BCM5357 ChipControl register bits */</i></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_5357_EXTPA" data-ref="_M/BCMA_CHIPCTL_5357_EXTPA">BCMA_CHIPCTL_5357_EXTPA</dfn>			BIT(14)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_5357_ANT_MUX_2O3" data-ref="_M/BCMA_CHIPCTL_5357_ANT_MUX_2O3">BCMA_CHIPCTL_5357_ANT_MUX_2O3</dfn>		BIT(15)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_5357_NFLASH" data-ref="_M/BCMA_CHIPCTL_5357_NFLASH">BCMA_CHIPCTL_5357_NFLASH</dfn>		BIT(16)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_5357_I2S_PINS_ENABLE" data-ref="_M/BCMA_CHIPCTL_5357_I2S_PINS_ENABLE">BCMA_CHIPCTL_5357_I2S_PINS_ENABLE</dfn>	BIT(18)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/BCMA_CHIPCTL_5357_I2CSPI_PINS_ENABLE" data-ref="_M/BCMA_CHIPCTL_5357_I2CSPI_PINS_ENABLE">BCMA_CHIPCTL_5357_I2CSPI_PINS_ENABLE</dfn>	BIT(19)</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LPLDO_PU" data-ref="_M/BCMA_RES_4314_LPLDO_PU">BCMA_RES_4314_LPLDO_PU</dfn>			BIT(0)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_PMU_SLEEP_DIS" data-ref="_M/BCMA_RES_4314_PMU_SLEEP_DIS">BCMA_RES_4314_PMU_SLEEP_DIS</dfn>		BIT(1)</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_PMU_BG_PU" data-ref="_M/BCMA_RES_4314_PMU_BG_PU">BCMA_RES_4314_PMU_BG_PU</dfn>			BIT(2)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_CBUCK_LPOM_PU" data-ref="_M/BCMA_RES_4314_CBUCK_LPOM_PU">BCMA_RES_4314_CBUCK_LPOM_PU</dfn>		BIT(3)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_CBUCK_PFM_PU" data-ref="_M/BCMA_RES_4314_CBUCK_PFM_PU">BCMA_RES_4314_CBUCK_PFM_PU</dfn>		BIT(4)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_CLDO_PU" data-ref="_M/BCMA_RES_4314_CLDO_PU">BCMA_RES_4314_CLDO_PU</dfn>			BIT(5)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LPLDO2_LVM" data-ref="_M/BCMA_RES_4314_LPLDO2_LVM">BCMA_RES_4314_LPLDO2_LVM</dfn>		BIT(6)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_WL_PMU_PU" data-ref="_M/BCMA_RES_4314_WL_PMU_PU">BCMA_RES_4314_WL_PMU_PU</dfn>			BIT(7)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LNLDO_PU" data-ref="_M/BCMA_RES_4314_LNLDO_PU">BCMA_RES_4314_LNLDO_PU</dfn>			BIT(8)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LDO3P3_PU" data-ref="_M/BCMA_RES_4314_LDO3P3_PU">BCMA_RES_4314_LDO3P3_PU</dfn>			BIT(9)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_OTP_PU" data-ref="_M/BCMA_RES_4314_OTP_PU">BCMA_RES_4314_OTP_PU</dfn>			BIT(10)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_XTAL_PU" data-ref="_M/BCMA_RES_4314_XTAL_PU">BCMA_RES_4314_XTAL_PU</dfn>			BIT(11)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_WL_PWRSW_PU" data-ref="_M/BCMA_RES_4314_WL_PWRSW_PU">BCMA_RES_4314_WL_PWRSW_PU</dfn>		BIT(12)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LQ_AVAIL" data-ref="_M/BCMA_RES_4314_LQ_AVAIL">BCMA_RES_4314_LQ_AVAIL</dfn>			BIT(13)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_LOGIC_RET" data-ref="_M/BCMA_RES_4314_LOGIC_RET">BCMA_RES_4314_LOGIC_RET</dfn>			BIT(14)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_MEM_SLEEP" data-ref="_M/BCMA_RES_4314_MEM_SLEEP">BCMA_RES_4314_MEM_SLEEP</dfn>			BIT(15)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_MACPHY_RET" data-ref="_M/BCMA_RES_4314_MACPHY_RET">BCMA_RES_4314_MACPHY_RET</dfn>		BIT(16)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_WL_CORE_READY" data-ref="_M/BCMA_RES_4314_WL_CORE_READY">BCMA_RES_4314_WL_CORE_READY</dfn>		BIT(17)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_ILP_REQ" data-ref="_M/BCMA_RES_4314_ILP_REQ">BCMA_RES_4314_ILP_REQ</dfn>			BIT(18)</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_ALP_AVAIL" data-ref="_M/BCMA_RES_4314_ALP_AVAIL">BCMA_RES_4314_ALP_AVAIL</dfn>			BIT(19)</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_MISC_PWRSW_PU" data-ref="_M/BCMA_RES_4314_MISC_PWRSW_PU">BCMA_RES_4314_MISC_PWRSW_PU</dfn>		BIT(20)</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_SYNTH_PWRSW_PU" data-ref="_M/BCMA_RES_4314_SYNTH_PWRSW_PU">BCMA_RES_4314_SYNTH_PWRSW_PU</dfn>		BIT(21)</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_RX_PWRSW_PU" data-ref="_M/BCMA_RES_4314_RX_PWRSW_PU">BCMA_RES_4314_RX_PWRSW_PU</dfn>		BIT(22)</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_RADIO_PU" data-ref="_M/BCMA_RES_4314_RADIO_PU">BCMA_RES_4314_RADIO_PU</dfn>			BIT(23)</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_VCO_LDO_PU" data-ref="_M/BCMA_RES_4314_VCO_LDO_PU">BCMA_RES_4314_VCO_LDO_PU</dfn>		BIT(24)</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_AFE_LDO_PU" data-ref="_M/BCMA_RES_4314_AFE_LDO_PU">BCMA_RES_4314_AFE_LDO_PU</dfn>		BIT(25)</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_RX_LDO_PU" data-ref="_M/BCMA_RES_4314_RX_LDO_PU">BCMA_RES_4314_RX_LDO_PU</dfn>			BIT(26)</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_TX_LDO_PU" data-ref="_M/BCMA_RES_4314_TX_LDO_PU">BCMA_RES_4314_TX_LDO_PU</dfn>			BIT(27)</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_HT_AVAIL" data-ref="_M/BCMA_RES_4314_HT_AVAIL">BCMA_RES_4314_HT_AVAIL</dfn>			BIT(28)</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/BCMA_RES_4314_MACPHY_CLK_AVAIL" data-ref="_M/BCMA_RES_4314_MACPHY_CLK_AVAIL">BCMA_RES_4314_MACPHY_CLK_AVAIL</dfn>		BIT(29)</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>/* Data for the PMU, if available.</i></td></tr>
<tr><th id="575">575</th><td><i> * Check availability with ((struct bcma_chipcommon)-&gt;capabilities &amp; BCMA_CC_CAP_PMU)</i></td></tr>
<tr><th id="576">576</th><td><i> */</i></td></tr>
<tr><th id="577">577</th><td><b>struct</b> <dfn class="type def" id="bcma_chipcommon_pmu" title='bcma_chipcommon_pmu' data-ref="bcma_chipcommon_pmu">bcma_chipcommon_pmu</dfn> {</td></tr>
<tr><th id="578">578</th><td>	<b>struct</b> <a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device" id="bcma_device"><a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device">bcma_device</a></a> *<dfn class="decl field" id="bcma_chipcommon_pmu::core" title='bcma_chipcommon_pmu::core' data-ref="bcma_chipcommon_pmu::core">core</dfn>;	<i>/* Can be separated core or just ChipCommon one */</i></td></tr>
<tr><th id="579">579</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_chipcommon_pmu::rev" title='bcma_chipcommon_pmu::rev' data-ref="bcma_chipcommon_pmu::rev">rev</dfn>;			<i>/* PMU revision */</i></td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="bcma_chipcommon_pmu::crystalfreq" title='bcma_chipcommon_pmu::crystalfreq' data-ref="bcma_chipcommon_pmu::crystalfreq">crystalfreq</dfn>;	<i>/* The active crystal frequency (in kHz) */</i></td></tr>
<tr><th id="581">581</th><td>};</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#<span data-ppcond="583">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_PFLASH">CONFIG_BCMA_PFLASH</span></u></td></tr>
<tr><th id="584">584</th><td><b>struct</b> bcma_pflash {</td></tr>
<tr><th id="585">585</th><td>	bool present;</td></tr>
<tr><th id="586">586</th><td>};</td></tr>
<tr><th id="587">587</th><td><u>#<span data-ppcond="583">endif</span></u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#<span data-ppcond="589">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_SFLASH">CONFIG_BCMA_SFLASH</span></u></td></tr>
<tr><th id="590">590</th><td><b>struct</b> mtd_info;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><b>struct</b> bcma_sflash {</td></tr>
<tr><th id="593">593</th><td>	bool present;</td></tr>
<tr><th id="594">594</th><td>	u32 blocksize;</td></tr>
<tr><th id="595">595</th><td>	u16 numblocks;</td></tr>
<tr><th id="596">596</th><td>	u32 size;</td></tr>
<tr><th id="597">597</th><td>};</td></tr>
<tr><th id="598">598</th><td><u>#<span data-ppcond="589">endif</span></u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#<span data-ppcond="600">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_NFLASH">CONFIG_BCMA_NFLASH</span></u></td></tr>
<tr><th id="601">601</th><td><b>struct</b> bcma_nflash {</td></tr>
<tr><th id="602">602</th><td>	bool present;</td></tr>
<tr><th id="603">603</th><td>	bool boot;		<i>/* This is the flash the SoC boots from */</i></td></tr>
<tr><th id="604">604</th><td>};</td></tr>
<tr><th id="605">605</th><td><u>#<span data-ppcond="600">endif</span></u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#<span data-ppcond="607">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_MIPS">CONFIG_BCMA_DRIVER_MIPS</span></u></td></tr>
<tr><th id="608">608</th><td><b>struct</b> bcma_serial_port {</td></tr>
<tr><th id="609">609</th><td>	<em>void</em> *regs;</td></tr>
<tr><th id="610">610</th><td>	<em>unsigned</em> <em>long</em> clockspeed;</td></tr>
<tr><th id="611">611</th><td>	<em>unsigned</em> <em>int</em> irq;</td></tr>
<tr><th id="612">612</th><td>	<em>unsigned</em> <em>int</em> baud_base;</td></tr>
<tr><th id="613">613</th><td>	<em>unsigned</em> <em>int</em> reg_shift;</td></tr>
<tr><th id="614">614</th><td>};</td></tr>
<tr><th id="615">615</th><td><u>#<span data-ppcond="607">endif</span> /* CONFIG_BCMA_DRIVER_MIPS */</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><b>struct</b> <dfn class="type def" id="bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</dfn> {</td></tr>
<tr><th id="618">618</th><td>	<b>struct</b> <a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device">bcma_device</a> *<dfn class="decl field" id="bcma_drv_cc::core" title='bcma_drv_cc::core' data-ref="bcma_drv_cc::core">core</dfn>;</td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="bcma_drv_cc::status" title='bcma_drv_cc::status' data-ref="bcma_drv_cc::status">status</dfn>;</td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="bcma_drv_cc::capabilities" title='bcma_drv_cc::capabilities' data-ref="bcma_drv_cc::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="621">621</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="bcma_drv_cc::capabilities_ext" title='bcma_drv_cc::capabilities_ext' data-ref="bcma_drv_cc::capabilities_ext">capabilities_ext</dfn>;</td></tr>
<tr><th id="622">622</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_cc::setup_done" title='bcma_drv_cc::setup_done' data-ref="bcma_drv_cc::setup_done">setup_done</dfn>:<var>1</var>;</td></tr>
<tr><th id="623">623</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_cc::early_setup_done" title='bcma_drv_cc::early_setup_done' data-ref="bcma_drv_cc::early_setup_done">early_setup_done</dfn>:<var>1</var>;</td></tr>
<tr><th id="624">624</th><td>	<i>/* Fast Powerup Delay constant */</i></td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="bcma_drv_cc::fast_pwrup_delay" title='bcma_drv_cc::fast_pwrup_delay' data-ref="bcma_drv_cc::fast_pwrup_delay">fast_pwrup_delay</dfn>;</td></tr>
<tr><th id="626">626</th><td>	<b>struct</b> <a class="type" href="#bcma_chipcommon_pmu" title='bcma_chipcommon_pmu' data-ref="bcma_chipcommon_pmu">bcma_chipcommon_pmu</a> <dfn class="decl field" id="bcma_drv_cc::pmu" title='bcma_drv_cc::pmu' data-ref="bcma_drv_cc::pmu">pmu</dfn>;</td></tr>
<tr><th id="627">627</th><td><u>#<span data-ppcond="627">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_PFLASH">CONFIG_BCMA_PFLASH</span></u></td></tr>
<tr><th id="628">628</th><td>	<b>struct</b> bcma_pflash pflash;</td></tr>
<tr><th id="629">629</th><td><u>#<span data-ppcond="627">endif</span></u></td></tr>
<tr><th id="630">630</th><td><u>#<span data-ppcond="630">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_SFLASH">CONFIG_BCMA_SFLASH</span></u></td></tr>
<tr><th id="631">631</th><td>	<b>struct</b> bcma_sflash sflash;</td></tr>
<tr><th id="632">632</th><td><u>#<span data-ppcond="630">endif</span></u></td></tr>
<tr><th id="633">633</th><td><u>#<span data-ppcond="633">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_NFLASH">CONFIG_BCMA_NFLASH</span></u></td></tr>
<tr><th id="634">634</th><td>	<b>struct</b> bcma_nflash nflash;</td></tr>
<tr><th id="635">635</th><td><u>#<span data-ppcond="633">endif</span></u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><u>#<span data-ppcond="637">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_MIPS">CONFIG_BCMA_DRIVER_MIPS</span></u></td></tr>
<tr><th id="638">638</th><td>	<em>int</em> nr_serial_ports;</td></tr>
<tr><th id="639">639</th><td>	<b>struct</b> bcma_serial_port serial_ports[<var>4</var>];</td></tr>
<tr><th id="640">640</th><td><u>#<span data-ppcond="637">endif</span> /* CONFIG_BCMA_DRIVER_MIPS */</u></td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="bcma_drv_cc::ticks_per_ms" title='bcma_drv_cc::ticks_per_ms' data-ref="bcma_drv_cc::ticks_per_ms">ticks_per_ms</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<b>struct</b> <a class="type" href="../platform_device.h.html#platform_device" title='platform_device' data-ref="platform_device">platform_device</a> *<dfn class="decl field" id="bcma_drv_cc::watchdog" title='bcma_drv_cc::watchdog' data-ref="bcma_drv_cc::watchdog">watchdog</dfn>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>	<i>/* Lock for GPIO register access. */</i></td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="../spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl field" id="bcma_drv_cc::gpio_lock" title='bcma_drv_cc::gpio_lock' data-ref="bcma_drv_cc::gpio_lock">gpio_lock</dfn>;</td></tr>
<tr><th id="646">646</th><td><u>#<span data-ppcond="646">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_GPIO">CONFIG_BCMA_DRIVER_GPIO</span></u></td></tr>
<tr><th id="647">647</th><td>	<b>struct</b> gpio_chip gpio;</td></tr>
<tr><th id="648">648</th><td><u>#<span data-ppcond="646">endif</span></u></td></tr>
<tr><th id="649">649</th><td>};</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><b>struct</b> <dfn class="type def" id="bcma_drv_cc_b" title='bcma_drv_cc_b' data-ref="bcma_drv_cc_b">bcma_drv_cc_b</dfn> {</td></tr>
<tr><th id="652">652</th><td>	<b>struct</b> <a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device">bcma_device</a> *<dfn class="decl field" id="bcma_drv_cc_b::core" title='bcma_drv_cc_b::core' data-ref="bcma_drv_cc_b::core">core</dfn>;</td></tr>
<tr><th id="653">653</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_cc_b::setup_done" title='bcma_drv_cc_b::setup_done' data-ref="bcma_drv_cc_b::setup_done">setup_done</dfn>:<var>1</var>;</td></tr>
<tr><th id="654">654</th><td>	<em>void</em> <a class="macro" href="../compiler_types.h.html#35" title="" data-ref="_M/__iomem">__iomem</a> *<dfn class="decl field" id="bcma_drv_cc_b::mii" title='bcma_drv_cc_b::mii' data-ref="bcma_drv_cc_b::mii">mii</dfn>;</td></tr>
<tr><th id="655">655</th><td>};</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/* Register access */</i></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/bcma_cc_read32" data-ref="_M/bcma_cc_read32">bcma_cc_read32</dfn>(cc, offset) \</u></td></tr>
<tr><th id="659">659</th><td><u>	bcma_read32((cc)-&gt;core, offset)</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/bcma_cc_write32" data-ref="_M/bcma_cc_write32">bcma_cc_write32</dfn>(cc, offset, val) \</u></td></tr>
<tr><th id="661">661</th><td><u>	bcma_write32((cc)-&gt;core, offset, val)</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/bcma_cc_mask32" data-ref="_M/bcma_cc_mask32">bcma_cc_mask32</dfn>(cc, offset, mask) \</u></td></tr>
<tr><th id="664">664</th><td><u>	bcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) &amp; (mask))</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/bcma_cc_set32" data-ref="_M/bcma_cc_set32">bcma_cc_set32</dfn>(cc, offset, set) \</u></td></tr>
<tr><th id="666">666</th><td><u>	bcma_cc_write32(cc, offset, bcma_cc_read32(cc, offset) | (set))</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/bcma_cc_maskset32" data-ref="_M/bcma_cc_maskset32">bcma_cc_maskset32</dfn>(cc, offset, mask, set) \</u></td></tr>
<tr><th id="668">668</th><td><u>	bcma_cc_write32(cc, offset, (bcma_cc_read32(cc, offset) &amp; (mask)) | (set))</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i>/* PMU registers access */</i></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/bcma_pmu_read32" data-ref="_M/bcma_pmu_read32">bcma_pmu_read32</dfn>(cc, offset) \</u></td></tr>
<tr><th id="672">672</th><td><u>	bcma_read32((cc)-&gt;pmu.core, offset)</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/bcma_pmu_write32" data-ref="_M/bcma_pmu_write32">bcma_pmu_write32</dfn>(cc, offset, val) \</u></td></tr>
<tr><th id="674">674</th><td><u>	bcma_write32((cc)-&gt;pmu.core, offset, val)</u></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/bcma_pmu_mask32" data-ref="_M/bcma_pmu_mask32">bcma_pmu_mask32</dfn>(cc, offset, mask) \</u></td></tr>
<tr><th id="677">677</th><td><u>	bcma_pmu_write32(cc, offset, bcma_pmu_read32(cc, offset) &amp; (mask))</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/bcma_pmu_set32" data-ref="_M/bcma_pmu_set32">bcma_pmu_set32</dfn>(cc, offset, set) \</u></td></tr>
<tr><th id="679">679</th><td><u>	bcma_pmu_write32(cc, offset, bcma_pmu_read32(cc, offset) | (set))</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/bcma_pmu_maskset32" data-ref="_M/bcma_pmu_maskset32">bcma_pmu_maskset32</dfn>(cc, offset, mask, set) \</u></td></tr>
<tr><th id="681">681</th><td><u>	bcma_pmu_write32(cc, offset, (bcma_pmu_read32(cc, offset) &amp; (mask)) | (set))</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><b>extern</b> <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_watchdog_timer_set" title='bcma_chipco_watchdog_timer_set' data-ref="bcma_chipco_watchdog_timer_set">bcma_chipco_watchdog_timer_set</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col7 decl" id="57cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="57cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="58ticks" title='ticks' data-type='u32' data-ref="58ticks">ticks</dfn>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><b>extern</b> <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_get_alp_clock" title='bcma_chipco_get_alp_clock' data-ref="bcma_chipco_get_alp_clock">bcma_chipco_get_alp_clock</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col9 decl" id="59cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="59cc">cc</dfn>);</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><em>void</em> <dfn class="decl fn" id="bcma_chipco_irq_mask" title='bcma_chipco_irq_mask' data-ref="bcma_chipco_irq_mask">bcma_chipco_irq_mask</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col0 decl" id="60cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="60cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="61mask" title='mask' data-type='u32' data-ref="61mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="62value" title='value' data-type='u32' data-ref="62value">value</dfn>);</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_irq_status" title='bcma_chipco_irq_status' data-ref="bcma_chipco_irq_status">bcma_chipco_irq_status</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col3 decl" id="63cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="63cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="64mask" title='mask' data-type='u32' data-ref="64mask">mask</dfn>);</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i>/* Chipcommon GPIO pin access. */</i></td></tr>
<tr><th id="692">692</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_in" title='bcma_chipco_gpio_in' data-ref="bcma_chipco_gpio_in">bcma_chipco_gpio_in</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col5 decl" id="65cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="65cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="66mask" title='mask' data-type='u32' data-ref="66mask">mask</dfn>);</td></tr>
<tr><th id="693">693</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_out" title='bcma_chipco_gpio_out' data-ref="bcma_chipco_gpio_out">bcma_chipco_gpio_out</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col7 decl" id="67cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="67cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="68mask" title='mask' data-type='u32' data-ref="68mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="69value" title='value' data-type='u32' data-ref="69value">value</dfn>);</td></tr>
<tr><th id="694">694</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_outen" title='bcma_chipco_gpio_outen' data-ref="bcma_chipco_gpio_outen">bcma_chipco_gpio_outen</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col0 decl" id="70cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="70cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="71mask" title='mask' data-type='u32' data-ref="71mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="72value" title='value' data-type='u32' data-ref="72value">value</dfn>);</td></tr>
<tr><th id="695">695</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_control" title='bcma_chipco_gpio_control' data-ref="bcma_chipco_gpio_control">bcma_chipco_gpio_control</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col3 decl" id="73cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="73cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="74mask" title='mask' data-type='u32' data-ref="74mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl" id="75value" title='value' data-type='u32' data-ref="75value">value</dfn>);</td></tr>
<tr><th id="696">696</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_intmask" title='bcma_chipco_gpio_intmask' data-ref="bcma_chipco_gpio_intmask">bcma_chipco_gpio_intmask</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col6 decl" id="76cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="76cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="77mask" title='mask' data-type='u32' data-ref="77mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="78value" title='value' data-type='u32' data-ref="78value">value</dfn>);</td></tr>
<tr><th id="697">697</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_polarity" title='bcma_chipco_gpio_polarity' data-ref="bcma_chipco_gpio_polarity">bcma_chipco_gpio_polarity</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col9 decl" id="79cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="79cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="80mask" title='mask' data-type='u32' data-ref="80mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="81value" title='value' data-type='u32' data-ref="81value">value</dfn>);</td></tr>
<tr><th id="698">698</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_pullup" title='bcma_chipco_gpio_pullup' data-ref="bcma_chipco_gpio_pullup">bcma_chipco_gpio_pullup</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col2 decl" id="82cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="82cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="83mask" title='mask' data-type='u32' data-ref="83mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="84value" title='value' data-type='u32' data-ref="84value">value</dfn>);</td></tr>
<tr><th id="699">699</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_chipco_gpio_pulldown" title='bcma_chipco_gpio_pulldown' data-ref="bcma_chipco_gpio_pulldown">bcma_chipco_gpio_pulldown</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col5 decl" id="85cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="85cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="86mask" title='mask' data-type='u32' data-ref="86mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="87value" title='value' data-type='u32' data-ref="87value">value</dfn>);</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* PMU support */</i></td></tr>
<tr><th id="702">702</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="bcma_chipco_pll_write" title='bcma_chipco_pll_write' data-ref="bcma_chipco_pll_write">bcma_chipco_pll_write</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col8 decl" id="88cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="88cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="89offset" title='offset' data-type='u32' data-ref="89offset">offset</dfn>,</td></tr>
<tr><th id="703">703</th><td>				  <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="90value" title='value' data-type='u32' data-ref="90value">value</dfn>);</td></tr>
<tr><th id="704">704</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="bcma_chipco_pll_maskset" title='bcma_chipco_pll_maskset' data-ref="bcma_chipco_pll_maskset">bcma_chipco_pll_maskset</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col1 decl" id="91cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="91cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="92offset" title='offset' data-type='u32' data-ref="92offset">offset</dfn>,</td></tr>
<tr><th id="705">705</th><td>				    <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="93mask" title='mask' data-type='u32' data-ref="93mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="94set" title='set' data-type='u32' data-ref="94set">set</dfn>);</td></tr>
<tr><th id="706">706</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="bcma_chipco_chipctl_maskset" title='bcma_chipco_chipctl_maskset' data-ref="bcma_chipco_chipctl_maskset">bcma_chipco_chipctl_maskset</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col5 decl" id="95cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="95cc">cc</dfn>,</td></tr>
<tr><th id="707">707</th><td>					<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="96offset" title='offset' data-type='u32' data-ref="96offset">offset</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="97mask" title='mask' data-type='u32' data-ref="97mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="98set" title='set' data-type='u32' data-ref="98set">set</dfn>);</td></tr>
<tr><th id="708">708</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="bcma_chipco_regctl_maskset" title='bcma_chipco_regctl_maskset' data-ref="bcma_chipco_regctl_maskset">bcma_chipco_regctl_maskset</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col9 decl" id="99cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="99cc">cc</dfn>,</td></tr>
<tr><th id="709">709</th><td>				       <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="100offset" title='offset' data-type='u32' data-ref="100offset">offset</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="101mask" title='mask' data-type='u32' data-ref="101mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="102set" title='set' data-type='u32' data-ref="102set">set</dfn>);</td></tr>
<tr><th id="710">710</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="bcma_pmu_spuravoid_pllupdate" title='bcma_pmu_spuravoid_pllupdate' data-ref="bcma_pmu_spuravoid_pllupdate">bcma_pmu_spuravoid_pllupdate</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col3 decl" id="103cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="103cc">cc</dfn>, <em>int</em> <dfn class="local col4 decl" id="104spuravoid" title='spuravoid' data-type='int' data-ref="104spuravoid">spuravoid</dfn>);</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><b>extern</b> <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="bcma_pmu_get_bus_clock" title='bcma_pmu_get_bus_clock' data-ref="bcma_pmu_get_bus_clock">bcma_pmu_get_bus_clock</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc" title='bcma_drv_cc' data-ref="bcma_drv_cc">bcma_drv_cc</a> *<dfn class="local col5 decl" id="105cc" title='cc' data-type='struct bcma_drv_cc *' data-ref="105cc">cc</dfn>);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><em>void</em> <dfn class="decl fn" id="bcma_chipco_b_mii_write" title='bcma_chipco_b_mii_write' data-ref="bcma_chipco_b_mii_write">bcma_chipco_b_mii_write</dfn>(<b>struct</b> <a class="type" href="#bcma_drv_cc_b" title='bcma_drv_cc_b' data-ref="bcma_drv_cc_b">bcma_drv_cc_b</a> *<dfn class="local col6 decl" id="106ccb" title='ccb' data-type='struct bcma_drv_cc_b *' data-ref="106ccb">ccb</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="107offset" title='offset' data-type='u32' data-ref="107offset">offset</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="108value" title='value' data-type='u32' data-ref="108value">value</dfn>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_BCMA_DRIVER_CC_H_ */</u></td></tr>
<tr><th id="717">717</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
