#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>

/* I2C_bI2C_UDB */
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__MASK 0x01u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__POS 0
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS 1
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS 2
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS 4
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS 5
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS 6
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB08_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG CYDEV_UWRK_UWRK8_B0_UDB08_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG CYDEV_UWRK_UWRK8_B0_UDB08_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK 0x77u
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
#define I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG CYDEV_UWRK_UWRK8_B0_UDB08_MSK
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F0
#define I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F1
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB12_A0_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB12_A0
#define I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB12_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB12_D0_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB12_D0
#define I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB12_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB12_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB12_F0_F1
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB12_F0
#define I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB12_F1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D1
#define I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F0
#define I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F1
#define I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB11_A0_A1
#define I2C_bI2C_UDB_Shifter_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB11_A0
#define I2C_bI2C_UDB_Shifter_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB11_A1
#define I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB11_D0_D1
#define I2C_bI2C_UDB_Shifter_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB11_D0
#define I2C_bI2C_UDB_Shifter_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB11_D1
#define I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
#define I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB11_F0_F1
#define I2C_bI2C_UDB_Shifter_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB11_F0
#define I2C_bI2C_UDB_Shifter_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB11_F1
#define I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_bI2C_UDB_StsReg__0__POS 0
#define I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_bI2C_UDB_StsReg__1__POS 1
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ST
#define I2C_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_bI2C_UDB_StsReg__4__POS 4
#define I2C_bI2C_UDB_StsReg__MASK 0x13u
#define I2C_bI2C_UDB_StsReg__MASK_REG CYDEV_UWRK_UWRK8_B0_UDB11_MSK
#define I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_REG CYDEV_UWRK_UWRK8_B0_UDB11_ST

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYDEV_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYDEV_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x2000u
#define I2C_I2C_IRQ__INTC_NUMBER 13
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYDEV_NVIC_PRI_13
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYDEV_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYDEV_NVIC_SETPEND0

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYDEV_IO_PC_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYDEV_IO_PC_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYDEV_IO_PC_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYDEV_IO_PC_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYDEV_IO_PC_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYDEV_IO_PC_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYDEV_IO_PC_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYDEV_IO_PRT_PRT2_AG
#define LCD_LCDPort__AMUX CYDEV_IO_PRT_PRT2_AMUX
#define LCD_LCDPort__BIE CYDEV_IO_PRT_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYDEV_IO_PRT_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYDEV_IO_PRT_PRT2_BYP
#define LCD_LCDPort__CTL CYDEV_IO_PRT_PRT2_CTL
#define LCD_LCDPort__DM0 CYDEV_IO_PRT_PRT2_DM0
#define LCD_LCDPort__DM1 CYDEV_IO_PRT_PRT2_DM1
#define LCD_LCDPort__DM2 CYDEV_IO_PRT_PRT2_DM2
#define LCD_LCDPort__DR CYDEV_IO_PRT_PRT2_DR
#define LCD_LCDPort__INP_DIS CYDEV_IO_PRT_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYDEV_IO_PRT_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYDEV_IO_PRT_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYDEV_IO_PRT_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYDEV_IO_PRT_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYDEV_IO_PRT_PRT2_SLW

/* Clock */
#define Clock__CFG0 CYDEV_CLKDIST_DCFG0_CFG0
#define Clock__CFG1 CYDEV_CLKDIST_DCFG0_CFG1
#define Clock__CFG2 CYDEV_CLKDIST_DCFG0_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__PM_ACT_CFG CYDEV_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x01u
#define Clock__PM_STBY_CFG CYDEV_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x01u

/* SCL */
#define SCL__0__MASK 0x10u
#define SCL__0__PC CYDEV_IO_PC_PRT4_PC4
#define SCL__0__PORT 4
#define SCL__0__SHIFT 4
#define SCL__AG CYDEV_IO_PRT_PRT4_AG
#define SCL__AMUX CYDEV_IO_PRT_PRT4_AMUX
#define SCL__BIE CYDEV_IO_PRT_PRT4_BIE
#define SCL__BIT_MASK CYDEV_IO_PRT_PRT4_BIT_MASK
#define SCL__BYP CYDEV_IO_PRT_PRT4_BYP
#define SCL__CTL CYDEV_IO_PRT_PRT4_CTL
#define SCL__DM0 CYDEV_IO_PRT_PRT4_DM0
#define SCL__DM1 CYDEV_IO_PRT_PRT4_DM1
#define SCL__DM2 CYDEV_IO_PRT_PRT4_DM2
#define SCL__DR CYDEV_IO_PRT_PRT4_DR
#define SCL__INP_DIS CYDEV_IO_PRT_PRT4_INP_DIS
#define SCL__LCD_COM_SEG CYDEV_IO_PRT_PRT4_LCD_COM_SEG
#define SCL__LCD_EN CYDEV_IO_PRT_PRT4_LCD_EN
#define SCL__MASK 0x10u
#define SCL__PORT 4
#define SCL__PRT CYDEV_IO_PRT_PRT4_PRT
#define SCL__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT4_CAPS_SEL
#define SCL__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT4_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT4_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT4_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT4_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT4_SYNC_OUT
#define SCL__PS CYDEV_IO_PRT_PRT4_PS
#define SCL__SHIFT 4
#define SCL__SLW CYDEV_IO_PRT_PRT4_SLW

/* SDA */
#define SDA__0__MASK 0x20u
#define SDA__0__PC CYDEV_IO_PC_PRT4_PC5
#define SDA__0__PORT 4
#define SDA__0__SHIFT 5
#define SDA__AG CYDEV_IO_PRT_PRT4_AG
#define SDA__AMUX CYDEV_IO_PRT_PRT4_AMUX
#define SDA__BIE CYDEV_IO_PRT_PRT4_BIE
#define SDA__BIT_MASK CYDEV_IO_PRT_PRT4_BIT_MASK
#define SDA__BYP CYDEV_IO_PRT_PRT4_BYP
#define SDA__CTL CYDEV_IO_PRT_PRT4_CTL
#define SDA__DM0 CYDEV_IO_PRT_PRT4_DM0
#define SDA__DM1 CYDEV_IO_PRT_PRT4_DM1
#define SDA__DM2 CYDEV_IO_PRT_PRT4_DM2
#define SDA__DR CYDEV_IO_PRT_PRT4_DR
#define SDA__INP_DIS CYDEV_IO_PRT_PRT4_INP_DIS
#define SDA__LCD_COM_SEG CYDEV_IO_PRT_PRT4_LCD_COM_SEG
#define SDA__LCD_EN CYDEV_IO_PRT_PRT4_LCD_EN
#define SDA__MASK 0x20u
#define SDA__PORT 4
#define SDA__PRT CYDEV_IO_PRT_PRT4_PRT
#define SDA__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT4_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT4_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT4_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT4_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT4_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT4_SYNC_OUT
#define SDA__PS CYDEV_IO_PRT_PRT4_PS
#define SDA__SHIFT 5
#define SDA__SLW CYDEV_IO_PRT_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 2
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CyBtldr_I2C 0
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 10
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_ES1
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_ES1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO 0
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED 0
#define CYDEV_CONFIGURATION_MODE 0
#define CYDEV_DATA_CACHE_ENABLED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYDEV_MFGCFG_MLOGIC_DBG_DBE
#define CYDEV_DEBUGGING_DPS 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 4096
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_STACK_SIZE 16384
#define CYDEV_VDDA 5.5
#define CYDEV_VDDA_MV 5500
#define CYDEV_VDDD 5.5
#define CYDEV_VDDD_MV 5500
#define CYDEV_VIO0 5.5
#define CYDEV_VIO0_MV 5500
#define CYDEV_VIO1 5.5
#define CYDEV_VIO1_MV 5500
#define CYDEV_VIO2 5.5
#define CYDEV_VIO2_MV 5500
#define CYDEV_VIO3 5.5
#define CYDEV_VIO3_MV 5500
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
