FIRRTL version 1.1.0
circuit LR35902 :
  module LR35902 :
    input clock : Clock
    input reset : UInt<1>
    output io_memAddress : UInt<16>
    output io_memRead : UInt<1>
    output io_memWrite : UInt<1>
    output io_memWriteData : UInt<8>
    input io_memReadData : UInt<8>
    output io_dbg_pc : UInt<16>
    output io_dbg_opcode : UInt<8>
    output io_dbg_B : UInt<8>

    reg PC : UInt<16>, clock with :
      reset => (UInt<1>("h0"), PC) @[LR35902.scala 24:19]
    reg A : UInt<8>, clock with :
      reset => (UInt<1>("h0"), A) @[LR35902.scala 25:19]
    reg F : UInt<8>, clock with :
      reset => (UInt<1>("h0"), F) @[LR35902.scala 26:19]
    reg B : UInt<8>, clock with :
      reset => (UInt<1>("h0"), B) @[LR35902.scala 27:19]
    reg C : UInt<8>, clock with :
      reset => (UInt<1>("h0"), C) @[LR35902.scala 28:19]
    reg D : UInt<8>, clock with :
      reset => (UInt<1>("h0"), D) @[LR35902.scala 29:19]
    reg E : UInt<8>, clock with :
      reset => (UInt<1>("h0"), E) @[LR35902.scala 30:19]
    reg H : UInt<8>, clock with :
      reset => (UInt<1>("h0"), H) @[LR35902.scala 31:19]
    reg L : UInt<8>, clock with :
      reset => (UInt<1>("h0"), L) @[LR35902.scala 32:19]
    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[LR35902.scala 79:22]
    reg fetched : UInt<8>, clock with :
      reset => (UInt<1>("h0"), fetched) @[LR35902.scala 81:20]
    reg opcode : UInt<8>, clock with :
      reset => (UInt<1>("h0"), opcode) @[LR35902.scala 82:24]
    node _T = eq(UInt<2>("h0"), state) @[LR35902.scala 97:17]
    node _GEN_0 = mux(io_memRead, io_memReadData, fetched) @[LR35902.scala 106:24 107:17 81:20]
    node _T_1 = eq(UInt<2>("h1"), state) @[LR35902.scala 97:17]
    node _T_2 = eq(UInt<2>("h2"), state) @[LR35902.scala 97:17]
    node _dstIdx_T = shr(opcode, 3) @[LR35902.scala 129:29]
    node dstIdx = and(_dstIdx_T, UInt<3>("h7")) @[LR35902.scala 129:43]
    node srcIdx = and(opcode, UInt<3>("h7")) @[LR35902.scala 130:36]
    node _isLdRR_T = geq(opcode, UInt<7>("h40")) @[LR35902.scala 132:17]
    node _isLdRR_T_1 = leq(opcode, UInt<7>("h7f")) @[LR35902.scala 132:40]
    node _isLdRR_T_2 = and(_isLdRR_T, _isLdRR_T_1) @[LR35902.scala 132:29]
    node _isLdRR_T_3 = neq(dstIdx, UInt<3>("h6")) @[LR35902.scala 133:19]
    node _isLdRR_T_4 = and(_isLdRR_T_2, _isLdRR_T_3) @[LR35902.scala 132:52]
    node _isLdRR_T_5 = neq(srcIdx, UInt<3>("h6")) @[LR35902.scala 133:46]
    node isLdRR = and(_isLdRR_T_4, _isLdRR_T_5) @[LR35902.scala 133:35]
    node _value_T = eq(UInt<1>("h0"), srcIdx) @[Mux.scala 81:61]
    node _value_T_1 = mux(_value_T, B, UInt<8>("h0")) @[Mux.scala 81:58]
    node _value_T_2 = eq(UInt<1>("h1"), srcIdx) @[Mux.scala 81:61]
    node _value_T_3 = mux(_value_T_2, C, _value_T_1) @[Mux.scala 81:58]
    node _value_T_4 = eq(UInt<2>("h2"), srcIdx) @[Mux.scala 81:61]
    node _value_T_5 = mux(_value_T_4, D, _value_T_3) @[Mux.scala 81:58]
    node _value_T_6 = eq(UInt<2>("h3"), srcIdx) @[Mux.scala 81:61]
    node _value_T_7 = mux(_value_T_6, E, _value_T_5) @[Mux.scala 81:58]
    node _value_T_8 = eq(UInt<3>("h4"), srcIdx) @[Mux.scala 81:61]
    node _value_T_9 = mux(_value_T_8, H, _value_T_7) @[Mux.scala 81:58]
    node _value_T_10 = eq(UInt<3>("h5"), srcIdx) @[Mux.scala 81:61]
    node _value_T_11 = mux(_value_T_10, L, _value_T_9) @[Mux.scala 81:58]
    node _value_T_12 = eq(UInt<3>("h7"), srcIdx) @[Mux.scala 81:61]
    node value = mux(_value_T_12, A, _value_T_11) @[Mux.scala 81:58]
    node _T_3 = eq(dstIdx, UInt<1>("h0")) @[LR35902.scala 57:14]
    node _T_4 = eq(dstIdx, UInt<1>("h1")) @[LR35902.scala 59:20]
    node _T_5 = eq(dstIdx, UInt<2>("h2")) @[LR35902.scala 61:20]
    node _T_6 = eq(dstIdx, UInt<2>("h3")) @[LR35902.scala 63:20]
    node _T_7 = eq(dstIdx, UInt<3>("h4")) @[LR35902.scala 65:20]
    node _T_8 = eq(dstIdx, UInt<3>("h5")) @[LR35902.scala 67:20]
    node _T_9 = eq(dstIdx, UInt<3>("h7")) @[LR35902.scala 69:20]
    node _GEN_1 = mux(_T_9, value, A) @[LR35902.scala 25:19 69:29 70:9]
    node _GEN_2 = mux(_T_8, value, L) @[LR35902.scala 32:19 67:29 68:9]
    node _GEN_3 = mux(_T_8, A, _GEN_1) @[LR35902.scala 25:19 67:29]
    node _GEN_4 = mux(_T_7, value, H) @[LR35902.scala 31:19 65:29 66:9]
    node _GEN_5 = mux(_T_7, L, _GEN_2) @[LR35902.scala 32:19 65:29]
    node _GEN_6 = mux(_T_7, A, _GEN_3) @[LR35902.scala 25:19 65:29]
    node _GEN_7 = mux(_T_6, value, E) @[LR35902.scala 30:19 63:29 64:9]
    node _GEN_8 = mux(_T_6, H, _GEN_4) @[LR35902.scala 31:19 63:29]
    node _GEN_9 = mux(_T_6, L, _GEN_5) @[LR35902.scala 32:19 63:29]
    node _GEN_10 = mux(_T_6, A, _GEN_6) @[LR35902.scala 25:19 63:29]
    node _GEN_11 = mux(_T_5, value, D) @[LR35902.scala 29:19 61:29 62:9]
    node _GEN_12 = mux(_T_5, E, _GEN_7) @[LR35902.scala 30:19 61:29]
    node _GEN_13 = mux(_T_5, H, _GEN_8) @[LR35902.scala 31:19 61:29]
    node _GEN_14 = mux(_T_5, L, _GEN_9) @[LR35902.scala 32:19 61:29]
    node _GEN_15 = mux(_T_5, A, _GEN_10) @[LR35902.scala 25:19 61:29]
    node _GEN_16 = mux(_T_4, value, C) @[LR35902.scala 28:19 59:29 60:9]
    node _GEN_17 = mux(_T_4, D, _GEN_11) @[LR35902.scala 29:19 59:29]
    node _GEN_18 = mux(_T_4, E, _GEN_12) @[LR35902.scala 30:19 59:29]
    node _GEN_19 = mux(_T_4, H, _GEN_13) @[LR35902.scala 31:19 59:29]
    node _GEN_20 = mux(_T_4, L, _GEN_14) @[LR35902.scala 32:19 59:29]
    node _GEN_21 = mux(_T_4, A, _GEN_15) @[LR35902.scala 25:19 59:29]
    node _GEN_22 = mux(_T_3, value, B) @[LR35902.scala 27:19 57:23 58:9]
    node _GEN_23 = mux(_T_3, C, _GEN_16) @[LR35902.scala 28:19 57:23]
    node _GEN_24 = mux(_T_3, D, _GEN_17) @[LR35902.scala 29:19 57:23]
    node _GEN_25 = mux(_T_3, E, _GEN_18) @[LR35902.scala 30:19 57:23]
    node _GEN_26 = mux(_T_3, H, _GEN_19) @[LR35902.scala 31:19 57:23]
    node _GEN_27 = mux(_T_3, L, _GEN_20) @[LR35902.scala 32:19 57:23]
    node _GEN_28 = mux(_T_3, A, _GEN_21) @[LR35902.scala 25:19 57:23]
    node _PC_T = add(PC, UInt<1>("h1")) @[LR35902.scala 140:21]
    node _PC_T_1 = tail(_PC_T, 1) @[LR35902.scala 140:21]
    node _T_10 = eq(UInt<1>("h0"), opcode) @[LR35902.scala 147:24]
    node _PC_T_2 = add(PC, UInt<1>("h1")) @[LR35902.scala 153:25]
    node _PC_T_3 = tail(_PC_T_2, 1) @[LR35902.scala 153:25]
    node _T_11 = eq(UInt<3>("h4"), opcode) @[LR35902.scala 147:24]
    node _res_T = add(B, UInt<1>("h1")) @[LR35902.scala 162:29]
    node res = tail(_res_T, 1) @[LR35902.scala 162:29]
    node z = eq(res, UInt<1>("h0")) @[LR35902.scala 165:26]
    node _h_T = and(B, UInt<4>("hf")) @[LR35902.scala 167:28]
    node h = eq(_h_T, UInt<4>("hf")) @[LR35902.scala 167:39]
    node c = bits(F, 4, 4) @[LR35902.scala 168:22]
    node F_lo = cat(c, UInt<4>("h0")) @[Cat.scala 33:92]
    node F_hi_hi = cat(z, UInt<1>("h0")) @[Cat.scala 33:92]
    node F_hi = cat(F_hi_hi, h) @[Cat.scala 33:92]
    node _F_T = cat(F_hi, F_lo) @[Cat.scala 33:92]
    node _PC_T_4 = add(PC, UInt<1>("h1")) @[LR35902.scala 172:25]
    node _PC_T_5 = tail(_PC_T_4, 1) @[LR35902.scala 172:25]
    node _T_12 = eq(UInt<3>("h5"), opcode) @[LR35902.scala 147:24]
    node _res_T_1 = sub(B, UInt<1>("h1")) @[LR35902.scala 181:29]
    node res_1 = tail(_res_T_1, 1) @[LR35902.scala 181:29]
    node z_1 = eq(res_1, UInt<1>("h0")) @[LR35902.scala 184:26]
    node _h_T_1 = and(B, UInt<4>("hf")) @[LR35902.scala 186:28]
    node h_1 = eq(_h_T_1, UInt<1>("h0")) @[LR35902.scala 186:39]
    node c_1 = bits(F, 4, 4) @[LR35902.scala 187:22]
    node F_lo_1 = cat(c_1, UInt<4>("h0")) @[Cat.scala 33:92]
    node F_hi_hi_1 = cat(z_1, UInt<1>("h1")) @[Cat.scala 33:92]
    node F_hi_1 = cat(F_hi_hi_1, h_1) @[Cat.scala 33:92]
    node _F_T_1 = cat(F_hi_1, F_lo_1) @[Cat.scala 33:92]
    node _PC_T_6 = add(PC, UInt<1>("h1")) @[LR35902.scala 191:25]
    node _PC_T_7 = tail(_PC_T_6, 1) @[LR35902.scala 191:25]
    node _T_13 = eq(UInt<3>("h6"), opcode) @[LR35902.scala 147:24]
    node _PC_T_8 = add(PC, UInt<1>("h1")) @[LR35902.scala 199:25]
    node _PC_T_9 = tail(_PC_T_8, 1) @[LR35902.scala 199:25]
    node _GEN_29 = mux(_T_13, _PC_T_9, PC) @[LR35902.scala 147:24 199:19 24:19]
    node _GEN_30 = mux(_T_13, UInt<2>("h3"), state) @[LR35902.scala 147:24 200:19 79:22]
    node _GEN_31 = mux(_T_12, res_1, B) @[LR35902.scala 147:24 182:15 27:19]
    node _GEN_32 = mux(_T_12, _F_T_1, F) @[LR35902.scala 147:24 189:15 26:19]
    node _GEN_33 = mux(_T_12, _PC_T_7, _GEN_29) @[LR35902.scala 147:24 191:19]
    node _GEN_34 = mux(_T_12, UInt<2>("h0"), _GEN_30) @[LR35902.scala 147:24 192:19]
    node _GEN_35 = mux(_T_11, res, _GEN_31) @[LR35902.scala 147:24 163:15]
    node _GEN_36 = mux(_T_11, _F_T, _GEN_32) @[LR35902.scala 147:24 170:15]
    node _GEN_37 = mux(_T_11, _PC_T_5, _GEN_33) @[LR35902.scala 147:24 172:19]
    node _GEN_38 = mux(_T_11, UInt<2>("h0"), _GEN_34) @[LR35902.scala 147:24 173:19]
    node _GEN_39 = mux(_T_10, _PC_T_3, _GEN_37) @[LR35902.scala 147:24 153:19]
    node _GEN_40 = mux(_T_10, UInt<2>("h0"), _GEN_38) @[LR35902.scala 147:24 154:19]
    node _GEN_41 = mux(_T_10, B, _GEN_35) @[LR35902.scala 147:24 27:19]
    node _GEN_42 = mux(_T_10, F, _GEN_36) @[LR35902.scala 147:24 26:19]
    node _GEN_43 = mux(isLdRR, _GEN_22, _GEN_41) @[LR35902.scala 135:20]
    node _GEN_44 = mux(isLdRR, _GEN_23, C) @[LR35902.scala 135:20 28:19]
    node _GEN_45 = mux(isLdRR, _GEN_24, D) @[LR35902.scala 135:20 29:19]
    node _GEN_46 = mux(isLdRR, _GEN_25, E) @[LR35902.scala 135:20 30:19]
    node _GEN_47 = mux(isLdRR, _GEN_26, H) @[LR35902.scala 135:20 31:19]
    node _GEN_48 = mux(isLdRR, _GEN_27, L) @[LR35902.scala 135:20 32:19]
    node _GEN_49 = mux(isLdRR, _GEN_28, A) @[LR35902.scala 135:20 25:19]
    node _GEN_50 = mux(isLdRR, _PC_T_1, _GEN_39) @[LR35902.scala 135:20 140:15]
    node _GEN_51 = mux(isLdRR, UInt<2>("h0"), _GEN_40) @[LR35902.scala 135:20 141:15]
    node _GEN_52 = mux(isLdRR, F, _GEN_42) @[LR35902.scala 135:20 26:19]
    node _T_14 = eq(UInt<2>("h3"), state) @[LR35902.scala 97:17]
    node _PC_T_10 = add(PC, UInt<1>("h1")) @[LR35902.scala 215:16]
    node _PC_T_11 = tail(_PC_T_10, 1) @[LR35902.scala 215:16]
    node _GEN_53 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[LR35902.scala 97:17 212:18 90:19]
    node _GEN_54 = mux(_T_14, io_memReadData, B) @[LR35902.scala 214:10 97:17 27:19]
    node _GEN_55 = mux(_T_14, _PC_T_11, PC) @[LR35902.scala 215:10 97:17 24:19]
    node _GEN_56 = mux(_T_14, UInt<2>("h0"), state) @[LR35902.scala 217:13 97:17 79:22]
    node _GEN_57 = mux(_T_2, _GEN_43, _GEN_54) @[LR35902.scala 97:17]
    node _GEN_58 = mux(_T_2, _GEN_44, C) @[LR35902.scala 97:17 28:19]
    node _GEN_59 = mux(_T_2, _GEN_45, D) @[LR35902.scala 97:17 29:19]
    node _GEN_60 = mux(_T_2, _GEN_46, E) @[LR35902.scala 97:17 30:19]
    node _GEN_61 = mux(_T_2, _GEN_47, H) @[LR35902.scala 97:17 31:19]
    node _GEN_62 = mux(_T_2, _GEN_48, L) @[LR35902.scala 97:17 32:19]
    node _GEN_63 = mux(_T_2, _GEN_49, A) @[LR35902.scala 97:17 25:19]
    node _GEN_64 = mux(_T_2, _GEN_50, _GEN_55) @[LR35902.scala 97:17]
    node _GEN_65 = mux(_T_2, _GEN_51, _GEN_56) @[LR35902.scala 97:17]
    node _GEN_66 = mux(_T_2, _GEN_52, F) @[LR35902.scala 97:17 26:19]
    node _GEN_67 = mux(_T_2, UInt<1>("h0"), _GEN_53) @[LR35902.scala 97:17 90:19]
    node _GEN_68 = mux(_T_1, fetched, opcode) @[LR35902.scala 117:14 97:17 82:24]
    node _GEN_69 = mux(_T_1, UInt<2>("h2"), _GEN_65) @[LR35902.scala 118:14 97:17]
    node _GEN_70 = mux(_T_1, B, _GEN_57) @[LR35902.scala 97:17 27:19]
    node _GEN_71 = mux(_T_1, C, _GEN_58) @[LR35902.scala 97:17 28:19]
    node _GEN_72 = mux(_T_1, D, _GEN_59) @[LR35902.scala 97:17 29:19]
    node _GEN_73 = mux(_T_1, E, _GEN_60) @[LR35902.scala 97:17 30:19]
    node _GEN_74 = mux(_T_1, H, _GEN_61) @[LR35902.scala 97:17 31:19]
    node _GEN_75 = mux(_T_1, L, _GEN_62) @[LR35902.scala 97:17 32:19]
    node _GEN_76 = mux(_T_1, A, _GEN_63) @[LR35902.scala 97:17 25:19]
    node _GEN_77 = mux(_T_1, PC, _GEN_64) @[LR35902.scala 97:17 24:19]
    node _GEN_78 = mux(_T_1, F, _GEN_66) @[LR35902.scala 97:17 26:19]
    node _GEN_79 = mux(_T_1, UInt<1>("h0"), _GEN_67) @[LR35902.scala 97:17 90:19]
    node _GEN_80 = mux(_T, UInt<1>("h1"), _GEN_79) @[LR35902.scala 97:17 103:18]
    node _GEN_81 = mux(_T, _GEN_0, fetched) @[LR35902.scala 97:17 81:20]
    node _GEN_82 = mux(_T, UInt<2>("h1"), _GEN_69) @[LR35902.scala 110:13 97:17]
    node _GEN_83 = mux(_T, opcode, _GEN_68) @[LR35902.scala 97:17 82:24]
    node _GEN_84 = mux(_T, B, _GEN_70) @[LR35902.scala 97:17 27:19]
    node _GEN_85 = mux(_T, C, _GEN_71) @[LR35902.scala 97:17 28:19]
    node _GEN_86 = mux(_T, D, _GEN_72) @[LR35902.scala 97:17 29:19]
    node _GEN_87 = mux(_T, E, _GEN_73) @[LR35902.scala 97:17 30:19]
    node _GEN_88 = mux(_T, H, _GEN_74) @[LR35902.scala 97:17 31:19]
    node _GEN_89 = mux(_T, L, _GEN_75) @[LR35902.scala 97:17 32:19]
    node _GEN_90 = mux(_T, A, _GEN_76) @[LR35902.scala 97:17 25:19]
    node _GEN_91 = mux(_T, PC, _GEN_77) @[LR35902.scala 97:17 24:19]
    node _GEN_92 = mux(_T, F, _GEN_78) @[LR35902.scala 97:17 26:19]
    io_memAddress <= PC @[LR35902.scala 89:19]
    io_memRead <= _GEN_80
    io_memWrite <= UInt<1>("h0") @[LR35902.scala 91:19]
    io_memWriteData <= UInt<8>("h0") @[LR35902.scala 92:19]
    io_dbg_pc <= PC @[LR35902.scala 34:13]
    io_dbg_opcode <= opcode @[LR35902.scala 84:17]
    io_dbg_B <= B @[LR35902.scala 35:13]
    PC <= mux(reset, UInt<16>("h0"), _GEN_91) @[LR35902.scala 24:{19,19}]
    A <= mux(reset, UInt<8>("h0"), _GEN_90) @[LR35902.scala 25:{19,19}]
    F <= mux(reset, UInt<8>("h0"), _GEN_92) @[LR35902.scala 26:{19,19}]
    B <= mux(reset, UInt<8>("h0"), _GEN_84) @[LR35902.scala 27:{19,19}]
    C <= mux(reset, UInt<8>("h0"), _GEN_85) @[LR35902.scala 28:{19,19}]
    D <= mux(reset, UInt<8>("h0"), _GEN_86) @[LR35902.scala 29:{19,19}]
    E <= mux(reset, UInt<8>("h0"), _GEN_87) @[LR35902.scala 30:{19,19}]
    H <= mux(reset, UInt<8>("h0"), _GEN_88) @[LR35902.scala 31:{19,19}]
    L <= mux(reset, UInt<8>("h0"), _GEN_89) @[LR35902.scala 32:{19,19}]
    state <= mux(reset, UInt<2>("h0"), _GEN_82) @[LR35902.scala 79:{22,22}]
    fetched <= _GEN_81
    opcode <= mux(reset, UInt<8>("h0"), _GEN_83) @[LR35902.scala 82:{24,24}]
