##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for Reset_Clock
		4.5::Critical Path Report for Servo_Clk
		4.6::Critical Path Report for XBEE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Reset_Clock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. XBEE_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
		5.4::Critical Path Report for (Reset_Clock:R vs. Reset_Clock:R)
		5.5::Critical Path Report for (Reset_Clock:R vs. Clock:R)
		5.6::Critical Path Report for (Servo_Clk:R vs. Servo_Clk:R)
		5.7::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
		5.8::Critical Path Report for (Clock:R vs. Reset_Clock:R)
		5.9::Critical Path Report for (Clock:R vs. Clock:R)
		5.10::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock                      | Frequency: 63.46 MHz   | Target: 0.01 MHz   | 
Clock: Clock_1                    | N/A                    | Target: 12.00 MHz  | 
Clock: Clock_1(fixed-function)    | N/A                    | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 56.90 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: PWM_Clock                  | Frequency: 79.60 MHz   | Target: 0.00 MHz   | 
Clock: Reset_Clock                | Frequency: 111.73 MHz  | Target: 24.00 MHz  | 
Clock: Servo_Clk                  | Frequency: 63.21 MHz   | Target: 1.26 MHz   | 
Clock: XBEE_IntClock              | Frequency: 49.11 MHz   | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock          Clock          1e+008           99984243    N/A              N/A         N/A              N/A         N/A              N/A         
Clock          Reset_Clock    41666.7          34122       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock          41666.7          33282       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Reset_Clock    41666.7          33306       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      XBEE_IntClock  41666.7          24091       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+009           999987436   N/A              N/A         N/A              N/A         N/A              N/A         
Reset_Clock    Clock          41666.7          33274       N/A              N/A         N/A              N/A         N/A              N/A         
Reset_Clock    Reset_Clock    41666.7          32716       N/A              N/A         N/A              N/A         N/A              N/A         
Servo_Clk      Servo_Clk      791667           775847      N/A              N/A         N/A              N/A         N/A              N/A         
XBEE_IntClock  XBEE_IntClock  1.08333e+006     1062971     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
Hall(0)_PAD  24504         Clock:R           


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase           
-------------------  ------------  -------------------------  
LED3(0)_PAD          25915         Servo_Clk:R                
LED4(0)_PAD          23279         PWM_Clock:R                
Out_Compare(0)_PAD   33786         Clock_1(fixed-function):R  
PWM_Output(0)_PAD    25009         PWM_Clock:R                
SERVO_output(0)_PAD  23639         Servo_Clk:R                
Tx_1(0)_PAD          30145         XBEE_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 63.46 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984243p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -4230
----------------------------------------   --------- 
End-of-path required time (ps)              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2897   6397  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11527  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11527  99984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  24091  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6361   8466  24091  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  11816  24091  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14105  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 79.60 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999987436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  999987436  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4214   6504  999987436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Reset_Clock
*****************************************
Clock: Reset_Clock
Frequency: 111.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Reset_Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell35   1250   1250  32716  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell35   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Servo_Clk
***************************************
Clock: Servo_Clk
Frequency: 63.21 MHz | Target: 1.26 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 775847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     787437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2960   6460  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11590  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11590  775847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for XBEE_IntClock
*******************************************
Clock: XBEE_IntClock
Frequency: 49.11 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell20     1250   1250  1062971  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      7343   8593  1062971  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  11943  1062971  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  14172  1062971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Reset_Clock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  33306  RISE       1
\PulseConvert_1:in_sample\/main_0        macrocell35    2800   4850  33306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. XBEE_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  24091  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6361   8466  24091  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  11816  24091  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14105  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  33282  RISE       1
Net_104/main_0                           macrocell34    2824   4874  33282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1


5.4::Critical Path Report for (Reset_Clock:R vs. Reset_Clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Reset_Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell35   1250   1250  32716  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell35   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1


5.5::Critical Path Report for (Reset_Clock:R vs. Clock:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_104/main_1
Capture Clock  : Net_104/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell35   1250   1250  33274  RISE       1
Net_104/main_1                macrocell34   3633   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1


5.6::Critical Path Report for (Servo_Clk:R vs. Servo_Clk:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 775847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     787437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2960   6460  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11590  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11590  775847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1


5.7::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell20     1250   1250  1062971  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      7343   8593  1062971  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  11943  1062971  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  14172  1062971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.8::Critical Path Report for (Clock:R vs. Reset_Clock:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell36   1250   1250  34122  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell35   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1


5.9::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984243p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -4230
----------------------------------------   --------- 
End-of-path required time (ps)              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2897   6397  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11527  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11527  99984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


5.10::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999987436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  999987436  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4214   6504  999987436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2105   2105  24091  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6361   8466  24091  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  11816  24091  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14105  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_0\/main_9
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 29522p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:rx_state_0\/main_9  macrocell23   6529   8634  29522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_2\/main_8
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 30437p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:rx_state_2\/main_8  macrocell26   5615   7720  30437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_status_3\/main_6
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 30437p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:rx_status_3\/main_6  macrocell31   5615   7720  30437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_1\/main_3
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 30443p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:pollcount_1\/main_3  macrocell29   5609   7714  30443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_0\/main_2
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 30443p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:pollcount_0\/main_2  macrocell30   5609   7714  30443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_last\/main_0
Capture Clock  : \XBEE:BUART:rx_last\/clock_0
Path slack     : 30443p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBEE_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2105   2105  24091  RISE       1
\XBEE:BUART:rx_last\/main_0  macrocell32   5609   7714  30443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Reset_Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell35   1250   1250  32716  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell35   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_104/main_1
Capture Clock  : Net_104/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell35   1250   1250  33274  RISE       1
Net_104/main_1                macrocell34   3633   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Reset_Clock:R#2400 vs. Clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell35   1250   1250  33274  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell36   3633   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  33282  RISE       1
Net_104/main_0                           macrocell34    2824   4874  33282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 33282p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  33282  RISE       1
\PulseConvert_1:out_sample\/main_1       macrocell36    2824   4874  33282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Reset:Sync:ctrl_reg\/control_0
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 33306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reset:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_Reset:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  33306  RISE       1
\PulseConvert_1:in_sample\/main_0        macrocell35    2800   4850  33306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock:R#1 vs. Reset_Clock:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell36   1250   1250  34122  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell35   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 775847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     787437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2960   6460  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11590  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11590  775847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 778899p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     791167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:status_2\/main_1          macrocell13     3103   6603  778899  RISE       1
\Servo_PWM:PWMUDB:status_2\/q               macrocell13     3350   9953  778899  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2315  12268  778899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 779021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     785607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3085   6585  779021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 779147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     785607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  775847  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2960   6460  779147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 781093p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     785607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  777833  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3264   4514  781093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 781133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     785607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell41     1250   1250  777833  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3224   4474  781133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 781310p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  781310  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell42     3097   6847  781310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_952/main_1
Capture Clock  : Net_952/clock_0
Path slack     : 781320p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  781310  RISE       1
Net_952/main_1                             macrocell44     3087   6837  781320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_952/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 781462p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  781310  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  781310  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_1         macrocell43     2945   6695  781462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_952/main_0
Capture Clock  : Net_952/clock_0
Path slack     : 783650p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  777833  RISE       1
Net_952/main_0                       macrocell44   3256   4506  783650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_952/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 784622p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  784622  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_0  macrocell43   2284   3534  784622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 784633p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     788157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  784633  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell41    2314   3524  784633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:status_0\/q
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 787621p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Servo_Clk:R#1 vs. Servo_Clk:R#2)   791667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     791167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:status_0\/q               macrocell43    1250   1250  787621  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2296   3546  787621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q                      macrocell20     1250   1250  1062971  RISE       1
\XBEE:BUART:counter_load_not\/main_3           macrocell2      7343   8593  1062971  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  11943  1062971  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  14172  1062971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBEE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q            macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_counter_load\/main_3  macrocell5    5164   6414  1065893  RISE       1
\XBEE:BUART:rx_counter_load\/q       macrocell5    3350   9764  1065893  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/load   count7cell    2316  12080  1065893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q                macrocell18     1250   1250  1067348  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7622   8872  1068452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBEE:BUART:sTX:TxSts\/clock
Path slack     : 1068987p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q        macrocell18    1250   1250  1067348  RISE       1
\XBEE:BUART:tx_status_0\/main_0  macrocell3     6941   8191  1068987  RISE       1
\XBEE:BUART:tx_status_0\/q       macrocell3     3350  11541  1068987  RISE       1
\XBEE:BUART:sTX:TxSts\/status_0  statusicell1   2305  13846  1068987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_3
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1069378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q      macrocell20   1250   1250  1062971  RISE       1
\XBEE:BUART:tx_bitclk\/main_3  macrocell21   9196  10446  1069378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067624  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7537   7727  1069597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_1\/main_3
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1069908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9915
-------------------------------------   ---- 
End-of-path arrival time (ps)           9915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell20   1250   1250  1062971  RISE       1
\XBEE:BUART:tx_state_1\/main_3  macrocell18   8665   9915  1069908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q                macrocell19     1250   1250  1063523  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5609   6859  1070465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 1070655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12178
-------------------------------------   ----- 
End-of-path arrival time (ps)           12178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070655  RISE       1
\XBEE:BUART:rx_status_4\/main_1                 macrocell7      2315   5895  1070655  RISE       1
\XBEE:BUART:rx_status_4\/q                      macrocell7      3350   9245  1070655  RISE       1
\XBEE:BUART:sRX:RxSts\/status_4                 statusicell2    2933  12178  1070655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_2\/main_0
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1070945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell18   1250   1250  1067348  RISE       1
\XBEE:BUART:tx_state_2\/main_0  macrocell20   7629   8879  1070945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_0\/main_2
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1071129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067624  RISE       1
\XBEE:BUART:tx_state_0\/main_2               macrocell19     8505   8695  1071129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1071641  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4432   5682  1071641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_1\/main_1
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1071769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell19   1250   1250  1063523  RISE       1
\XBEE:BUART:tx_state_1\/main_1  macrocell18   6804   8054  1071769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_1
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1071780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q      macrocell19   1250   1250  1063523  RISE       1
\XBEE:BUART:tx_bitclk\/main_1  macrocell21   6794   8044  1071780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  1067744  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4182   5432  1071891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_2\/main_2
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1072139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067624  RISE       1
\XBEE:BUART:tx_state_2\/main_2               macrocell20     7494   7684  1072139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_2\/main_5
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1072173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell21   1250   1250  1072173  RISE       1
\XBEE:BUART:tx_state_2\/main_5  macrocell20   6400   7650  1072173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:txn\/main_1
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1072190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q  macrocell18   1250   1250  1067348  RISE       1
\XBEE:BUART:txn\/main_1    macrocell17   6383   7633  1072190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_0\/main_0
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1072236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell18   1250   1250  1067348  RISE       1
\XBEE:BUART:tx_state_0\/main_0  macrocell19   6338   7588  1072236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_0\/main_5
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1072721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7102
-------------------------------------   ---- 
End-of-path arrival time (ps)           7102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell21   1250   1250  1072173  RISE       1
\XBEE:BUART:tx_state_0\/main_5  macrocell19   5852   7102  1072721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:tx_state_0\/main_3
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1072723p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069674  RISE       1
\XBEE:BUART:tx_state_0\/main_3                  macrocell19     3520   7100  1072723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_0\/main_1
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1072962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell19   1250   1250  1063523  RISE       1
\XBEE:BUART:tx_state_0\/main_1  macrocell19   5612   6862  1072962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_2\/main_1
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell19   1250   1250  1063523  RISE       1
\XBEE:BUART:tx_state_2\/main_1  macrocell20   5611   6861  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_2\/main_4
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_state_2\/main_4  macrocell26   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_status_3\/main_4
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q        macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_status_3\/main_4  macrocell31   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:txn\/main_6
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q  macrocell21   1250   1250  1072173  RISE       1
\XBEE:BUART:txn\/main_6   macrocell17   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q                macrocell23     1250   1250  1067983  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2943   4193  1073130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBEE:BUART:txn\/main_3
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1073166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073166  RISE       1
\XBEE:BUART:txn\/main_3                macrocell17     2288   6658  1073166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_10
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1073189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell30   1250   1250  1068172  RISE       1
\XBEE:BUART:rx_state_0\/main_10  macrocell23   5385   6635  1073189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_state_0\/main_8
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1073377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q      macrocell29   1250   1250  1068344  RISE       1
\XBEE:BUART:rx_state_0\/main_8  macrocell23   5196   6446  1073377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_2\/main_4
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1073383p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073383  RISE       1
\XBEE:BUART:tx_state_2\/main_4               macrocell20     6250   6440  1073383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_0\/main_4
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_state_0\/main_4  macrocell23   5175   6425  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_3\/main_4
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_state_3\/main_4  macrocell25   5175   6425  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q               macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_3  macrocell28   5175   6425  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073409p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_2\/q         macrocell26   1250   1250  1065893  RISE       1
\XBEE:BUART:rx_load_fifo\/main_4  macrocell24   5164   6414  1073409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_0\/main_2
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1073441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071641  RISE       1
\XBEE:BUART:rx_state_0\/main_2   macrocell23   5132   6382  1073441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_3\/main_2
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1073441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071641  RISE       1
\XBEE:BUART:rx_state_3\/main_2   macrocell25   5132   6382  1073441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1071641  RISE       1
\XBEE:BUART:rx_load_fifo\/main_2  macrocell24   5123   6373  1073450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_0\/main_0
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_state_0\/main_0    macrocell23   4742   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_3\/main_0
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_state_3\/main_0    macrocell25   4742   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_0  macrocell28   4742   5992  1073831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_0
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1073906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_state_2\/main_0    macrocell26   4667   5917  1073906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_status_3\/main_0
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1073906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_status_3\/main_0   macrocell31   4667   5917  1073906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:txn\/main_5
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1073940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073383  RISE       1
\XBEE:BUART:txn\/main_5                      macrocell17     5693   5883  1073940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_2\/main_6
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074211  RISE       1
\XBEE:BUART:rx_state_2\/main_6         macrocell26   3672   5612  1074211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_2\/main_5
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074213  RISE       1
\XBEE:BUART:rx_state_2\/main_5         macrocell26   3671   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_2\/main_7
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074329  RISE       1
\XBEE:BUART:rx_state_2\/main_7         macrocell26   3554   5494  1074329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:txn\/main_2
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_0\/q  macrocell19   1250   1250  1063523  RISE       1
\XBEE:BUART:txn\/main_2    macrocell17   4100   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_2\/main_1
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_state_2\/main_1  macrocell26   3989   5239  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_1
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q        macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_status_3\/main_1  macrocell31   3989   5239  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_2\/main_3
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1074870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_state_2\/main_3  macrocell26   3704   4954  1074870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_status_3\/main_3
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1074870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q        macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_status_3\/main_3  macrocell31   3704   4954  1074870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_0\/main_7
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074329  RISE       1
\XBEE:BUART:rx_state_0\/main_7         macrocell23   2948   4888  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_3\/main_7
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1074935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074329  RISE       1
\XBEE:BUART:rx_state_3\/main_7         macrocell25   2948   4888  1074935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074329  RISE       1
\XBEE:BUART:rx_load_fifo\/main_7       macrocell24   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074983  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_2   macrocell27   2901   4841  1074983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_1   macrocell27   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_1\/main_1
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\XBEE:BUART:pollcount_1\/main_1        macrocell29   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_0\/main_1
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074990  RISE       1
\XBEE:BUART:pollcount_0\/main_1        macrocell30   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_0   macrocell27   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_1\/main_0
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:pollcount_1\/main_0        macrocell29   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_0\/main_0
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074995  RISE       1
\XBEE:BUART:pollcount_0\/main_0        macrocell30   2888   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_0\/main_6
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074211  RISE       1
\XBEE:BUART:rx_state_0\/main_6         macrocell23   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_3\/main_6
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074211  RISE       1
\XBEE:BUART:rx_state_3\/main_6         macrocell25   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_0\/main_5
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074213  RISE       1
\XBEE:BUART:rx_state_0\/main_5         macrocell23   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_3\/main_5
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074213  RISE       1
\XBEE:BUART:rx_state_3\/main_5         macrocell25   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074211  RISE       1
\XBEE:BUART:rx_load_fifo\/main_6       macrocell24   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074213  RISE       1
\XBEE:BUART:rx_load_fifo\/main_5       macrocell24   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1067744  RISE       1
\XBEE:BUART:rx_load_fifo\/main_0  macrocell24   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_0\/main_4
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 1075324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell20   1250   1250  1062971  RISE       1
\XBEE:BUART:tx_state_0\/main_4  macrocell19   3250   4500  1075324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:txn\/main_4
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1075326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q  macrocell20   1250   1250  1062971  RISE       1
\XBEE:BUART:txn\/main_4    macrocell17   3247   4497  1075326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_2\/main_3
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 1075334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell20   1250   1250  1062971  RISE       1
\XBEE:BUART:tx_state_2\/main_3  macrocell20   3239   4489  1075334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_1\/main_2
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1075349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067624  RISE       1
\XBEE:BUART:tx_state_1\/main_2               macrocell18     4285   4475  1075349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_1\/main_4
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell30   1250   1250  1068172  RISE       1
\XBEE:BUART:pollcount_1\/main_4  macrocell29   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_0\/main_3
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell30   1250   1250  1068172  RISE       1
\XBEE:BUART:pollcount_0\/main_3  macrocell30   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_7
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1075467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell30   1250   1250  1068172  RISE       1
\XBEE:BUART:rx_status_3\/main_7  macrocell31   3106   4356  1075467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q         macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_load_fifo\/main_1  macrocell24   3074   4324  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_1
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_state_0\/main_1  macrocell23   3071   4321  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_3\/main_1
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_state_3\/main_1  macrocell25   3071   4321  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_0\/q               macrocell23   1250   1250  1067983  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_1  macrocell28   3071   4321  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_0
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1075599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q      macrocell18   1250   1250  1067348  RISE       1
\XBEE:BUART:tx_bitclk\/main_0  macrocell21   2974   4224  1075599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_1\/main_0
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1075730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell18   1250   1250  1067348  RISE       1
\XBEE:BUART:tx_state_1\/main_0  macrocell18   2843   4093  1075730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:pollcount_1\/main_2
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell29   1250   1250  1068344  RISE       1
\XBEE:BUART:pollcount_1\/main_2  macrocell29   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_0\/main_3
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_state_0\/main_3  macrocell23   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_3\/main_3
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_state_3\/main_3  macrocell25   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q               macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_2  macrocell28   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_state_3\/q         macrocell25   1250   1250  1068271  RISE       1
\XBEE:BUART:rx_load_fifo\/main_3  macrocell24   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_status_3\/main_5
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell29   1250   1250  1068344  RISE       1
\XBEE:BUART:rx_status_3\/main_5  macrocell31   2785   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:txn\/q
Path End       : \XBEE:BUART:txn\/main_0
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 1075995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:txn\/q       macrocell17   1250   1250  1075995  RISE       1
\XBEE:BUART:txn\/main_0  macrocell17   2578   3828  1075995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_1\/main_5
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1076024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell21   1250   1250  1072173  RISE       1
\XBEE:BUART:tx_state_1\/main_5  macrocell18   2549   3799  1076024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_load_fifo\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1072503  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2792   4042  1076161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_bitclk\/main_2
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 1076261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067624  RISE       1
\XBEE:BUART:tx_bitclk\/main_2                macrocell21     3372   3562  1076261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_2\/main_2
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071641  RISE       1
\XBEE:BUART:rx_state_2\/main_2   macrocell26   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_status_3\/main_2
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071641  RISE       1
\XBEE:BUART:rx_status_3\/main_2  macrocell31   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_9
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_last\/q          macrocell32   1250   1250  1076277  RISE       1
\XBEE:BUART:rx_state_2\/main_9  macrocell26   2296   3546  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_1\/main_4
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 1077083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2740
-------------------------------------   ---- 
End-of-path arrival time (ps)           2740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073383  RISE       1
\XBEE:BUART:tx_state_1\/main_4               macrocell18     2550   2740  1077083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_status_3\/q
Path End       : \XBEE:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBEE:BUART:rx_status_3\/q       macrocell31    1250   1250  1079267  RISE       1
\XBEE:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984243p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -4230
----------------------------------------   --------- 
End-of-path required time (ps)              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2897   6397  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11527  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11527  99984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99985088p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11782
-------------------------------------   ----- 
End-of-path arrival time (ps)           11782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3290   4500  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7850  99985088  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell5   3932  11782  99985088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99985517p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3130
----------------------------------------   --------- 
End-of-path required time (ps)              99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11353
-------------------------------------   ----- 
End-of-path arrival time (ps)           11353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10     3290   4500  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10     3350   7850  99985088  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   3503  11353  99985517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                    -500
----------------------------------------   --------- 
End-of-path required time (ps)              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12333
-------------------------------------   ----- 
End-of-path arrival time (ps)           12333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/main_1               macrocell10    3290   4500  99985088  RISE       1
\Counter:TimerUDB:capt_fifo_load\/q                    macrocell10    3350   7850  99985088  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/status_1              statusicell3   4483  12333  99987167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                    -500
----------------------------------------   --------- 
End-of-path required time (ps)              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:status_tc\/main_1         macrocell11     2902   6402  99987424  RISE       1
\Counter:TimerUDB:status_tc\/q              macrocell11     3350   9752  99987424  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2323  12076  99987424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2897   6397  99987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  99984243  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2897   6397  99987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_104/q                                     macrocell34     1250   1250  99985803  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3587   4837  99989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_104/q                                     macrocell34     1250   1250  99985803  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   3451   4701  99989239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99985088  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   3282   4492  99989448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Counter:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989473p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -6060
----------------------------------------   --------- 
End-of-path required time (ps)              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99985088  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   3257   4467  99989473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
Net_104/q                           macrocell34   1250   1250  99985803  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell36   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_104/main_2
Capture Clock  : Net_104/clock_0
Path slack     : 99992435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell36   1250   1250  99992435  RISE       1
Net_104/main_2                 macrocell34   2805   4055  99992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 99992435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell36   1250   1250  99992435  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell36   2805   4055  99992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : \Counter:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99995265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   100000000
- Recovery time                                    0
----------------------------------------   --------- 
End-of-path required time (ps)             100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
Net_104/q                               macrocell34    1250   1250  99985803  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/reset  statusicell3   3485   4735  99995265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999987436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  999987436  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4214   6504  999987436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999987911p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  999987436  RISE       1
\PWM_Motor:PWMUDB:status_2\/main_1          macrocell12     3634   5924  999987911  RISE       1
\PWM_Motor:PWMUDB:status_2\/q               macrocell12     3350   9274  999987911  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  11589  999987911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999989739p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q        macrocell37     1250   1250  999989528  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2951   4201  999989739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:prevCompare1\/clock_0
Path slack     : 999991690p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991690  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/main_0    macrocell38     2290   4800  999991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 999991690p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991690  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_1        macrocell39     2290   4800  999991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_178/main_1
Capture Clock  : Net_178/clock_0
Path slack     : 999991690p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  999991690  RISE       1
Net_178/main_1                            macrocell40     2290   4800  999991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_178/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:runmode_enable\/q
Path End       : Net_178/main_0
Capture Clock  : Net_178/clock_0
Path slack     : 999992182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  999989528  RISE       1
Net_178/main_0                       macrocell40   3058   4308  999992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_178/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:runmode_enable\/clock_0
Path slack     : 999992939p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT      slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  999992939  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/main_0      macrocell37    2341   3551  999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:runmode_enable\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor:PWMUDB:status_0\/clock_0
Path slack     : 999992945p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:prevCompare1\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  999992945  RISE       1
\PWM_Motor:PWMUDB:status_0\/main_0  macrocell39   2295   3545  999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor:PWMUDB:status_0\/q
Path End       : \PWM_Motor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999995926p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:status_0\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM_Motor:PWMUDB:status_0\/q               macrocell39    1250   1250  999995926  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2324   3574  999995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Motor:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

