// Seed: 1178259535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_25 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd28,
    parameter id_11 = 32'd71
) (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wire id_4,
    input tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    output logic id_8,
    output supply0 id_9,
    output tri1 _id_10,
    input wor _id_11
);
  tri0 [1 'b0 : 1] id_13 = id_5;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_13 = id_11 - id_5;
  assign id_3  = 1;
  always begin : LABEL_0
    id_8 = id_7;
  end
  wire [id_11 : 1 'd0] id_14 = id_5;
  logic [1  &  id_10 : $realtime] id_15;
endmodule
