/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [18:0] celloutsig_0_25z;
  reg [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  reg [5:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[89] ? celloutsig_0_0z : in_data[80];
  assign celloutsig_0_46z = celloutsig_0_26z[3] ? celloutsig_0_16z[2] : celloutsig_0_5z;
  assign celloutsig_0_54z = celloutsig_0_17z ? celloutsig_0_39z : celloutsig_0_23z;
  assign celloutsig_0_98z = celloutsig_0_55z ? celloutsig_0_12z : celloutsig_0_66z;
  assign celloutsig_1_5z = celloutsig_1_2z ? celloutsig_1_2z : in_data[142];
  assign celloutsig_0_23z = celloutsig_0_9z ? celloutsig_0_19z : celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_41z = celloutsig_0_33z & ~(celloutsig_0_33z);
  assign celloutsig_0_9z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[122]);
  assign celloutsig_1_2z = in_data[152] & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[191]);
  assign celloutsig_1_13z = celloutsig_1_4z[1] & ~(celloutsig_1_0z);
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_3z);
  assign celloutsig_0_17z = celloutsig_0_14z & ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_31z = celloutsig_0_1z & celloutsig_0_20z;
  assign celloutsig_0_32z = celloutsig_0_6z & celloutsig_0_18z[2];
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_36z = celloutsig_0_21z & celloutsig_0_28z;
  assign celloutsig_0_49z = celloutsig_0_0z & celloutsig_0_47z;
  assign celloutsig_0_51z = celloutsig_0_21z & celloutsig_0_41z;
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_55z = celloutsig_0_26z[3] & celloutsig_0_4z;
  assign celloutsig_0_59z = celloutsig_0_51z & in_data[78];
  assign celloutsig_0_66z = celloutsig_0_39z & celloutsig_0_56z[3];
  assign celloutsig_0_7z = celloutsig_0_1z & celloutsig_0_6z;
  assign celloutsig_0_74z = celloutsig_0_60z & celloutsig_0_73z;
  assign celloutsig_0_6z = celloutsig_0_5z & celloutsig_0_4z;
  assign celloutsig_1_10z = celloutsig_1_5z & celloutsig_1_8z;
  assign celloutsig_1_12z = celloutsig_1_10z & celloutsig_1_5z;
  assign celloutsig_0_14z = celloutsig_0_3z & celloutsig_0_10z;
  assign celloutsig_0_21z = celloutsig_0_11z & celloutsig_0_6z;
  assign celloutsig_0_0z = ~((in_data[13] & in_data[78]) | in_data[64]);
  assign celloutsig_0_33z = ~((celloutsig_0_32z & celloutsig_0_25z[7]) | celloutsig_0_16z[1]);
  assign celloutsig_0_39z = ~((celloutsig_0_36z & celloutsig_0_20z) | celloutsig_0_20z);
  assign celloutsig_0_47z = ~((celloutsig_0_36z & celloutsig_0_46z) | celloutsig_0_17z);
  assign celloutsig_0_60z = ~((celloutsig_0_39z & celloutsig_0_26z[4]) | celloutsig_0_31z);
  assign celloutsig_0_73z = ~((celloutsig_0_12z & celloutsig_0_46z) | celloutsig_0_59z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_7z) | celloutsig_0_6z);
  assign celloutsig_0_99z = ~((celloutsig_0_74z & celloutsig_0_49z) | celloutsig_0_60z);
  assign celloutsig_1_0z = ~((in_data[162] & in_data[183]) | in_data[147]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_3z) | in_data[126]);
  assign celloutsig_0_11z = ~((celloutsig_0_5z & in_data[26]) | celloutsig_0_6z);
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_4z[5]) | celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_16z) | celloutsig_1_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_13z) | celloutsig_1_4z[7]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_3z) | celloutsig_0_1z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_3z) | celloutsig_0_2z);
  assign celloutsig_0_1z = ~((in_data[50] & in_data[84]) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((in_data[16] & celloutsig_0_0z) | celloutsig_0_10z);
  assign celloutsig_0_19z = ~((in_data[87] & celloutsig_0_4z) | celloutsig_0_16z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_10z & celloutsig_0_15z) | celloutsig_0_14z);
  assign celloutsig_0_22z = ~((celloutsig_0_13z & celloutsig_0_19z) | celloutsig_0_20z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_56z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_56z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_54z, celloutsig_0_55z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[171:164], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_16z[2:1], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_18z[0], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_23z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
