<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro clocks.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro clocks.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5302a8afc647b6b8916293b29d01cf58" id="r_a5302a8afc647b6b8916293b29d01cf58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5302a8afc647b6b8916293b29d01cf58">CLOCKS_CLK_ADC_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5302a8afc647b6b8916293b29d01cf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039c4007ea632f92784c6be60b3f5918" id="r_a039c4007ea632f92784c6be60b3f5918"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a039c4007ea632f92784c6be60b3f5918">CLOCKS_CLK_ADC_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a039c4007ea632f92784c6be60b3f5918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ec581eb729d6de13257b5ea36a224f" id="r_a22ec581eb729d6de13257b5ea36a224f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22ec581eb729d6de13257b5ea36a224f">CLOCKS_CLK_ADC_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a22ec581eb729d6de13257b5ea36a224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d493ebf784b0d0b34efee4ab5a0482" id="r_a49d493ebf784b0d0b34efee4ab5a0482"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49d493ebf784b0d0b34efee4ab5a0482">CLOCKS_CLK_ADC_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a49d493ebf784b0d0b34efee4ab5a0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb3a0aa76c6964fd221ff4ea387c73" id="r_af0fb3a0aa76c6964fd221ff4ea387c73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0fb3a0aa76c6964fd221ff4ea387c73">CLOCKS_CLK_ADC_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af0fb3a0aa76c6964fd221ff4ea387c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1363f78a4d6c12738896d7ccce0e4b17" id="r_a1363f78a4d6c12738896d7ccce0e4b17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1363f78a4d6c12738896d7ccce0e4b17">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a1363f78a4d6c12738896d7ccce0e4b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0914e423b1419da1c536d29a53cb6d2f" id="r_a0914e423b1419da1c536d29a53cb6d2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0914e423b1419da1c536d29a53cb6d2f">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a0914e423b1419da1c536d29a53cb6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02353c8be8efe032070840d0fc53f9d4" id="r_a02353c8be8efe032070840d0fc53f9d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02353c8be8efe032070840d0fc53f9d4">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a02353c8be8efe032070840d0fc53f9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014433fec54ad1cd839576e8e5dd8efc" id="r_a014433fec54ad1cd839576e8e5dd8efc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a014433fec54ad1cd839576e8e5dd8efc">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a014433fec54ad1cd839576e8e5dd8efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4b3836834c20262bb8e670854fabc4" id="r_adb4b3836834c20262bb8e670854fabc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb4b3836834c20262bb8e670854fabc4">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:adb4b3836834c20262bb8e670854fabc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b57b3ae898c81133e180ba19f6f0cb" id="r_ae9b57b3ae898c81133e180ba19f6f0cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9b57b3ae898c81133e180ba19f6f0cb">CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae9b57b3ae898c81133e180ba19f6f0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7b972187522dd18e46df48105e4928" id="r_a5f7b972187522dd18e46df48105e4928"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f7b972187522dd18e46df48105e4928">CLOCKS_CLK_ADC_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td></tr>
<tr class="separator:a5f7b972187522dd18e46df48105e4928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a093760fb200d660083fa7842c38c88" id="r_a9a093760fb200d660083fa7842c38c88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a093760fb200d660083fa7842c38c88">CLOCKS_CLK_ADC_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9a093760fb200d660083fa7842c38c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada99a45add8f0450dd98a7a70f55e9bd" id="r_ada99a45add8f0450dd98a7a70f55e9bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada99a45add8f0450dd98a7a70f55e9bd">CLOCKS_CLK_ADC_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ada99a45add8f0450dd98a7a70f55e9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5148ab80c009419720a3bc8048f10ec3" id="r_a5148ab80c009419720a3bc8048f10ec3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5148ab80c009419720a3bc8048f10ec3">CLOCKS_CLK_ADC_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a5148ab80c009419720a3bc8048f10ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad274da08d82b24a6529429d63250d5ab" id="r_ad274da08d82b24a6529429d63250d5ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad274da08d82b24a6529429d63250d5ab">CLOCKS_CLK_ADC_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ad274da08d82b24a6529429d63250d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960c5791c77e078fdf72cb174c63683e" id="r_a960c5791c77e078fdf72cb174c63683e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a960c5791c77e078fdf72cb174c63683e">CLOCKS_CLK_ADC_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a960c5791c77e078fdf72cb174c63683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bba1b5f14fe586f65cd1d2d97081b8b" id="r_a4bba1b5f14fe586f65cd1d2d97081b8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4bba1b5f14fe586f65cd1d2d97081b8b">CLOCKS_CLK_ADC_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4bba1b5f14fe586f65cd1d2d97081b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8f318ddf21d3ef09ac6069dc5a379d" id="r_a5d8f318ddf21d3ef09ac6069dc5a379d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d8f318ddf21d3ef09ac6069dc5a379d">CLOCKS_CLK_ADC_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a5d8f318ddf21d3ef09ac6069dc5a379d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8edd8e4827571f63bd3407ce9f0cbb" id="r_afc8edd8e4827571f63bd3407ce9f0cbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8edd8e4827571f63bd3407ce9f0cbb">CLOCKS_CLK_ADC_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:afc8edd8e4827571f63bd3407ce9f0cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f5f2473ebee7be801699931448796b" id="r_a54f5f2473ebee7be801699931448796b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54f5f2473ebee7be801699931448796b">CLOCKS_CLK_ADC_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a54f5f2473ebee7be801699931448796b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51ca7e2b312854808b7f5ed832a5f8f" id="r_ab51ca7e2b312854808b7f5ed832a5f8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab51ca7e2b312854808b7f5ed832a5f8f">CLOCKS_CLK_ADC_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab51ca7e2b312854808b7f5ed832a5f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cee1fe51fbde62704fa0f846f5aa21" id="r_ad3cee1fe51fbde62704fa0f846f5aa21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3cee1fe51fbde62704fa0f846f5aa21">CLOCKS_CLK_ADC_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad3cee1fe51fbde62704fa0f846f5aa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0e576c8190cc1c2cee824018d7e7ab" id="r_a3d0e576c8190cc1c2cee824018d7e7ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3d0e576c8190cc1c2cee824018d7e7ab">CLOCKS_CLK_ADC_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a3d0e576c8190cc1c2cee824018d7e7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae41ed28e97b2f41a95ac48f0dea061" id="r_a8ae41ed28e97b2f41a95ac48f0dea061"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ae41ed28e97b2f41a95ac48f0dea061">CLOCKS_CLK_ADC_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a8ae41ed28e97b2f41a95ac48f0dea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0262bdcba80014999032f40db0762e" id="r_acc0262bdcba80014999032f40db0762e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc0262bdcba80014999032f40db0762e">CLOCKS_CLK_ADC_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:acc0262bdcba80014999032f40db0762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa443f29e6bc33c7314018b26a664b633" id="r_aa443f29e6bc33c7314018b26a664b633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa443f29e6bc33c7314018b26a664b633">CLOCKS_CLK_ADC_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa443f29e6bc33c7314018b26a664b633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396469775ec40918be61ee6f5937998d" id="r_a396469775ec40918be61ee6f5937998d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a396469775ec40918be61ee6f5937998d">CLOCKS_CLK_ADC_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a396469775ec40918be61ee6f5937998d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9ef4c35fa756c1763c0878ff747f99" id="r_a0b9ef4c35fa756c1763c0878ff747f99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b9ef4c35fa756c1763c0878ff747f99">CLOCKS_CLK_ADC_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a0b9ef4c35fa756c1763c0878ff747f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acd1e8582abff38da7266ef92801415" id="r_a2acd1e8582abff38da7266ef92801415"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2acd1e8582abff38da7266ef92801415">CLOCKS_CLK_ADC_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a2acd1e8582abff38da7266ef92801415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a9b64e77c4f8bdba2f57587711a935" id="r_ad0a9b64e77c4f8bdba2f57587711a935"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0a9b64e77c4f8bdba2f57587711a935">CLOCKS_CLK_ADC_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ad0a9b64e77c4f8bdba2f57587711a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65304d89ec4a07ad493d36e4e6af13b8" id="r_a65304d89ec4a07ad493d36e4e6af13b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65304d89ec4a07ad493d36e4e6af13b8">CLOCKS_CLK_ADC_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a65304d89ec4a07ad493d36e4e6af13b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae681dd7a1eaa09e99c5c893bf89aee" id="r_a4ae681dd7a1eaa09e99c5c893bf89aee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ae681dd7a1eaa09e99c5c893bf89aee">CLOCKS_CLK_ADC_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:a4ae681dd7a1eaa09e99c5c893bf89aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f0be20f689086738730fa9e0deb101" id="r_a85f0be20f689086738730fa9e0deb101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85f0be20f689086738730fa9e0deb101">CLOCKS_CLK_ADC_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85f0be20f689086738730fa9e0deb101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4510d1060d39bb0e9666359443167a88" id="r_a4510d1060d39bb0e9666359443167a88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4510d1060d39bb0e9666359443167a88">CLOCKS_CLK_ADC_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a4510d1060d39bb0e9666359443167a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409aea6a365915da453df30c4cbe917e" id="r_a409aea6a365915da453df30c4cbe917e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a409aea6a365915da453df30c4cbe917e">CLOCKS_CLK_ADC_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a409aea6a365915da453df30c4cbe917e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1294bbfd77a114955273ed7328adc619" id="r_a1294bbfd77a114955273ed7328adc619"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1294bbfd77a114955273ed7328adc619">CLOCKS_CLK_ADC_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1294bbfd77a114955273ed7328adc619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2d2ebac6d6fd147de20df7ce6686a1" id="r_ada2d2ebac6d6fd147de20df7ce6686a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada2d2ebac6d6fd147de20df7ce6686a1">CLOCKS_CLK_ADC_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ada2d2ebac6d6fd147de20df7ce6686a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa47971ed2a6ff0b7a6c54dad399a53a" id="r_afa47971ed2a6ff0b7a6c54dad399a53a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa47971ed2a6ff0b7a6c54dad399a53a">CLOCKS_CLK_ADC_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afa47971ed2a6ff0b7a6c54dad399a53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf93bb8a16533d7d4bcb4e09c90d8f02" id="r_aaf93bb8a16533d7d4bcb4e09c90d8f02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf93bb8a16533d7d4bcb4e09c90d8f02">CLOCKS_CLK_ADC_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td></tr>
<tr class="separator:aaf93bb8a16533d7d4bcb4e09c90d8f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e8a22776d498e92e1bb1a7c225de8d" id="r_ad1e8a22776d498e92e1bb1a7c225de8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e8a22776d498e92e1bb1a7c225de8d">CLOCKS_CLK_ADC_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1e8a22776d498e92e1bb1a7c225de8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad557355428f6469264874055534d8a17" id="r_ad557355428f6469264874055534d8a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad557355428f6469264874055534d8a17">CLOCKS_CLK_ADC_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td></tr>
<tr class="separator:ad557355428f6469264874055534d8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79392d9c289818386137e48ca80fba91" id="r_a79392d9c289818386137e48ca80fba91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79392d9c289818386137e48ca80fba91">CLOCKS_CLK_ADC_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a79392d9c289818386137e48ca80fba91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6275fdbe45098a65363b0115e60792e" id="r_af6275fdbe45098a65363b0115e60792e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af6275fdbe45098a65363b0115e60792e">CLOCKS_CLK_ADC_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:af6275fdbe45098a65363b0115e60792e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf9745749fa022414b136673e30b81f" id="r_afaf9745749fa022414b136673e30b81f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaf9745749fa022414b136673e30b81f">CLOCKS_CLK_ADC_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afaf9745749fa022414b136673e30b81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42fc7e5d084cb99df4fc0396dbefd83" id="r_ac42fc7e5d084cb99df4fc0396dbefd83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac42fc7e5d084cb99df4fc0396dbefd83">CLOCKS_CLK_ADC_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:ac42fc7e5d084cb99df4fc0396dbefd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00feee878f663491097392f9caed17d8" id="r_a00feee878f663491097392f9caed17d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a00feee878f663491097392f9caed17d8">CLOCKS_CLK_ADC_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a00feee878f663491097392f9caed17d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57080d3c1c0e65d3de5d2897da1c9d2d" id="r_a57080d3c1c0e65d3de5d2897da1c9d2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57080d3c1c0e65d3de5d2897da1c9d2d">CLOCKS_CLK_ADC_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a57080d3c1c0e65d3de5d2897da1c9d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4963b94de2c19afd88dd88996b275da" id="r_ae4963b94de2c19afd88dd88996b275da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4963b94de2c19afd88dd88996b275da">CLOCKS_CLK_ADC_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae4963b94de2c19afd88dd88996b275da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2dec008db302df82e5a24cda4b52dc" id="r_a2a2dec008db302df82e5a24cda4b52dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a2dec008db302df82e5a24cda4b52dc">CLOCKS_CLK_ADC_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2a2dec008db302df82e5a24cda4b52dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d0aef7cef0da90db2e6b300ff6bc57" id="r_a52d0aef7cef0da90db2e6b300ff6bc57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52d0aef7cef0da90db2e6b300ff6bc57">CLOCKS_CLK_ADC_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a52d0aef7cef0da90db2e6b300ff6bc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb2c84dc823804c1dd1b3ab025106e7" id="r_a7cb2c84dc823804c1dd1b3ab025106e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cb2c84dc823804c1dd1b3ab025106e7">CLOCKS_CLK_ADC_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:a7cb2c84dc823804c1dd1b3ab025106e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9de8be9f138c924d68ddc3b9a863c51" id="r_af9de8be9f138c924d68ddc3b9a863c51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9de8be9f138c924d68ddc3b9a863c51">CLOCKS_CLK_ADC_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af9de8be9f138c924d68ddc3b9a863c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f92349be5022fd46745472b067bd7ce" id="r_a5f92349be5022fd46745472b067bd7ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f92349be5022fd46745472b067bd7ce">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f92349be5022fd46745472b067bd7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd799e5cde51764132ceccaf65969ea" id="r_a1dd799e5cde51764132ceccaf65969ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dd799e5cde51764132ceccaf65969ea">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:a1dd799e5cde51764132ceccaf65969ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d9dc5e99d6c1c73a9fda359e9fdde8" id="r_ad4d9dc5e99d6c1c73a9fda359e9fdde8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4d9dc5e99d6c1c73a9fda359e9fdde8">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad4d9dc5e99d6c1c73a9fda359e9fdde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d2e69b4c4530bb45b7ff3f3b538cc5" id="r_ad3d2e69b4c4530bb45b7ff3f3b538cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3d2e69b4c4530bb45b7ff3f3b538cc5">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad3d2e69b4c4530bb45b7ff3f3b538cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82357688a6c86ff70a8a811c66f8214" id="r_ad82357688a6c86ff70a8a811c66f8214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad82357688a6c86ff70a8a811c66f8214">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad82357688a6c86ff70a8a811c66f8214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3946f6e09b2a5f8f27aceae7ffebe1ee" id="r_a3946f6e09b2a5f8f27aceae7ffebe1ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3946f6e09b2a5f8f27aceae7ffebe1ee">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_ADC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td></tr>
<tr class="separator:a3946f6e09b2a5f8f27aceae7ffebe1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76694daf722fcf81fb9793e12ed6e89b" id="r_a76694daf722fcf81fb9793e12ed6e89b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76694daf722fcf81fb9793e12ed6e89b">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_HSTX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td></tr>
<tr class="separator:a76694daf722fcf81fb9793e12ed6e89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c83a353b59661d8adbbeb62dbe65b8" id="r_ad3c83a353b59661d8adbbeb62dbe65b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3c83a353b59661d8adbbeb62dbe65b8">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_PERI</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td></tr>
<tr class="separator:ad3c83a353b59661d8adbbeb62dbe65b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af306c327d9a4fac12fac2c35e0776f57" id="r_af306c327d9a4fac12fac2c35e0776f57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af306c327d9a4fac12fac2c35e0776f57">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td></tr>
<tr class="separator:af306c327d9a4fac12fac2c35e0776f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03102cab5eac93cfd88a92890deca7a6" id="r_a03102cab5eac93cfd88a92890deca7a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a03102cab5eac93cfd88a92890deca7a6">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td></tr>
<tr class="separator:a03102cab5eac93cfd88a92890deca7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459ac61fa23453c0355c8226cfa6c7f3" id="r_a459ac61fa23453c0355c8226cfa6c7f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a459ac61fa23453c0355c8226cfa6c7f3">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td></tr>
<tr class="separator:a459ac61fa23453c0355c8226cfa6c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9e95a0a4b88dd75253f1e3ecf35111" id="r_a0e9e95a0a4b88dd75253f1e3ecf35111"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e9e95a0a4b88dd75253f1e3ecf35111">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0e9e95a0a4b88dd75253f1e3ecf35111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970c9ec9a5d86c90451addb3b4add62b" id="r_a970c9ec9a5d86c90451addb3b4add62b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a970c9ec9a5d86c90451addb3b4add62b">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a970c9ec9a5d86c90451addb3b4add62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923589dc6cde358341f465a2cf9be2f" id="r_a2923589dc6cde358341f465a2cf9be2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2923589dc6cde358341f465a2cf9be2f">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2923589dc6cde358341f465a2cf9be2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef114648e3af729dfbc8c3081cb0d9a" id="r_aeef114648e3af729dfbc8c3081cb0d9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeef114648e3af729dfbc8c3081cb0d9a">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aeef114648e3af729dfbc8c3081cb0d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4033f003f54d3a49c943db9cb43450" id="r_abe4033f003f54d3a49c943db9cb43450"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe4033f003f54d3a49c943db9cb43450">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:abe4033f003f54d3a49c943db9cb43450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b1fb490b96d89b5d7ab6484dbc1b87" id="r_a63b1fb490b96d89b5d7ab6484dbc1b87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63b1fb490b96d89b5d7ab6484dbc1b87">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:a63b1fb490b96d89b5d7ab6484dbc1b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad5f5a428639dc15283c7c3043fea11" id="r_a8ad5f5a428639dc15283c7c3043fea11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ad5f5a428639dc15283c7c3043fea11">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_OTP_CLK2FC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td></tr>
<tr class="separator:a8ad5f5a428639dc15283c7c3043fea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea5ef95464b710b667d00c1754146aa" id="r_a0ea5ef95464b710b667d00c1754146aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ea5ef95464b710b667d00c1754146aa">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a0ea5ef95464b710b667d00c1754146aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0198062a50ed1255a7bf745cc7992cde" id="r_a0198062a50ed1255a7bf745cc7992cde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0198062a50ed1255a7bf745cc7992cde">CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td></tr>
<tr class="separator:a0198062a50ed1255a7bf745cc7992cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5ba77eacb15550b4398e173f3e5646" id="r_a5b5ba77eacb15550b4398e173f3e5646"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5b5ba77eacb15550b4398e173f3e5646">CLOCKS_CLK_GPOUT0_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td></tr>
<tr class="separator:a5b5ba77eacb15550b4398e173f3e5646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615181c02b1ba67d0dc1d0ebd5218e98" id="r_a615181c02b1ba67d0dc1d0ebd5218e98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a615181c02b1ba67d0dc1d0ebd5218e98">CLOCKS_CLK_GPOUT0_CTRL_DC50_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a615181c02b1ba67d0dc1d0ebd5218e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab804d3df457095283e7f61c03087502a" id="r_ab804d3df457095283e7f61c03087502a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab804d3df457095283e7f61c03087502a">CLOCKS_CLK_GPOUT0_CTRL_DC50_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:ab804d3df457095283e7f61c03087502a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430c137018bf5a10a1292c133d158f02" id="r_a430c137018bf5a10a1292c133d158f02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a430c137018bf5a10a1292c133d158f02">CLOCKS_CLK_GPOUT0_CTRL_DC50_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a430c137018bf5a10a1292c133d158f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95982c3419e1c4e40103f23c9b4ad931" id="r_a95982c3419e1c4e40103f23c9b4ad931"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95982c3419e1c4e40103f23c9b4ad931">CLOCKS_CLK_GPOUT0_CTRL_DC50_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a95982c3419e1c4e40103f23c9b4ad931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac920f59a638c796d50b083c190e8a803" id="r_ac920f59a638c796d50b083c190e8a803"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac920f59a638c796d50b083c190e8a803">CLOCKS_CLK_GPOUT0_CTRL_DC50_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac920f59a638c796d50b083c190e8a803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbf906fea90fdda199453107f2c53b5" id="r_a3dbf906fea90fdda199453107f2c53b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3dbf906fea90fdda199453107f2c53b5">CLOCKS_CLK_GPOUT0_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3dbf906fea90fdda199453107f2c53b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1da97e11a2c7e9090b0471634a5d21f" id="r_af1da97e11a2c7e9090b0471634a5d21f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af1da97e11a2c7e9090b0471634a5d21f">CLOCKS_CLK_GPOUT0_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:af1da97e11a2c7e9090b0471634a5d21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1431296a0f53ba5134368b53186b539" id="r_ac1431296a0f53ba5134368b53186b539"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1431296a0f53ba5134368b53186b539">CLOCKS_CLK_GPOUT0_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac1431296a0f53ba5134368b53186b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84981afdbbd1830904d33299b68c3857" id="r_a84981afdbbd1830904d33299b68c3857"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84981afdbbd1830904d33299b68c3857">CLOCKS_CLK_GPOUT0_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a84981afdbbd1830904d33299b68c3857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b36c050492d81ae550ed678b2a2a28" id="r_a33b36c050492d81ae550ed678b2a2a28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33b36c050492d81ae550ed678b2a2a28">CLOCKS_CLK_GPOUT0_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a33b36c050492d81ae550ed678b2a2a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76a5b97cdce1c583e0e8cab1ea4369b" id="r_ab76a5b97cdce1c583e0e8cab1ea4369b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab76a5b97cdce1c583e0e8cab1ea4369b">CLOCKS_CLK_GPOUT0_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab76a5b97cdce1c583e0e8cab1ea4369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb567a60b01f8508650bd6103ef7997" id="r_a0cb567a60b01f8508650bd6103ef7997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0cb567a60b01f8508650bd6103ef7997">CLOCKS_CLK_GPOUT0_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a0cb567a60b01f8508650bd6103ef7997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9482e55d67069d89a29909ca26a92c6" id="r_aa9482e55d67069d89a29909ca26a92c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9482e55d67069d89a29909ca26a92c6">CLOCKS_CLK_GPOUT0_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aa9482e55d67069d89a29909ca26a92c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5559adf42f63a54d32d770553dda8a" id="r_a0d5559adf42f63a54d32d770553dda8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d5559adf42f63a54d32d770553dda8a">CLOCKS_CLK_GPOUT0_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a0d5559adf42f63a54d32d770553dda8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913a73633cf5a06c3727c57f7376a1d5" id="r_a913a73633cf5a06c3727c57f7376a1d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a913a73633cf5a06c3727c57f7376a1d5">CLOCKS_CLK_GPOUT0_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a913a73633cf5a06c3727c57f7376a1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52819dbc9c531b09b21d91dcef583333" id="r_a52819dbc9c531b09b21d91dcef583333"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52819dbc9c531b09b21d91dcef583333">CLOCKS_CLK_GPOUT0_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52819dbc9c531b09b21d91dcef583333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb7fd174c2d354e4fb8fa8b8aa7aeda" id="r_afbb7fd174c2d354e4fb8fa8b8aa7aeda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afbb7fd174c2d354e4fb8fa8b8aa7aeda">CLOCKS_CLK_GPOUT0_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:afbb7fd174c2d354e4fb8fa8b8aa7aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bf1ba3535012b1c35142c8c1a77458" id="r_a18bf1ba3535012b1c35142c8c1a77458"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a18bf1ba3535012b1c35142c8c1a77458">CLOCKS_CLK_GPOUT0_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a18bf1ba3535012b1c35142c8c1a77458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228e60f6432c32c296f7f31a56801894" id="r_a228e60f6432c32c296f7f31a56801894"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a228e60f6432c32c296f7f31a56801894">CLOCKS_CLK_GPOUT0_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a228e60f6432c32c296f7f31a56801894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5516e4db363495940410300f853767db" id="r_a5516e4db363495940410300f853767db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5516e4db363495940410300f853767db">CLOCKS_CLK_GPOUT0_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5516e4db363495940410300f853767db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901bc5c39173d0816710a24a2c79b822" id="r_a901bc5c39173d0816710a24a2c79b822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a901bc5c39173d0816710a24a2c79b822">CLOCKS_CLK_GPOUT0_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a901bc5c39173d0816710a24a2c79b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10333754243bb8c540a4bf0de33bc533" id="r_a10333754243bb8c540a4bf0de33bc533"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10333754243bb8c540a4bf0de33bc533">CLOCKS_CLK_GPOUT0_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a10333754243bb8c540a4bf0de33bc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fbc7a1b6b5df65aa8e757b71bd38fc" id="r_ab6fbc7a1b6b5df65aa8e757b71bd38fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6fbc7a1b6b5df65aa8e757b71bd38fc">CLOCKS_CLK_GPOUT0_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ab6fbc7a1b6b5df65aa8e757b71bd38fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79db61b3dab4dc86cd982fd32bc2ccab" id="r_a79db61b3dab4dc86cd982fd32bc2ccab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79db61b3dab4dc86cd982fd32bc2ccab">CLOCKS_CLK_GPOUT0_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a79db61b3dab4dc86cd982fd32bc2ccab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d0972e926cadca1a380b9c82d10ce6" id="r_a71d0972e926cadca1a380b9c82d10ce6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71d0972e926cadca1a380b9c82d10ce6">CLOCKS_CLK_GPOUT0_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71d0972e926cadca1a380b9c82d10ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c3b1d4eca6b4c3efa66c2bc5860c6d" id="r_a10c3b1d4eca6b4c3efa66c2bc5860c6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10c3b1d4eca6b4c3efa66c2bc5860c6d">CLOCKS_CLK_GPOUT0_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a10c3b1d4eca6b4c3efa66c2bc5860c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a10c3b1d4eca6b4c3efa66c2bc5860c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722108a7b04698c5c051a0c0e7d26e44" id="r_a722108a7b04698c5c051a0c0e7d26e44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a722108a7b04698c5c051a0c0e7d26e44">CLOCKS_CLK_GPOUT0_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a722108a7b04698c5c051a0c0e7d26e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368fa01eaba74e5c269c9c04550f4ee1" id="r_a368fa01eaba74e5c269c9c04550f4ee1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a368fa01eaba74e5c269c9c04550f4ee1">CLOCKS_CLK_GPOUT0_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a368fa01eaba74e5c269c9c04550f4ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9516ad46a8abe61003eefe09a7e9d64" id="r_aa9516ad46a8abe61003eefe09a7e9d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9516ad46a8abe61003eefe09a7e9d64">CLOCKS_CLK_GPOUT0_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa9516ad46a8abe61003eefe09a7e9d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f092c2fbed2c1e19ac67f22ad6a092" id="r_ae6f092c2fbed2c1e19ac67f22ad6a092"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae6f092c2fbed2c1e19ac67f22ad6a092">CLOCKS_CLK_GPOUT0_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ae6f092c2fbed2c1e19ac67f22ad6a092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ddc1addfb370bd43837e874eb8c3a9" id="r_ab8ddc1addfb370bd43837e874eb8c3a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8ddc1addfb370bd43837e874eb8c3a9">CLOCKS_CLK_GPOUT0_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab8ddc1addfb370bd43837e874eb8c3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3123d89a94515b5e9f40f3f62ae1fc32" id="r_a3123d89a94515b5e9f40f3f62ae1fc32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3123d89a94515b5e9f40f3f62ae1fc32">CLOCKS_CLK_GPOUT0_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3123d89a94515b5e9f40f3f62ae1fc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac630b72101633bc9de7e04d538e53918" id="r_ac630b72101633bc9de7e04d538e53918"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac630b72101633bc9de7e04d538e53918">CLOCKS_CLK_GPOUT0_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac630b72101633bc9de7e04d538e53918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77d9a357863f41064078a23c6a14fe1" id="r_ad77d9a357863f41064078a23c6a14fe1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad77d9a357863f41064078a23c6a14fe1">CLOCKS_CLK_GPOUT0_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad77d9a357863f41064078a23c6a14fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae414b138e7202278043c88bc610f3b01" id="r_ae414b138e7202278043c88bc610f3b01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae414b138e7202278043c88bc610f3b01">CLOCKS_CLK_GPOUT0_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae414b138e7202278043c88bc610f3b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f5bbda809e6ebdd427f66fed9b1ad4" id="r_aa8f5bbda809e6ebdd427f66fed9b1ad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8f5bbda809e6ebdd427f66fed9b1ad4">CLOCKS_CLK_GPOUT0_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa8f5bbda809e6ebdd427f66fed9b1ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81b9f1cba541dd6143ce579b42c4b1b" id="r_ac81b9f1cba541dd6143ce579b42c4b1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac81b9f1cba541dd6143ce579b42c4b1b">CLOCKS_CLK_GPOUT0_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ac81b9f1cba541dd6143ce579b42c4b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5d56c15908e972e6345cdf34f3ee73" id="r_a0e5d56c15908e972e6345cdf34f3ee73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e5d56c15908e972e6345cdf34f3ee73">CLOCKS_CLK_GPOUT0_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a0e5d56c15908e972e6345cdf34f3ee73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5957900b016dbe0734d25f78cb67c23c" id="r_a5957900b016dbe0734d25f78cb67c23c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5957900b016dbe0734d25f78cb67c23c">CLOCKS_CLK_GPOUT0_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5957900b016dbe0734d25f78cb67c23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4701e87b40dd222bc580a7d3440ac105" id="r_a4701e87b40dd222bc580a7d3440ac105"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4701e87b40dd222bc580a7d3440ac105">CLOCKS_CLK_GPOUT0_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a4701e87b40dd222bc580a7d3440ac105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee48f3532b5679aba8fd94b679dd4c1" id="r_aeee48f3532b5679aba8fd94b679dd4c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeee48f3532b5679aba8fd94b679dd4c1">CLOCKS_CLK_GPOUT0_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aeee48f3532b5679aba8fd94b679dd4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8adc23df40e66bbfc5b16ddecf0f89e" id="r_ac8adc23df40e66bbfc5b16ddecf0f89e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8adc23df40e66bbfc5b16ddecf0f89e">CLOCKS_CLK_GPOUT0_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac8adc23df40e66bbfc5b16ddecf0f89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285c77ac1ed1ab1bbf9cd39142bfa613" id="r_a285c77ac1ed1ab1bbf9cd39142bfa613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a285c77ac1ed1ab1bbf9cd39142bfa613">CLOCKS_CLK_GPOUT0_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:a285c77ac1ed1ab1bbf9cd39142bfa613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab491b1e10d032af8b6d01ddb0bf0e5af" id="r_ab491b1e10d032af8b6d01ddb0bf0e5af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab491b1e10d032af8b6d01ddb0bf0e5af">CLOCKS_CLK_GPOUT0_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab491b1e10d032af8b6d01ddb0bf0e5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2f5b183234124cbb963b94930f0528" id="r_aee2f5b183234124cbb963b94930f0528"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee2f5b183234124cbb963b94930f0528">CLOCKS_CLK_GPOUT0_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:aee2f5b183234124cbb963b94930f0528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc9f0b2face336901e48bba112788a0" id="r_a5bc9f0b2face336901e48bba112788a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5bc9f0b2face336901e48bba112788a0">CLOCKS_CLK_GPOUT0_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5bc9f0b2face336901e48bba112788a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52286e9eda43b94c9a74079b02cfcfab" id="r_a52286e9eda43b94c9a74079b02cfcfab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52286e9eda43b94c9a74079b02cfcfab">CLOCKS_CLK_GPOUT0_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a52286e9eda43b94c9a74079b02cfcfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5a96053b4649b34bcdee4bf99649c7" id="r_adf5a96053b4649b34bcdee4bf99649c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf5a96053b4649b34bcdee4bf99649c7">CLOCKS_CLK_GPOUT0_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adf5a96053b4649b34bcdee4bf99649c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3ce917891918118bfca7cb49ca8dd8" id="r_aae3ce917891918118bfca7cb49ca8dd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae3ce917891918118bfca7cb49ca8dd8">CLOCKS_CLK_GPOUT0_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae3ce917891918118bfca7cb49ca8dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcfb13c279242a881b130aa74393ceb" id="r_adbcfb13c279242a881b130aa74393ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbcfb13c279242a881b130aa74393ceb">CLOCKS_CLK_GPOUT0_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:adbcfb13c279242a881b130aa74393ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8942f449dfd55a4fe9478e7c2f8b7e" id="r_a7c8942f449dfd55a4fe9478e7c2f8b7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c8942f449dfd55a4fe9478e7c2f8b7e">CLOCKS_CLK_GPOUT0_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7c8942f449dfd55a4fe9478e7c2f8b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4680daa741ce13eedf559a25f00a894" id="r_ad4680daa741ce13eedf559a25f00a894"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4680daa741ce13eedf559a25f00a894">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad4680daa741ce13eedf559a25f00a894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf8fde5d5dbf46089bc837532167e4a" id="r_a3cf8fde5d5dbf46089bc837532167e4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cf8fde5d5dbf46089bc837532167e4a">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:a3cf8fde5d5dbf46089bc837532167e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f72c1e135aa4af08881bba29b6ade9b" id="r_a9f72c1e135aa4af08881bba29b6ade9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f72c1e135aa4af08881bba29b6ade9b">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9f72c1e135aa4af08881bba29b6ade9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24e1bd3bda70f6ee5b209ef1dad3d08" id="r_aa24e1bd3bda70f6ee5b209ef1dad3d08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa24e1bd3bda70f6ee5b209ef1dad3d08">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa24e1bd3bda70f6ee5b209ef1dad3d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36221550784131f1620049d467fee978" id="r_a36221550784131f1620049d467fee978"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36221550784131f1620049d467fee978">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a36221550784131f1620049d467fee978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497e15ca6271113d7632b915cbb6e00e" id="r_a497e15ca6271113d7632b915cbb6e00e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a497e15ca6271113d7632b915cbb6e00e">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_ADC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td></tr>
<tr class="separator:a497e15ca6271113d7632b915cbb6e00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0664a40b3e7f4b9687877b75f3f5e9e5" id="r_a0664a40b3e7f4b9687877b75f3f5e9e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0664a40b3e7f4b9687877b75f3f5e9e5">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_HSTX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td></tr>
<tr class="separator:a0664a40b3e7f4b9687877b75f3f5e9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a826e079ed1ae6b0e8df34998628fe" id="r_a37a826e079ed1ae6b0e8df34998628fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37a826e079ed1ae6b0e8df34998628fe">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_PERI</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td></tr>
<tr class="separator:a37a826e079ed1ae6b0e8df34998628fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409dbdb6511acc50ea55f850fd1c6276" id="r_a409dbdb6511acc50ea55f850fd1c6276"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a409dbdb6511acc50ea55f850fd1c6276">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td></tr>
<tr class="separator:a409dbdb6511acc50ea55f850fd1c6276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0bedc042fb1da636bf2404a4215da7" id="r_afa0bedc042fb1da636bf2404a4215da7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa0bedc042fb1da636bf2404a4215da7">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td></tr>
<tr class="separator:afa0bedc042fb1da636bf2404a4215da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc139f1312309d8049553d45c22dae4a" id="r_afc139f1312309d8049553d45c22dae4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc139f1312309d8049553d45c22dae4a">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td></tr>
<tr class="separator:afc139f1312309d8049553d45c22dae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb67e2b25d3285fd19fe62b0daae423e" id="r_acb67e2b25d3285fd19fe62b0daae423e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb67e2b25d3285fd19fe62b0daae423e">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acb67e2b25d3285fd19fe62b0daae423e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588d224d360c36243c39a570912953c8" id="r_a588d224d360c36243c39a570912953c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a588d224d360c36243c39a570912953c8">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a588d224d360c36243c39a570912953c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16af705379fe9bf554d2df29ecfbc0f" id="r_aa16af705379fe9bf554d2df29ecfbc0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa16af705379fe9bf554d2df29ecfbc0f">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa16af705379fe9bf554d2df29ecfbc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea501fbec37da42c0f936a5cf0e7f5c" id="r_a6ea501fbec37da42c0f936a5cf0e7f5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ea501fbec37da42c0f936a5cf0e7f5c">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a6ea501fbec37da42c0f936a5cf0e7f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813ae753d5aa3cb739418635c0b6620c" id="r_a813ae753d5aa3cb739418635c0b6620c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a813ae753d5aa3cb739418635c0b6620c">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a813ae753d5aa3cb739418635c0b6620c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f860450e05b24f74720744d74f99f" id="r_a521f860450e05b24f74720744d74f99f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a521f860450e05b24f74720744d74f99f">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:a521f860450e05b24f74720744d74f99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba612800cda4a5bd41e01373cd72f4e" id="r_a7ba612800cda4a5bd41e01373cd72f4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ba612800cda4a5bd41e01373cd72f4e">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_OTP_CLK2FC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td></tr>
<tr class="separator:a7ba612800cda4a5bd41e01373cd72f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fe82b57eb745135f02e224700ca6d4" id="r_a57fe82b57eb745135f02e224700ca6d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57fe82b57eb745135f02e224700ca6d4">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a57fe82b57eb745135f02e224700ca6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d85fd571d7206faccdc08330c58663c" id="r_a5d85fd571d7206faccdc08330c58663c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d85fd571d7206faccdc08330c58663c">CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td></tr>
<tr class="separator:a5d85fd571d7206faccdc08330c58663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbff8cfe895bc5778013505c2efa17bc" id="r_abbff8cfe895bc5778013505c2efa17bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbff8cfe895bc5778013505c2efa17bc">CLOCKS_CLK_GPOUT1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td></tr>
<tr class="separator:abbff8cfe895bc5778013505c2efa17bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5ae930fba7d2f1e6a7fe8c7102bc24" id="r_a7a5ae930fba7d2f1e6a7fe8c7102bc24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a5ae930fba7d2f1e6a7fe8c7102bc24">CLOCKS_CLK_GPOUT1_CTRL_DC50_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a5ae930fba7d2f1e6a7fe8c7102bc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bbcef50ba7bfa47cde22b72e6e5086" id="r_a76bbcef50ba7bfa47cde22b72e6e5086"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76bbcef50ba7bfa47cde22b72e6e5086">CLOCKS_CLK_GPOUT1_CTRL_DC50_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a76bbcef50ba7bfa47cde22b72e6e5086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe317b8dfc18fa64876807888a1a09f" id="r_acbe317b8dfc18fa64876807888a1a09f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbe317b8dfc18fa64876807888a1a09f">CLOCKS_CLK_GPOUT1_CTRL_DC50_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:acbe317b8dfc18fa64876807888a1a09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc35056ea2c6af2d30670d72c95d7ae7" id="r_acc35056ea2c6af2d30670d72c95d7ae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc35056ea2c6af2d30670d72c95d7ae7">CLOCKS_CLK_GPOUT1_CTRL_DC50_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:acc35056ea2c6af2d30670d72c95d7ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf14993f21064669e70f03f666a1bc25" id="r_acf14993f21064669e70f03f666a1bc25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf14993f21064669e70f03f666a1bc25">CLOCKS_CLK_GPOUT1_CTRL_DC50_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf14993f21064669e70f03f666a1bc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16e8228fbf8d3baf53ca4819ab4609b" id="r_ab16e8228fbf8d3baf53ca4819ab4609b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab16e8228fbf8d3baf53ca4819ab4609b">CLOCKS_CLK_GPOUT1_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab16e8228fbf8d3baf53ca4819ab4609b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbea412612fd2dcd8496c1481eba77d" id="r_afdbea412612fd2dcd8496c1481eba77d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afdbea412612fd2dcd8496c1481eba77d">CLOCKS_CLK_GPOUT1_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:afdbea412612fd2dcd8496c1481eba77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e473d429380dfdfa1fdaf5755d4af7a" id="r_a7e473d429380dfdfa1fdaf5755d4af7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e473d429380dfdfa1fdaf5755d4af7a">CLOCKS_CLK_GPOUT1_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a7e473d429380dfdfa1fdaf5755d4af7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1d28221c34ff7c55e9f1a00d3a5869" id="r_a6c1d28221c34ff7c55e9f1a00d3a5869"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c1d28221c34ff7c55e9f1a00d3a5869">CLOCKS_CLK_GPOUT1_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a6c1d28221c34ff7c55e9f1a00d3a5869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaad995d609b08f9510ec24ca6a5756a" id="r_adaad995d609b08f9510ec24ca6a5756a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adaad995d609b08f9510ec24ca6a5756a">CLOCKS_CLK_GPOUT1_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adaad995d609b08f9510ec24ca6a5756a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4738700502c3ea31489321aa9fbc28" id="r_afd4738700502c3ea31489321aa9fbc28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd4738700502c3ea31489321aa9fbc28">CLOCKS_CLK_GPOUT1_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afd4738700502c3ea31489321aa9fbc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba7133a8951122e66d017ab859f436c" id="r_aeba7133a8951122e66d017ab859f436c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeba7133a8951122e66d017ab859f436c">CLOCKS_CLK_GPOUT1_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:aeba7133a8951122e66d017ab859f436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82391ff421cdab90b55cf8a7e1301f5" id="r_aa82391ff421cdab90b55cf8a7e1301f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa82391ff421cdab90b55cf8a7e1301f5">CLOCKS_CLK_GPOUT1_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aa82391ff421cdab90b55cf8a7e1301f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ac713756002b624314d5b3c967542" id="r_abf2ac713756002b624314d5b3c967542"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf2ac713756002b624314d5b3c967542">CLOCKS_CLK_GPOUT1_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:abf2ac713756002b624314d5b3c967542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22873b41b10fb7683c4112f465ca0610" id="r_a22873b41b10fb7683c4112f465ca0610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22873b41b10fb7683c4112f465ca0610">CLOCKS_CLK_GPOUT1_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a22873b41b10fb7683c4112f465ca0610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cf1f8dc27556c3fc857c1a076ec394" id="r_ad1cf1f8dc27556c3fc857c1a076ec394"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1cf1f8dc27556c3fc857c1a076ec394">CLOCKS_CLK_GPOUT1_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1cf1f8dc27556c3fc857c1a076ec394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742aa99d97d2e7c4c33308b4e8f9f9b7" id="r_a742aa99d97d2e7c4c33308b4e8f9f9b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a742aa99d97d2e7c4c33308b4e8f9f9b7">CLOCKS_CLK_GPOUT1_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a742aa99d97d2e7c4c33308b4e8f9f9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0a4d13ef2c3ac41fede6f161af27ea" id="r_a5a0a4d13ef2c3ac41fede6f161af27ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a0a4d13ef2c3ac41fede6f161af27ea">CLOCKS_CLK_GPOUT1_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a5a0a4d13ef2c3ac41fede6f161af27ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9509c4c90333dec7c6f72132841148" id="r_a0c9509c4c90333dec7c6f72132841148"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0c9509c4c90333dec7c6f72132841148">CLOCKS_CLK_GPOUT1_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0c9509c4c90333dec7c6f72132841148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929b9e61145aced8894943fd929e76e8" id="r_a929b9e61145aced8894943fd929e76e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a929b9e61145aced8894943fd929e76e8">CLOCKS_CLK_GPOUT1_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a929b9e61145aced8894943fd929e76e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30bc8d5c4692ff14a29cce9410228f4" id="r_ae30bc8d5c4692ff14a29cce9410228f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae30bc8d5c4692ff14a29cce9410228f4">CLOCKS_CLK_GPOUT1_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae30bc8d5c4692ff14a29cce9410228f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cf4b4835bd5cb7d5201dfd07eb1df7" id="r_a78cf4b4835bd5cb7d5201dfd07eb1df7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a78cf4b4835bd5cb7d5201dfd07eb1df7">CLOCKS_CLK_GPOUT1_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a78cf4b4835bd5cb7d5201dfd07eb1df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab030694f984aab994870f01d5aefc959" id="r_ab030694f984aab994870f01d5aefc959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab030694f984aab994870f01d5aefc959">CLOCKS_CLK_GPOUT1_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ab030694f984aab994870f01d5aefc959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecadbd407634ae993f3a9e4318052b0e" id="r_aecadbd407634ae993f3a9e4318052b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aecadbd407634ae993f3a9e4318052b0e">CLOCKS_CLK_GPOUT1_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aecadbd407634ae993f3a9e4318052b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb" id="r_a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb">CLOCKS_CLK_GPOUT1_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320bb72fd0f43fd9de6da21a46854187" id="r_a320bb72fd0f43fd9de6da21a46854187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a320bb72fd0f43fd9de6da21a46854187">CLOCKS_CLK_GPOUT1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a320bb72fd0f43fd9de6da21a46854187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59122d86a1e6eed13ffefaf3c82a3e8f" id="r_a59122d86a1e6eed13ffefaf3c82a3e8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59122d86a1e6eed13ffefaf3c82a3e8f">CLOCKS_CLK_GPOUT1_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a59122d86a1e6eed13ffefaf3c82a3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9676a4de19297f83ebdaeddbacd04116" id="r_a9676a4de19297f83ebdaeddbacd04116"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9676a4de19297f83ebdaeddbacd04116">CLOCKS_CLK_GPOUT1_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a9676a4de19297f83ebdaeddbacd04116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efdb1f5173ea979417075a79cfe5ca6" id="r_a7efdb1f5173ea979417075a79cfe5ca6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7efdb1f5173ea979417075a79cfe5ca6">CLOCKS_CLK_GPOUT1_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7efdb1f5173ea979417075a79cfe5ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1828b0f3dccb28beeeb3a5f81891674" id="r_ac1828b0f3dccb28beeeb3a5f81891674"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1828b0f3dccb28beeeb3a5f81891674">CLOCKS_CLK_GPOUT1_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ac1828b0f3dccb28beeeb3a5f81891674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb13f0c0777995e04eb0b109407833f" id="r_aebb13f0c0777995e04eb0b109407833f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebb13f0c0777995e04eb0b109407833f">CLOCKS_CLK_GPOUT1_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aebb13f0c0777995e04eb0b109407833f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8c9836296914439a116ba15ee71410" id="r_adb8c9836296914439a116ba15ee71410"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb8c9836296914439a116ba15ee71410">CLOCKS_CLK_GPOUT1_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:adb8c9836296914439a116ba15ee71410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad851274dc1c5ee1a4b2ccd1d76fc9bb" id="r_aad851274dc1c5ee1a4b2ccd1d76fc9bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad851274dc1c5ee1a4b2ccd1d76fc9bb">CLOCKS_CLK_GPOUT1_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aad851274dc1c5ee1a4b2ccd1d76fc9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad59ce513bad7dd51c22c3243456ba0a" id="r_aad59ce513bad7dd51c22c3243456ba0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad59ce513bad7dd51c22c3243456ba0a">CLOCKS_CLK_GPOUT1_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aad59ce513bad7dd51c22c3243456ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b74ddb9d22d9af8f6c8a186eb0bc223" id="r_a9b74ddb9d22d9af8f6c8a186eb0bc223"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b74ddb9d22d9af8f6c8a186eb0bc223">CLOCKS_CLK_GPOUT1_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9b74ddb9d22d9af8f6c8a186eb0bc223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362297a0f1b381f056bb4810d99c15" id="r_aed362297a0f1b381f056bb4810d99c15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed362297a0f1b381f056bb4810d99c15">CLOCKS_CLK_GPOUT1_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aed362297a0f1b381f056bb4810d99c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137df7bb200d79fbcff6a76ecfbeb855" id="r_a137df7bb200d79fbcff6a76ecfbeb855"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a137df7bb200d79fbcff6a76ecfbeb855">CLOCKS_CLK_GPOUT1_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a137df7bb200d79fbcff6a76ecfbeb855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0087b84719c2ed94e81ddce1bcde95ed" id="r_a0087b84719c2ed94e81ddce1bcde95ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0087b84719c2ed94e81ddce1bcde95ed">CLOCKS_CLK_GPOUT1_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a0087b84719c2ed94e81ddce1bcde95ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238992e76224896ed3ccf06f770e4605" id="r_a238992e76224896ed3ccf06f770e4605"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a238992e76224896ed3ccf06f770e4605">CLOCKS_CLK_GPOUT1_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a238992e76224896ed3ccf06f770e4605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accee8d172c41dbf874d57b10df8148e6" id="r_accee8d172c41dbf874d57b10df8148e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accee8d172c41dbf874d57b10df8148e6">CLOCKS_CLK_GPOUT1_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:accee8d172c41dbf874d57b10df8148e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14175b3f544ee240076e8ee1a761648" id="r_af14175b3f544ee240076e8ee1a761648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af14175b3f544ee240076e8ee1a761648">CLOCKS_CLK_GPOUT1_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:af14175b3f544ee240076e8ee1a761648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d07038b9d5243ca9c2ef094c7138c84" id="r_a6d07038b9d5243ca9c2ef094c7138c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d07038b9d5243ca9c2ef094c7138c84">CLOCKS_CLK_GPOUT1_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6d07038b9d5243ca9c2ef094c7138c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775150c31c478305dfeb22be74024444" id="r_a775150c31c478305dfeb22be74024444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a775150c31c478305dfeb22be74024444">CLOCKS_CLK_GPOUT1_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:a775150c31c478305dfeb22be74024444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a65f673e1ec714ee700ebe898e57fbe" id="r_a3a65f673e1ec714ee700ebe898e57fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a65f673e1ec714ee700ebe898e57fbe">CLOCKS_CLK_GPOUT1_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a3a65f673e1ec714ee700ebe898e57fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2349c2a9b813b3ce90897400028807" id="r_a0f2349c2a9b813b3ce90897400028807"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f2349c2a9b813b3ce90897400028807">CLOCKS_CLK_GPOUT1_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a0f2349c2a9b813b3ce90897400028807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac714dfbfcb7006a27e04832c9985b990" id="r_ac714dfbfcb7006a27e04832c9985b990"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac714dfbfcb7006a27e04832c9985b990">CLOCKS_CLK_GPOUT1_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac714dfbfcb7006a27e04832c9985b990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77d728dc6c7ddeef2d760d0b4d73658" id="r_aa77d728dc6c7ddeef2d760d0b4d73658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa77d728dc6c7ddeef2d760d0b4d73658">CLOCKS_CLK_GPOUT1_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa77d728dc6c7ddeef2d760d0b4d73658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123390b680a0617460640b59c1f1e9c9" id="r_a123390b680a0617460640b59c1f1e9c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a123390b680a0617460640b59c1f1e9c9">CLOCKS_CLK_GPOUT1_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a123390b680a0617460640b59c1f1e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff27adc8a063f3db1d8676fa197fd76" id="r_aeff27adc8a063f3db1d8676fa197fd76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeff27adc8a063f3db1d8676fa197fd76">CLOCKS_CLK_GPOUT1_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeff27adc8a063f3db1d8676fa197fd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874e5fd26ac8cb962d0625745d097eca" id="r_a874e5fd26ac8cb962d0625745d097eca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a874e5fd26ac8cb962d0625745d097eca">CLOCKS_CLK_GPOUT1_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a874e5fd26ac8cb962d0625745d097eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3535bcbab5f512f9baf88bdf54a01e" id="r_adc3535bcbab5f512f9baf88bdf54a01e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc3535bcbab5f512f9baf88bdf54a01e">CLOCKS_CLK_GPOUT1_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:adc3535bcbab5f512f9baf88bdf54a01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd1d1dc65ad3d602371fd279ea2bfcc" id="r_a5fd1d1dc65ad3d602371fd279ea2bfcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fd1d1dc65ad3d602371fd279ea2bfcc">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5fd1d1dc65ad3d602371fd279ea2bfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab884c42c0c24678867fd3e1ea4c8440" id="r_aab884c42c0c24678867fd3e1ea4c8440"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab884c42c0c24678867fd3e1ea4c8440">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:aab884c42c0c24678867fd3e1ea4c8440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d8a8dbd35dea686f98db209ae2ef5a" id="r_ad7d8a8dbd35dea686f98db209ae2ef5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7d8a8dbd35dea686f98db209ae2ef5a">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad7d8a8dbd35dea686f98db209ae2ef5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fd3c6c366c9b42779640d37f6e62bb" id="r_a53fd3c6c366c9b42779640d37f6e62bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53fd3c6c366c9b42779640d37f6e62bb">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a53fd3c6c366c9b42779640d37f6e62bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95d1ddc6a690b75840e3ea6bca0c9ef" id="r_aa95d1ddc6a690b75840e3ea6bca0c9ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa95d1ddc6a690b75840e3ea6bca0c9ef">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa95d1ddc6a690b75840e3ea6bca0c9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95b5c6eb2ed9614ce4b53c98a025f42" id="r_ac95b5c6eb2ed9614ce4b53c98a025f42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac95b5c6eb2ed9614ce4b53c98a025f42">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_ADC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td></tr>
<tr class="separator:ac95b5c6eb2ed9614ce4b53c98a025f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335056dada420a71de4a92fbf5ecf851" id="r_a335056dada420a71de4a92fbf5ecf851"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a335056dada420a71de4a92fbf5ecf851">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_HSTX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td></tr>
<tr class="separator:a335056dada420a71de4a92fbf5ecf851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef31ac4f739b8730aa72ab419b3c45ce" id="r_aef31ac4f739b8730aa72ab419b3c45ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef31ac4f739b8730aa72ab419b3c45ce">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_PERI</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td></tr>
<tr class="separator:aef31ac4f739b8730aa72ab419b3c45ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30651901f5269cc25d74c1009bc70019" id="r_a30651901f5269cc25d74c1009bc70019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30651901f5269cc25d74c1009bc70019">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td></tr>
<tr class="separator:a30651901f5269cc25d74c1009bc70019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3a66fbdc32866fe0a7374b13380aaa" id="r_a7c3a66fbdc32866fe0a7374b13380aaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c3a66fbdc32866fe0a7374b13380aaa">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td></tr>
<tr class="separator:a7c3a66fbdc32866fe0a7374b13380aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ccbd140c12a14040d755a037c508ff" id="r_ac6ccbd140c12a14040d755a037c508ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6ccbd140c12a14040d755a037c508ff">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td></tr>
<tr class="separator:ac6ccbd140c12a14040d755a037c508ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35260ffa3a7beef5050ef31fed6874c" id="r_ac35260ffa3a7beef5050ef31fed6874c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac35260ffa3a7beef5050ef31fed6874c">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac35260ffa3a7beef5050ef31fed6874c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8c5d62b708f1c0a5cf6e1f9e5e32be" id="r_a9a8c5d62b708f1c0a5cf6e1f9e5e32be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a8c5d62b708f1c0a5cf6e1f9e5e32be">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a9a8c5d62b708f1c0a5cf6e1f9e5e32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac228785d025fe37f6ffd537049c8a3d9" id="r_ac228785d025fe37f6ffd537049c8a3d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac228785d025fe37f6ffd537049c8a3d9">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac228785d025fe37f6ffd537049c8a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650909789fcbb60fb38dea205eaae371" id="r_a650909789fcbb60fb38dea205eaae371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a650909789fcbb60fb38dea205eaae371">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a650909789fcbb60fb38dea205eaae371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f2663c284402ac85eb739792e4ea99" id="r_a83f2663c284402ac85eb739792e4ea99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83f2663c284402ac85eb739792e4ea99">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a83f2663c284402ac85eb739792e4ea99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98175249f7c73c6664e09ef800b65f31" id="r_a98175249f7c73c6664e09ef800b65f31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98175249f7c73c6664e09ef800b65f31">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:a98175249f7c73c6664e09ef800b65f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f6cb898fe12d5354e087ae7adfc475" id="r_a13f6cb898fe12d5354e087ae7adfc475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13f6cb898fe12d5354e087ae7adfc475">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_OTP_CLK2FC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td></tr>
<tr class="separator:a13f6cb898fe12d5354e087ae7adfc475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf366751f5ae9b31fedd4354532d62cb" id="r_acf366751f5ae9b31fedd4354532d62cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf366751f5ae9b31fedd4354532d62cb">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:acf366751f5ae9b31fedd4354532d62cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148059cf877a46a6b9cfa89cbe4e4693" id="r_a148059cf877a46a6b9cfa89cbe4e4693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a148059cf877a46a6b9cfa89cbe4e4693">CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td></tr>
<tr class="separator:a148059cf877a46a6b9cfa89cbe4e4693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1a8647a2f7adb5495f7b4c95dc236c" id="r_a2e1a8647a2f7adb5495f7b4c95dc236c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e1a8647a2f7adb5495f7b4c95dc236c">CLOCKS_CLK_GPOUT2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td></tr>
<tr class="separator:a2e1a8647a2f7adb5495f7b4c95dc236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3a9a5dd9b3888274cfdf980eba8f87" id="r_a0d3a9a5dd9b3888274cfdf980eba8f87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d3a9a5dd9b3888274cfdf980eba8f87">CLOCKS_CLK_GPOUT2_CTRL_DC50_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d3a9a5dd9b3888274cfdf980eba8f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3905fc937a5de0d0d58d88e55d9863f" id="r_af3905fc937a5de0d0d58d88e55d9863f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3905fc937a5de0d0d58d88e55d9863f">CLOCKS_CLK_GPOUT2_CTRL_DC50_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:af3905fc937a5de0d0d58d88e55d9863f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a590287054f8a59c0fa0b54e3733475" id="r_a1a590287054f8a59c0fa0b54e3733475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a590287054f8a59c0fa0b54e3733475">CLOCKS_CLK_GPOUT2_CTRL_DC50_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a1a590287054f8a59c0fa0b54e3733475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cb7c3729df20286090988fae0a5f7d" id="r_ad9cb7c3729df20286090988fae0a5f7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9cb7c3729df20286090988fae0a5f7d">CLOCKS_CLK_GPOUT2_CTRL_DC50_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad9cb7c3729df20286090988fae0a5f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764a0580d412b8c76a5aa59b265922e2" id="r_a764a0580d412b8c76a5aa59b265922e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a764a0580d412b8c76a5aa59b265922e2">CLOCKS_CLK_GPOUT2_CTRL_DC50_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a764a0580d412b8c76a5aa59b265922e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d8beb8c6877a7cc7e648922b03b76b" id="r_ac8d8beb8c6877a7cc7e648922b03b76b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8d8beb8c6877a7cc7e648922b03b76b">CLOCKS_CLK_GPOUT2_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac8d8beb8c6877a7cc7e648922b03b76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a87deb00acfaf48fe799629868a43f" id="r_ae2a87deb00acfaf48fe799629868a43f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae2a87deb00acfaf48fe799629868a43f">CLOCKS_CLK_GPOUT2_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ae2a87deb00acfaf48fe799629868a43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a592ac86e199ac01ddfc7d2bc1b39c" id="r_a04a592ac86e199ac01ddfc7d2bc1b39c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04a592ac86e199ac01ddfc7d2bc1b39c">CLOCKS_CLK_GPOUT2_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a04a592ac86e199ac01ddfc7d2bc1b39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed636a9fdbe5fbcba3e906fb30377da3" id="r_aed636a9fdbe5fbcba3e906fb30377da3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed636a9fdbe5fbcba3e906fb30377da3">CLOCKS_CLK_GPOUT2_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aed636a9fdbe5fbcba3e906fb30377da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedab4ef9bde2c63221d0e184ff57c9d0" id="r_aedab4ef9bde2c63221d0e184ff57c9d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedab4ef9bde2c63221d0e184ff57c9d0">CLOCKS_CLK_GPOUT2_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aedab4ef9bde2c63221d0e184ff57c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eb9b577763efeb40ebd6b728336c48" id="r_af7eb9b577763efeb40ebd6b728336c48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7eb9b577763efeb40ebd6b728336c48">CLOCKS_CLK_GPOUT2_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af7eb9b577763efeb40ebd6b728336c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3b2ab8a34a2cdbc06d33e2a13c894f" id="r_a4c3b2ab8a34a2cdbc06d33e2a13c894f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c3b2ab8a34a2cdbc06d33e2a13c894f">CLOCKS_CLK_GPOUT2_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a4c3b2ab8a34a2cdbc06d33e2a13c894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3578acf354c5dd11c7e483b9e5fc9674" id="r_a3578acf354c5dd11c7e483b9e5fc9674"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3578acf354c5dd11c7e483b9e5fc9674">CLOCKS_CLK_GPOUT2_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a3578acf354c5dd11c7e483b9e5fc9674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee3f96131f5d68be89bf42e405d70187" id="r_aee3f96131f5d68be89bf42e405d70187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee3f96131f5d68be89bf42e405d70187">CLOCKS_CLK_GPOUT2_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aee3f96131f5d68be89bf42e405d70187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c19982d9a12e0f0adb9288d05029d09" id="r_a6c19982d9a12e0f0adb9288d05029d09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c19982d9a12e0f0adb9288d05029d09">CLOCKS_CLK_GPOUT2_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6c19982d9a12e0f0adb9288d05029d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e7c3feeb1a7688eebd6f8b4b9b4533" id="r_af0e7c3feeb1a7688eebd6f8b4b9b4533"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0e7c3feeb1a7688eebd6f8b4b9b4533">CLOCKS_CLK_GPOUT2_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af0e7c3feeb1a7688eebd6f8b4b9b4533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4d0ea6d6e32e708869d9256692de82" id="r_aaf4d0ea6d6e32e708869d9256692de82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf4d0ea6d6e32e708869d9256692de82">CLOCKS_CLK_GPOUT2_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:aaf4d0ea6d6e32e708869d9256692de82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8899ee387ee303065f2a5b42125c0c" id="r_afc8899ee387ee303065f2a5b42125c0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8899ee387ee303065f2a5b42125c0c">CLOCKS_CLK_GPOUT2_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afc8899ee387ee303065f2a5b42125c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa733979dbae16f04eb5089c932f4c871" id="r_aa733979dbae16f04eb5089c932f4c871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa733979dbae16f04eb5089c932f4c871">CLOCKS_CLK_GPOUT2_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa733979dbae16f04eb5089c932f4c871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915d68ece123fdd92e2dd461a9ca49f5" id="r_a915d68ece123fdd92e2dd461a9ca49f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a915d68ece123fdd92e2dd461a9ca49f5">CLOCKS_CLK_GPOUT2_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a915d68ece123fdd92e2dd461a9ca49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add944c105af173e57d33c2adf5d9e4ab" id="r_add944c105af173e57d33c2adf5d9e4ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add944c105af173e57d33c2adf5d9e4ab">CLOCKS_CLK_GPOUT2_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:add944c105af173e57d33c2adf5d9e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab008726dc82f7e7a3e886a79d54daba7" id="r_ab008726dc82f7e7a3e886a79d54daba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab008726dc82f7e7a3e886a79d54daba7">CLOCKS_CLK_GPOUT2_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:ab008726dc82f7e7a3e886a79d54daba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5487fd299508a28b17ba0eee9ec600d0" id="r_a5487fd299508a28b17ba0eee9ec600d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5487fd299508a28b17ba0eee9ec600d0">CLOCKS_CLK_GPOUT2_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a5487fd299508a28b17ba0eee9ec600d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3940c96075238bab9c1f27a010ba9569" id="r_a3940c96075238bab9c1f27a010ba9569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3940c96075238bab9c1f27a010ba9569">CLOCKS_CLK_GPOUT2_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a3940c96075238bab9c1f27a010ba9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7856f97bf986b9769502d5e91b130f1" id="r_ab7856f97bf986b9769502d5e91b130f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7856f97bf986b9769502d5e91b130f1">CLOCKS_CLK_GPOUT2_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab7856f97bf986b9769502d5e91b130f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108e18c48e66512798dcd20940b418db" id="r_a108e18c48e66512798dcd20940b418db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a108e18c48e66512798dcd20940b418db">CLOCKS_CLK_GPOUT2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a108e18c48e66512798dcd20940b418db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5665b35b89a5bc3eff3492ede7737a3" id="r_ad5665b35b89a5bc3eff3492ede7737a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5665b35b89a5bc3eff3492ede7737a3">CLOCKS_CLK_GPOUT2_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad5665b35b89a5bc3eff3492ede7737a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268f73af0a4ec859b961e9822a9eb29c" id="r_a268f73af0a4ec859b961e9822a9eb29c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a268f73af0a4ec859b961e9822a9eb29c">CLOCKS_CLK_GPOUT2_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a268f73af0a4ec859b961e9822a9eb29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39c642867fe32e3a41be0714622a257" id="r_aa39c642867fe32e3a41be0714622a257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa39c642867fe32e3a41be0714622a257">CLOCKS_CLK_GPOUT2_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa39c642867fe32e3a41be0714622a257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1302a100a9c0d1bb7f33f26af67431d" id="r_ad1302a100a9c0d1bb7f33f26af67431d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1302a100a9c0d1bb7f33f26af67431d">CLOCKS_CLK_GPOUT2_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ad1302a100a9c0d1bb7f33f26af67431d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea724b5536511b6ef19e1d90a0dbb5fc" id="r_aea724b5536511b6ef19e1d90a0dbb5fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea724b5536511b6ef19e1d90a0dbb5fc">CLOCKS_CLK_GPOUT2_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea724b5536511b6ef19e1d90a0dbb5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa537f71d59168a20ebe5a851f8601b71" id="r_aa537f71d59168a20ebe5a851f8601b71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa537f71d59168a20ebe5a851f8601b71">CLOCKS_CLK_GPOUT2_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa537f71d59168a20ebe5a851f8601b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795edb7d5b11cc6cab9dd7781a15b5de" id="r_a795edb7d5b11cc6cab9dd7781a15b5de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a795edb7d5b11cc6cab9dd7781a15b5de">CLOCKS_CLK_GPOUT2_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a795edb7d5b11cc6cab9dd7781a15b5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a045820991309bbf99f7fc21c8e2d30" id="r_a5a045820991309bbf99f7fc21c8e2d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a045820991309bbf99f7fc21c8e2d30">CLOCKS_CLK_GPOUT2_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5a045820991309bbf99f7fc21c8e2d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe61538d861a3e65ebfaa410138fcd19" id="r_abe61538d861a3e65ebfaa410138fcd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe61538d861a3e65ebfaa410138fcd19">CLOCKS_CLK_GPOUT2_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:abe61538d861a3e65ebfaa410138fcd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2597276e3c3cd690fab237cb894b438" id="r_aa2597276e3c3cd690fab237cb894b438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2597276e3c3cd690fab237cb894b438">CLOCKS_CLK_GPOUT2_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa2597276e3c3cd690fab237cb894b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2953f359b7a8bbcfc2dd976d075da3fe" id="r_a2953f359b7a8bbcfc2dd976d075da3fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2953f359b7a8bbcfc2dd976d075da3fe">CLOCKS_CLK_GPOUT2_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2953f359b7a8bbcfc2dd976d075da3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532c3d42c55074b063224b8b6a28bebf" id="r_a532c3d42c55074b063224b8b6a28bebf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a532c3d42c55074b063224b8b6a28bebf">CLOCKS_CLK_GPOUT2_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a532c3d42c55074b063224b8b6a28bebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada61672a379482108a813f29256a0dd3" id="r_ada61672a379482108a813f29256a0dd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada61672a379482108a813f29256a0dd3">CLOCKS_CLK_GPOUT2_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ada61672a379482108a813f29256a0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488af818bcc0c5826d642d6676b4665" id="r_a8488af818bcc0c5826d642d6676b4665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8488af818bcc0c5826d642d6676b4665">CLOCKS_CLK_GPOUT2_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a8488af818bcc0c5826d642d6676b4665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ef5e0768648afdd58a01906aa44b28" id="r_a84ef5e0768648afdd58a01906aa44b28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84ef5e0768648afdd58a01906aa44b28">CLOCKS_CLK_GPOUT2_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a84ef5e0768648afdd58a01906aa44b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1875ac117399607efe2c7459e101f3" id="r_a1f1875ac117399607efe2c7459e101f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f1875ac117399607efe2c7459e101f3">CLOCKS_CLK_GPOUT2_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1f1875ac117399607efe2c7459e101f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a273aa55ec625ad08cd5989eb597c" id="r_a072a273aa55ec625ad08cd5989eb597c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a072a273aa55ec625ad08cd5989eb597c">CLOCKS_CLK_GPOUT2_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:a072a273aa55ec625ad08cd5989eb597c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d9071bb93484e1f89984c0411ec878" id="r_a19d9071bb93484e1f89984c0411ec878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a19d9071bb93484e1f89984c0411ec878">CLOCKS_CLK_GPOUT2_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a19d9071bb93484e1f89984c0411ec878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4787401d4135c340ec03512b09aee387" id="r_a4787401d4135c340ec03512b09aee387"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4787401d4135c340ec03512b09aee387">CLOCKS_CLK_GPOUT2_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a4787401d4135c340ec03512b09aee387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022b6c2e454f2f8e74ec3721da433141" id="r_a022b6c2e454f2f8e74ec3721da433141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a022b6c2e454f2f8e74ec3721da433141">CLOCKS_CLK_GPOUT2_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a022b6c2e454f2f8e74ec3721da433141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d27d70a4ed54dd7eb00974b15c9421" id="r_a07d27d70a4ed54dd7eb00974b15c9421"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07d27d70a4ed54dd7eb00974b15c9421">CLOCKS_CLK_GPOUT2_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a07d27d70a4ed54dd7eb00974b15c9421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f259d23dbfdd1960bee8d785fa2fb9" id="r_af3f259d23dbfdd1960bee8d785fa2fb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3f259d23dbfdd1960bee8d785fa2fb9">CLOCKS_CLK_GPOUT2_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af3f259d23dbfdd1960bee8d785fa2fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf70c9fe617fe55a2448e054112340" id="r_a2adf70c9fe617fe55a2448e054112340"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2adf70c9fe617fe55a2448e054112340">CLOCKS_CLK_GPOUT2_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2adf70c9fe617fe55a2448e054112340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57766609ebefc24035e67d03a06b0486" id="r_a57766609ebefc24035e67d03a06b0486"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57766609ebefc24035e67d03a06b0486">CLOCKS_CLK_GPOUT2_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a57766609ebefc24035e67d03a06b0486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d239bf4e1bb759191ad02fed3147347" id="r_a7d239bf4e1bb759191ad02fed3147347"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d239bf4e1bb759191ad02fed3147347">CLOCKS_CLK_GPOUT2_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7d239bf4e1bb759191ad02fed3147347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f32df597247f8fe82deb9da8eb0675b" id="r_a3f32df597247f8fe82deb9da8eb0675b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f32df597247f8fe82deb9da8eb0675b">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3f32df597247f8fe82deb9da8eb0675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d54b0d5009f65300e14e1d0764a96a9" id="r_a5d54b0d5009f65300e14e1d0764a96a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d54b0d5009f65300e14e1d0764a96a9">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:a5d54b0d5009f65300e14e1d0764a96a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5dc2dc0da1d800a16f49f2eca019447" id="r_ae5dc2dc0da1d800a16f49f2eca019447"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5dc2dc0da1d800a16f49f2eca019447">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae5dc2dc0da1d800a16f49f2eca019447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7830b1f6a0943ed1edeadde06fc057ce" id="r_a7830b1f6a0943ed1edeadde06fc057ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7830b1f6a0943ed1edeadde06fc057ce">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7830b1f6a0943ed1edeadde06fc057ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443d0df7057b2fbb1095d371b0fe0e58" id="r_a443d0df7057b2fbb1095d371b0fe0e58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a443d0df7057b2fbb1095d371b0fe0e58">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a443d0df7057b2fbb1095d371b0fe0e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f30d49c90604ce7606aee2bce47cc6" id="r_ac1f30d49c90604ce7606aee2bce47cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1f30d49c90604ce7606aee2bce47cc6">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_ADC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td></tr>
<tr class="separator:ac1f30d49c90604ce7606aee2bce47cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6171fd24276800e2d010d92bc7404d38" id="r_a6171fd24276800e2d010d92bc7404d38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6171fd24276800e2d010d92bc7404d38">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_HSTX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td></tr>
<tr class="separator:a6171fd24276800e2d010d92bc7404d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010690414a2e88df261788936c26a67a" id="r_a010690414a2e88df261788936c26a67a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a010690414a2e88df261788936c26a67a">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_PERI</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td></tr>
<tr class="separator:a010690414a2e88df261788936c26a67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f89b16ad8595b354aeaaa2feb455580" id="r_a3f89b16ad8595b354aeaaa2feb455580"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f89b16ad8595b354aeaaa2feb455580">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td></tr>
<tr class="separator:a3f89b16ad8595b354aeaaa2feb455580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62c5cabde3462a0eda4a42767bff68c" id="r_aa62c5cabde3462a0eda4a42767bff68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa62c5cabde3462a0eda4a42767bff68c">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td></tr>
<tr class="separator:aa62c5cabde3462a0eda4a42767bff68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9473b3bb80a000cb24ee0bf1b86e6dcc" id="r_a9473b3bb80a000cb24ee0bf1b86e6dcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9473b3bb80a000cb24ee0bf1b86e6dcc">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td></tr>
<tr class="separator:a9473b3bb80a000cb24ee0bf1b86e6dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4202dd49f5da8bbf43b938791dfcc7" id="r_abc4202dd49f5da8bbf43b938791dfcc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc4202dd49f5da8bbf43b938791dfcc7">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abc4202dd49f5da8bbf43b938791dfcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089a95a194d15b0d970316c2e2282c22" id="r_a089a95a194d15b0d970316c2e2282c22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a089a95a194d15b0d970316c2e2282c22">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a089a95a194d15b0d970316c2e2282c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936b14d15cf54508160715b2f91d6822" id="r_a936b14d15cf54508160715b2f91d6822"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a936b14d15cf54508160715b2f91d6822">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a936b14d15cf54508160715b2f91d6822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dc8ffa4691268a96c92ae915cd9956" id="r_a81dc8ffa4691268a96c92ae915cd9956"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81dc8ffa4691268a96c92ae915cd9956">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a81dc8ffa4691268a96c92ae915cd9956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb72a0b4c6e45910286d5d72d1622e9" id="r_afcb72a0b4c6e45910286d5d72d1622e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcb72a0b4c6e45910286d5d72d1622e9">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:afcb72a0b4c6e45910286d5d72d1622e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aefc533285c02763eb736f7d2b65853" id="r_a0aefc533285c02763eb736f7d2b65853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0aefc533285c02763eb736f7d2b65853">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td></tr>
<tr class="separator:a0aefc533285c02763eb736f7d2b65853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f3e43b7b5053a22e60e756f76c5d61" id="r_a71f3e43b7b5053a22e60e756f76c5d61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71f3e43b7b5053a22e60e756f76c5d61">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_OTP_CLK2FC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td></tr>
<tr class="separator:a71f3e43b7b5053a22e60e756f76c5d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0c40b59987721cbf1232ad588c5981" id="r_a7c0c40b59987721cbf1232ad588c5981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c0c40b59987721cbf1232ad588c5981">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a7c0c40b59987721cbf1232ad588c5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe2ce10abb576bda374cef2faa8bb0" id="r_a5abe2ce10abb576bda374cef2faa8bb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5abe2ce10abb576bda374cef2faa8bb0">CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td></tr>
<tr class="separator:a5abe2ce10abb576bda374cef2faa8bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c10a5a5cbf2d130009b969f1f884de1" id="r_a7c10a5a5cbf2d130009b969f1f884de1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c10a5a5cbf2d130009b969f1f884de1">CLOCKS_CLK_GPOUT3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td></tr>
<tr class="separator:a7c10a5a5cbf2d130009b969f1f884de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66e7ef24b52e69f62dbea3eb1a2b1c7" id="r_af66e7ef24b52e69f62dbea3eb1a2b1c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af66e7ef24b52e69f62dbea3eb1a2b1c7">CLOCKS_CLK_GPOUT3_CTRL_DC50_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af66e7ef24b52e69f62dbea3eb1a2b1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d489227b224df5f419ab9479ad73dc2" id="r_a0d489227b224df5f419ab9479ad73dc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d489227b224df5f419ab9479ad73dc2">CLOCKS_CLK_GPOUT3_CTRL_DC50_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a0d489227b224df5f419ab9479ad73dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fae2d372ce7178bbbc7992cbc66b0b6" id="r_a8fae2d372ce7178bbbc7992cbc66b0b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fae2d372ce7178bbbc7992cbc66b0b6">CLOCKS_CLK_GPOUT3_CTRL_DC50_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a8fae2d372ce7178bbbc7992cbc66b0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4274689d576d4b761fd591e3b3fa7860" id="r_a4274689d576d4b761fd591e3b3fa7860"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4274689d576d4b761fd591e3b3fa7860">CLOCKS_CLK_GPOUT3_CTRL_DC50_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4274689d576d4b761fd591e3b3fa7860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267e4d6c32631459acf7f2d723ecac19" id="r_a267e4d6c32631459acf7f2d723ecac19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a267e4d6c32631459acf7f2d723ecac19">CLOCKS_CLK_GPOUT3_CTRL_DC50_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a267e4d6c32631459acf7f2d723ecac19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941592ab5f548d98dd46104d0ff7ce72" id="r_a941592ab5f548d98dd46104d0ff7ce72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941592ab5f548d98dd46104d0ff7ce72">CLOCKS_CLK_GPOUT3_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a941592ab5f548d98dd46104d0ff7ce72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3624eaa8e28fca8079ff5d0609d71d07" id="r_a3624eaa8e28fca8079ff5d0609d71d07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3624eaa8e28fca8079ff5d0609d71d07">CLOCKS_CLK_GPOUT3_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a3624eaa8e28fca8079ff5d0609d71d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1963192acd7d8e381a554c8b9dcb1" id="r_ab1b1963192acd7d8e381a554c8b9dcb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1b1963192acd7d8e381a554c8b9dcb1">CLOCKS_CLK_GPOUT3_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab1b1963192acd7d8e381a554c8b9dcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6c3929f2965428a78f68cbde2661c6" id="r_a9e6c3929f2965428a78f68cbde2661c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e6c3929f2965428a78f68cbde2661c6">CLOCKS_CLK_GPOUT3_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9e6c3929f2965428a78f68cbde2661c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259f61dfe804e2949384b64adbd29a51" id="r_a259f61dfe804e2949384b64adbd29a51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a259f61dfe804e2949384b64adbd29a51">CLOCKS_CLK_GPOUT3_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a259f61dfe804e2949384b64adbd29a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7134f3332f1557e1d7232b2a557aa5f" id="r_af7134f3332f1557e1d7232b2a557aa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7134f3332f1557e1d7232b2a557aa5f">CLOCKS_CLK_GPOUT3_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af7134f3332f1557e1d7232b2a557aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af399db6a0098d192169801b691d12ce7" id="r_af399db6a0098d192169801b691d12ce7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af399db6a0098d192169801b691d12ce7">CLOCKS_CLK_GPOUT3_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:af399db6a0098d192169801b691d12ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ca1ba53717871cb743ebb55ab846db" id="r_ae8ca1ba53717871cb743ebb55ab846db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8ca1ba53717871cb743ebb55ab846db">CLOCKS_CLK_GPOUT3_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ae8ca1ba53717871cb743ebb55ab846db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac874d6c309bc6229e93be12604353ce2" id="r_ac874d6c309bc6229e93be12604353ce2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac874d6c309bc6229e93be12604353ce2">CLOCKS_CLK_GPOUT3_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ac874d6c309bc6229e93be12604353ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2a802043bba889a046b951921dd23e" id="r_abd2a802043bba889a046b951921dd23e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd2a802043bba889a046b951921dd23e">CLOCKS_CLK_GPOUT3_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abd2a802043bba889a046b951921dd23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0e3ed6d2dc02e1356e2164a8570e9a" id="r_a3d0e3ed6d2dc02e1356e2164a8570e9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3d0e3ed6d2dc02e1356e2164a8570e9a">CLOCKS_CLK_GPOUT3_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d0e3ed6d2dc02e1356e2164a8570e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324e70fef1900e97660152d0cd9eb79b" id="r_a324e70fef1900e97660152d0cd9eb79b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a324e70fef1900e97660152d0cd9eb79b">CLOCKS_CLK_GPOUT3_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a324e70fef1900e97660152d0cd9eb79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446c37fa80496108540959b1b07de054" id="r_a446c37fa80496108540959b1b07de054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a446c37fa80496108540959b1b07de054">CLOCKS_CLK_GPOUT3_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a446c37fa80496108540959b1b07de054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d73ea26bd56f094b73990da666b89b" id="r_a14d73ea26bd56f094b73990da666b89b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14d73ea26bd56f094b73990da666b89b">CLOCKS_CLK_GPOUT3_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a14d73ea26bd56f094b73990da666b89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b76ba6fe8f80ad12e08f0bae1c3d6c" id="r_a73b76ba6fe8f80ad12e08f0bae1c3d6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73b76ba6fe8f80ad12e08f0bae1c3d6c">CLOCKS_CLK_GPOUT3_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a73b76ba6fe8f80ad12e08f0bae1c3d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e63ec0f7570ef38dd934c4bde57faa" id="r_a22e63ec0f7570ef38dd934c4bde57faa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22e63ec0f7570ef38dd934c4bde57faa">CLOCKS_CLK_GPOUT3_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a22e63ec0f7570ef38dd934c4bde57faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4067b1dae40e2498ae493ee40affbd59" id="r_a4067b1dae40e2498ae493ee40affbd59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4067b1dae40e2498ae493ee40affbd59">CLOCKS_CLK_GPOUT3_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a4067b1dae40e2498ae493ee40affbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5da6dbedde6f4e917ce759d6991e03" id="r_a8e5da6dbedde6f4e917ce759d6991e03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e5da6dbedde6f4e917ce759d6991e03">CLOCKS_CLK_GPOUT3_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a8e5da6dbedde6f4e917ce759d6991e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac2727b55eec84ec65635dd1cc244cb" id="r_abac2727b55eec84ec65635dd1cc244cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abac2727b55eec84ec65635dd1cc244cb">CLOCKS_CLK_GPOUT3_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:abac2727b55eec84ec65635dd1cc244cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2a3f4ab21735af28dfdb64f4b7ce84" id="r_a8a2a3f4ab21735af28dfdb64f4b7ce84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a2a3f4ab21735af28dfdb64f4b7ce84">CLOCKS_CLK_GPOUT3_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8a2a3f4ab21735af28dfdb64f4b7ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade109526979fdde125ae444f9ccd6cb8" id="r_ade109526979fdde125ae444f9ccd6cb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade109526979fdde125ae444f9ccd6cb8">CLOCKS_CLK_GPOUT3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:ade109526979fdde125ae444f9ccd6cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf02532922e7b9f4f46ff021e07a472" id="r_a5bf02532922e7b9f4f46ff021e07a472"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5bf02532922e7b9f4f46ff021e07a472">CLOCKS_CLK_GPOUT3_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5bf02532922e7b9f4f46ff021e07a472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642d18aa50c555813262d4fb6f6279c1" id="r_a642d18aa50c555813262d4fb6f6279c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a642d18aa50c555813262d4fb6f6279c1">CLOCKS_CLK_GPOUT3_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a642d18aa50c555813262d4fb6f6279c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de16b4013a40b267ba5ce627b77ccfc" id="r_a6de16b4013a40b267ba5ce627b77ccfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6de16b4013a40b267ba5ce627b77ccfc">CLOCKS_CLK_GPOUT3_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6de16b4013a40b267ba5ce627b77ccfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166250a1deb6d350cb5fb574157fc1bc" id="r_a166250a1deb6d350cb5fb574157fc1bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a166250a1deb6d350cb5fb574157fc1bc">CLOCKS_CLK_GPOUT3_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a166250a1deb6d350cb5fb574157fc1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a6de812c2b81d8ebec5fa2b214db98" id="r_aa6a6de812c2b81d8ebec5fa2b214db98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6a6de812c2b81d8ebec5fa2b214db98">CLOCKS_CLK_GPOUT3_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6a6de812c2b81d8ebec5fa2b214db98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6745490fec8ac89dad1d9598fcf3a2c8" id="r_a6745490fec8ac89dad1d9598fcf3a2c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6745490fec8ac89dad1d9598fcf3a2c8">CLOCKS_CLK_GPOUT3_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6745490fec8ac89dad1d9598fcf3a2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab5c3c878fae20614bfb17eca9be907" id="r_a7ab5c3c878fae20614bfb17eca9be907"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ab5c3c878fae20614bfb17eca9be907">CLOCKS_CLK_GPOUT3_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7ab5c3c878fae20614bfb17eca9be907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be4ce365585ec238a57aeab9d778e75" id="r_a2be4ce365585ec238a57aeab9d778e75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2be4ce365585ec238a57aeab9d778e75">CLOCKS_CLK_GPOUT3_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2be4ce365585ec238a57aeab9d778e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499b10143d1103e56001554e2f9c89f5" id="r_a499b10143d1103e56001554e2f9c89f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a499b10143d1103e56001554e2f9c89f5">CLOCKS_CLK_GPOUT3_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a499b10143d1103e56001554e2f9c89f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b70428c0c57ecf7df8a462d30e0fb1a" id="r_a7b70428c0c57ecf7df8a462d30e0fb1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b70428c0c57ecf7df8a462d30e0fb1a">CLOCKS_CLK_GPOUT3_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7b70428c0c57ecf7df8a462d30e0fb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7af27bdc2ddcbfe48bea55cb56d5a1b" id="r_ab7af27bdc2ddcbfe48bea55cb56d5a1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7af27bdc2ddcbfe48bea55cb56d5a1b">CLOCKS_CLK_GPOUT3_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab7af27bdc2ddcbfe48bea55cb56d5a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2356bf91edf546a467b5b90661652d5b" id="r_a2356bf91edf546a467b5b90661652d5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2356bf91edf546a467b5b90661652d5b">CLOCKS_CLK_GPOUT3_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a2356bf91edf546a467b5b90661652d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20fef7b3685e4fd2e2a85f9cfdf1ace" id="r_ac20fef7b3685e4fd2e2a85f9cfdf1ace"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac20fef7b3685e4fd2e2a85f9cfdf1ace">CLOCKS_CLK_GPOUT3_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac20fef7b3685e4fd2e2a85f9cfdf1ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6ce3e84ad4b68c59e6d7f876235553" id="r_aab6ce3e84ad4b68c59e6d7f876235553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab6ce3e84ad4b68c59e6d7f876235553">CLOCKS_CLK_GPOUT3_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:aab6ce3e84ad4b68c59e6d7f876235553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18fccb1f4ed06ac9b4c99045bd19965" id="r_ae18fccb1f4ed06ac9b4c99045bd19965"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae18fccb1f4ed06ac9b4c99045bd19965">CLOCKS_CLK_GPOUT3_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae18fccb1f4ed06ac9b4c99045bd19965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139babdf22de9003f9ae3b95ae6724ac" id="r_a139babdf22de9003f9ae3b95ae6724ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a139babdf22de9003f9ae3b95ae6724ac">CLOCKS_CLK_GPOUT3_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a139babdf22de9003f9ae3b95ae6724ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c61dd539200a39b823a75a1551fb71" id="r_a88c61dd539200a39b823a75a1551fb71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88c61dd539200a39b823a75a1551fb71">CLOCKS_CLK_GPOUT3_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:a88c61dd539200a39b823a75a1551fb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7758b2a997da54627edad4b1a714ee" id="r_aea7758b2a997da54627edad4b1a714ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea7758b2a997da54627edad4b1a714ee">CLOCKS_CLK_GPOUT3_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:aea7758b2a997da54627edad4b1a714ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2cd7d8877098e4ca023171c62c3e5d4" id="r_ac2cd7d8877098e4ca023171c62c3e5d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2cd7d8877098e4ca023171c62c3e5d4">CLOCKS_CLK_GPOUT3_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:ac2cd7d8877098e4ca023171c62c3e5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6d438504306d5d762bf1055ac6a575" id="r_a4f6d438504306d5d762bf1055ac6a575"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f6d438504306d5d762bf1055ac6a575">CLOCKS_CLK_GPOUT3_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4f6d438504306d5d762bf1055ac6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53166874bfa38566e5873d3a481db008" id="r_a53166874bfa38566e5873d3a481db008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53166874bfa38566e5873d3a481db008">CLOCKS_CLK_GPOUT3_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a53166874bfa38566e5873d3a481db008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d7209f1f744234bb87affc326fe94a" id="r_a97d7209f1f744234bb87affc326fe94a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97d7209f1f744234bb87affc326fe94a">CLOCKS_CLK_GPOUT3_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a97d7209f1f744234bb87affc326fe94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d523faa6b11c69ded8bc8e6de214695" id="r_a0d523faa6b11c69ded8bc8e6de214695"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d523faa6b11c69ded8bc8e6de214695">CLOCKS_CLK_GPOUT3_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0d523faa6b11c69ded8bc8e6de214695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca5cdd6a167626b8ea2784589b51fcc" id="r_aeca5cdd6a167626b8ea2784589b51fcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeca5cdd6a167626b8ea2784589b51fcc">CLOCKS_CLK_GPOUT3_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:aeca5cdd6a167626b8ea2784589b51fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae128dab642dc0ffc1088c833f9f8d7c2" id="r_ae128dab642dc0ffc1088c833f9f8d7c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae128dab642dc0ffc1088c833f9f8d7c2">CLOCKS_CLK_GPOUT3_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae128dab642dc0ffc1088c833f9f8d7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2ca8ef417169dcaac1d3ea28a205a9" id="r_aac2ca8ef417169dcaac1d3ea28a205a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac2ca8ef417169dcaac1d3ea28a205a9">CLOCKS_CLK_HSTX_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aac2ca8ef417169dcaac1d3ea28a205a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e65bde99b8e4314e079ea4b1f6603c" id="r_ad1e65bde99b8e4314e079ea4b1f6603c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e65bde99b8e4314e079ea4b1f6603c">CLOCKS_CLK_HSTX_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:ad1e65bde99b8e4314e079ea4b1f6603c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d94d185ca039312149e3e818c076bf4" id="r_a5d94d185ca039312149e3e818c076bf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d94d185ca039312149e3e818c076bf4">CLOCKS_CLK_HSTX_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5d94d185ca039312149e3e818c076bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd76993952054a43a7d97a312205a054" id="r_acd76993952054a43a7d97a312205a054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acd76993952054a43a7d97a312205a054">CLOCKS_CLK_HSTX_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acd76993952054a43a7d97a312205a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2d514947a388796e73524503c7ba4" id="r_a3fc2d514947a388796e73524503c7ba4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fc2d514947a388796e73524503c7ba4">CLOCKS_CLK_HSTX_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3fc2d514947a388796e73524503c7ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af79b1fb2d0ba9dbd45eda35de8ad6b" id="r_a5af79b1fb2d0ba9dbd45eda35de8ad6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5af79b1fb2d0ba9dbd45eda35de8ad6b">CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5af79b1fb2d0ba9dbd45eda35de8ad6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9a2ee0cf903c0892481441a301b9f9" id="r_a1c9a2ee0cf903c0892481441a301b9f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c9a2ee0cf903c0892481441a301b9f9">CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a1c9a2ee0cf903c0892481441a301b9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a4378a509500e54007eddf5bb52c3c" id="r_a00a4378a509500e54007eddf5bb52c3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a00a4378a509500e54007eddf5bb52c3c">CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a00a4378a509500e54007eddf5bb52c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea75b420cf12fc5fde5c5e73a51dfca" id="r_a0ea75b420cf12fc5fde5c5e73a51dfca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ea75b420cf12fc5fde5c5e73a51dfca">CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0ea75b420cf12fc5fde5c5e73a51dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4892521b461b05f0ffa55d52f2c72f56" id="r_a4892521b461b05f0ffa55d52f2c72f56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4892521b461b05f0ffa55d52f2c72f56">CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4892521b461b05f0ffa55d52f2c72f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4285df68a26c1999c4a2cc6cce488d23" id="r_a4285df68a26c1999c4a2cc6cce488d23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4285df68a26c1999c4a2cc6cce488d23">CLOCKS_CLK_HSTX_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td></tr>
<tr class="separator:a4285df68a26c1999c4a2cc6cce488d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6276f8c585315783f87e6e0e4940a6a" id="r_ad6276f8c585315783f87e6e0e4940a6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad6276f8c585315783f87e6e0e4940a6a">CLOCKS_CLK_HSTX_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad6276f8c585315783f87e6e0e4940a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f743758a86ac9895abfbc36ad0c792d" id="r_a6f743758a86ac9895abfbc36ad0c792d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f743758a86ac9895abfbc36ad0c792d">CLOCKS_CLK_HSTX_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a6f743758a86ac9895abfbc36ad0c792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c2433446dbede6b1f87c7fcfd6403" id="r_ab25c2433446dbede6b1f87c7fcfd6403"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab25c2433446dbede6b1f87c7fcfd6403">CLOCKS_CLK_HSTX_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab25c2433446dbede6b1f87c7fcfd6403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe02b9c87a59d7cddf8fad88df8f741" id="r_affe02b9c87a59d7cddf8fad88df8f741"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affe02b9c87a59d7cddf8fad88df8f741">CLOCKS_CLK_HSTX_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:affe02b9c87a59d7cddf8fad88df8f741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb3840736264f5e99255440f26a25e6" id="r_acfb3840736264f5e99255440f26a25e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfb3840736264f5e99255440f26a25e6">CLOCKS_CLK_HSTX_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acfb3840736264f5e99255440f26a25e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c64c2313a349234d57f164e64b7a1c" id="r_a04c64c2313a349234d57f164e64b7a1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04c64c2313a349234d57f164e64b7a1c">CLOCKS_CLK_HSTX_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a04c64c2313a349234d57f164e64b7a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6213bbac9063b977c73a160bb9fe4707" id="r_a6213bbac9063b977c73a160bb9fe4707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6213bbac9063b977c73a160bb9fe4707">CLOCKS_CLK_HSTX_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a6213bbac9063b977c73a160bb9fe4707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7443adddf55eef1d3d1e7dfc026019cd" id="r_a7443adddf55eef1d3d1e7dfc026019cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7443adddf55eef1d3d1e7dfc026019cd">CLOCKS_CLK_HSTX_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a7443adddf55eef1d3d1e7dfc026019cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170a1993bf03e30b766f88f5d760173e" id="r_a170a1993bf03e30b766f88f5d760173e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a170a1993bf03e30b766f88f5d760173e">CLOCKS_CLK_HSTX_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a170a1993bf03e30b766f88f5d760173e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b12df19b4ac7e11d43c0e018cda50" id="r_ae05b12df19b4ac7e11d43c0e018cda50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae05b12df19b4ac7e11d43c0e018cda50">CLOCKS_CLK_HSTX_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae05b12df19b4ac7e11d43c0e018cda50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc5d0b8bff4892efb35f616532db290" id="r_aacc5d0b8bff4892efb35f616532db290"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacc5d0b8bff4892efb35f616532db290">CLOCKS_CLK_HSTX_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aacc5d0b8bff4892efb35f616532db290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aba38982f25955b1f1aea68eddb59a1" id="r_a9aba38982f25955b1f1aea68eddb59a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aba38982f25955b1f1aea68eddb59a1">CLOCKS_CLK_HSTX_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a9aba38982f25955b1f1aea68eddb59a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7386114bfca0dfa71b76ce94ba7eaa7" id="r_ad7386114bfca0dfa71b76ce94ba7eaa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7386114bfca0dfa71b76ce94ba7eaa7">CLOCKS_CLK_HSTX_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad7386114bfca0dfa71b76ce94ba7eaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770b1b8d15b2d8291e898e8265992bab" id="r_a770b1b8d15b2d8291e898e8265992bab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a770b1b8d15b2d8291e898e8265992bab">CLOCKS_CLK_HSTX_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a770b1b8d15b2d8291e898e8265992bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64389d5e6c4b867215bb453eb62ae7ae" id="r_a64389d5e6c4b867215bb453eb62ae7ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64389d5e6c4b867215bb453eb62ae7ae">CLOCKS_CLK_HSTX_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a64389d5e6c4b867215bb453eb62ae7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6998d8c4307b0ad66206a00b0808578" id="r_ab6998d8c4307b0ad66206a00b0808578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6998d8c4307b0ad66206a00b0808578">CLOCKS_CLK_HSTX_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6998d8c4307b0ad66206a00b0808578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2239aeb4e524efb2f7c89ffd19fcced4" id="r_a2239aeb4e524efb2f7c89ffd19fcced4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2239aeb4e524efb2f7c89ffd19fcced4">CLOCKS_CLK_HSTX_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a2239aeb4e524efb2f7c89ffd19fcced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcae60f97ae4f434f246b167002c786b" id="r_adcae60f97ae4f434f246b167002c786b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcae60f97ae4f434f246b167002c786b">CLOCKS_CLK_HSTX_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:adcae60f97ae4f434f246b167002c786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921d457bac32b9cf62255b880387b7bb" id="r_a921d457bac32b9cf62255b880387b7bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a921d457bac32b9cf62255b880387b7bb">CLOCKS_CLK_HSTX_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a921d457bac32b9cf62255b880387b7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e7d88ff5f5221ceee93241662a92a5" id="r_a62e7d88ff5f5221ceee93241662a92a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62e7d88ff5f5221ceee93241662a92a5">CLOCKS_CLK_HSTX_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a62e7d88ff5f5221ceee93241662a92a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410017660394372a086b91e0111dfdd4" id="r_a410017660394372a086b91e0111dfdd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a410017660394372a086b91e0111dfdd4">CLOCKS_CLK_HSTX_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:a410017660394372a086b91e0111dfdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e07b94d88cddba1f203c7fc396d03c" id="r_a79e07b94d88cddba1f203c7fc396d03c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79e07b94d88cddba1f203c7fc396d03c">CLOCKS_CLK_HSTX_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79e07b94d88cddba1f203c7fc396d03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15cbcabcedae23f5cf9a5e59af9bca1" id="r_ae15cbcabcedae23f5cf9a5e59af9bca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae15cbcabcedae23f5cf9a5e59af9bca1">CLOCKS_CLK_HSTX_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:ae15cbcabcedae23f5cf9a5e59af9bca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d69c3b29956448b53b0eb231f15c4e9" id="r_a0d69c3b29956448b53b0eb231f15c4e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d69c3b29956448b53b0eb231f15c4e9">CLOCKS_CLK_HSTX_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a0d69c3b29956448b53b0eb231f15c4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc877565b3603bca00532f324da4e2f1" id="r_acc877565b3603bca00532f324da4e2f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc877565b3603bca00532f324da4e2f1">CLOCKS_CLK_HSTX_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:acc877565b3603bca00532f324da4e2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6b8697ab0f9e6d54f83c1acf0abada" id="r_a0d6b8697ab0f9e6d54f83c1acf0abada"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d6b8697ab0f9e6d54f83c1acf0abada">CLOCKS_CLK_HSTX_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0d6b8697ab0f9e6d54f83c1acf0abada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb600f3ce506df939720f10be134a03" id="r_addb600f3ce506df939720f10be134a03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#addb600f3ce506df939720f10be134a03">CLOCKS_CLK_HSTX_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:addb600f3ce506df939720f10be134a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ecee9d0aaee53d7eac7ef9fdc31827" id="r_a95ecee9d0aaee53d7eac7ef9fdc31827"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95ecee9d0aaee53d7eac7ef9fdc31827">CLOCKS_CLK_HSTX_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a95ecee9d0aaee53d7eac7ef9fdc31827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0970bda0946f9ff519717dee52eddd91" id="r_a0970bda0946f9ff519717dee52eddd91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0970bda0946f9ff519717dee52eddd91">CLOCKS_CLK_HSTX_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0970bda0946f9ff519717dee52eddd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c58c94b2f69e48cfe76056e9696dd0" id="r_af9c58c94b2f69e48cfe76056e9696dd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9c58c94b2f69e48cfe76056e9696dd0">CLOCKS_CLK_HSTX_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:af9c58c94b2f69e48cfe76056e9696dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30181e2d09779bcb692a6b6c009463ec" id="r_a30181e2d09779bcb692a6b6c009463ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30181e2d09779bcb692a6b6c009463ec">CLOCKS_CLK_HSTX_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a30181e2d09779bcb692a6b6c009463ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67736d3759d7a7d5abf36cfe1f5ba08a" id="r_a67736d3759d7a7d5abf36cfe1f5ba08a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67736d3759d7a7d5abf36cfe1f5ba08a">CLOCKS_CLK_HSTX_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a67736d3759d7a7d5abf36cfe1f5ba08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63dece6d21c8def99d472cd7ac9c5d9" id="r_ab63dece6d21c8def99d472cd7ac9c5d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab63dece6d21c8def99d472cd7ac9c5d9">CLOCKS_CLK_HSTX_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab63dece6d21c8def99d472cd7ac9c5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1dddd734c6f7037236634e2eb03fc92" id="r_ae1dddd734c6f7037236634e2eb03fc92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae1dddd734c6f7037236634e2eb03fc92">CLOCKS_CLK_HSTX_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:ae1dddd734c6f7037236634e2eb03fc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7894f3703fcfbb18ed27e8ee8f98f6b6" id="r_a7894f3703fcfbb18ed27e8ee8f98f6b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7894f3703fcfbb18ed27e8ee8f98f6b6">CLOCKS_CLK_HSTX_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a7894f3703fcfbb18ed27e8ee8f98f6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbe610a307aa264b312d915fe3230d2" id="r_adfbe610a307aa264b312d915fe3230d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfbe610a307aa264b312d915fe3230d2">CLOCKS_CLK_HSTX_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adfbe610a307aa264b312d915fe3230d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d94e609df98f33894494226a1e7bbb" id="r_ad8d94e609df98f33894494226a1e7bbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8d94e609df98f33894494226a1e7bbb">CLOCKS_CLK_HSTX_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad8d94e609df98f33894494226a1e7bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac96081e96dc1191abc3ebd2a7509e99" id="r_aac96081e96dc1191abc3ebd2a7509e99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac96081e96dc1191abc3ebd2a7509e99">CLOCKS_CLK_HSTX_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aac96081e96dc1191abc3ebd2a7509e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599c855bfe3b4a223e31a104a1dafcb3" id="r_a599c855bfe3b4a223e31a104a1dafcb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a599c855bfe3b4a223e31a104a1dafcb3">CLOCKS_CLK_HSTX_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a599c855bfe3b4a223e31a104a1dafcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8c7eab1be7cefe1b5d17d4594a9568" id="r_a0b8c7eab1be7cefe1b5d17d4594a9568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b8c7eab1be7cefe1b5d17d4594a9568">CLOCKS_CLK_HSTX_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a0b8c7eab1be7cefe1b5d17d4594a9568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5fe44ab994265010f215cd3a656ebb" id="r_a9e5fe44ab994265010f215cd3a656ebb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e5fe44ab994265010f215cd3a656ebb">CLOCKS_CLK_HSTX_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9e5fe44ab994265010f215cd3a656ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76f11c556ca3ae68bce43d880893441" id="r_af76f11c556ca3ae68bce43d880893441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af76f11c556ca3ae68bce43d880893441">CLOCKS_CLK_PERI_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af76f11c556ca3ae68bce43d880893441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf884df231a4424b8ac994616f1d0e1" id="r_a6bf884df231a4424b8ac994616f1d0e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6bf884df231a4424b8ac994616f1d0e1">CLOCKS_CLK_PERI_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a6bf884df231a4424b8ac994616f1d0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac38941e6ad568bf381845c27a950f6" id="r_afac38941e6ad568bf381845c27a950f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afac38941e6ad568bf381845c27a950f6">CLOCKS_CLK_PERI_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afac38941e6ad568bf381845c27a950f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2990ff4bc73ee98bd1471993b5a7be" id="r_a6d2990ff4bc73ee98bd1471993b5a7be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d2990ff4bc73ee98bd1471993b5a7be">CLOCKS_CLK_PERI_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a6d2990ff4bc73ee98bd1471993b5a7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd31b3091e949b1d80c04419a65097b" id="r_a2fd31b3091e949b1d80c04419a65097b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2fd31b3091e949b1d80c04419a65097b">CLOCKS_CLK_PERI_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2fd31b3091e949b1d80c04419a65097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7251cce0927763ba8bacbdfd1e440e62" id="r_a7251cce0927763ba8bacbdfd1e440e62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7251cce0927763ba8bacbdfd1e440e62">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7251cce0927763ba8bacbdfd1e440e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdd4ffdca863c8e6b04d6a7a6114a83" id="r_a9bdd4ffdca863c8e6b04d6a7a6114a83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9bdd4ffdca863c8e6b04d6a7a6114a83">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a9bdd4ffdca863c8e6b04d6a7a6114a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81121a70522b54aaf6e9e7a8a71f5ad2" id="r_a81121a70522b54aaf6e9e7a8a71f5ad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81121a70522b54aaf6e9e7a8a71f5ad2">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td></tr>
<tr class="separator:a81121a70522b54aaf6e9e7a8a71f5ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abadd35b9d8bb3822f0c7315133b995fe" id="r_abadd35b9d8bb3822f0c7315133b995fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abadd35b9d8bb3822f0c7315133b995fe">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abadd35b9d8bb3822f0c7315133b995fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23baf979be029a25dc810509439f5678" id="r_a23baf979be029a25dc810509439f5678"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23baf979be029a25dc810509439f5678">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a23baf979be029a25dc810509439f5678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f75dc688ea845e21c18fc20b6eab974" id="r_a8f75dc688ea845e21c18fc20b6eab974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f75dc688ea845e21c18fc20b6eab974">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a8f75dc688ea845e21c18fc20b6eab974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c1a2391efd6774aff931b55c5ca6f5" id="r_ab1c1a2391efd6774aff931b55c5ca6f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1c1a2391efd6774aff931b55c5ca6f5">CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:ab1c1a2391efd6774aff931b55c5ca6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac312b74fe9c66419184044f0819989" id="r_a8ac312b74fe9c66419184044f0819989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ac312b74fe9c66419184044f0819989">CLOCKS_CLK_PERI_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000ce0)</td></tr>
<tr class="separator:a8ac312b74fe9c66419184044f0819989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b91225f13ce674acff1732e4c68c5ca" id="r_a9b91225f13ce674acff1732e4c68c5ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b91225f13ce674acff1732e4c68c5ca">CLOCKS_CLK_PERI_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9b91225f13ce674acff1732e4c68c5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801c2ed4baac34cc824ff48b36de6935" id="r_a801c2ed4baac34cc824ff48b36de6935"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a801c2ed4baac34cc824ff48b36de6935">CLOCKS_CLK_PERI_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a801c2ed4baac34cc824ff48b36de6935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7143ee8ae15b6cb04a843b1e8ee1e1" id="r_ace7143ee8ae15b6cb04a843b1e8ee1e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace7143ee8ae15b6cb04a843b1e8ee1e1">CLOCKS_CLK_PERI_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ace7143ee8ae15b6cb04a843b1e8ee1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62830cd439e8aa084dff02f632f2f37" id="r_ab62830cd439e8aa084dff02f632f2f37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab62830cd439e8aa084dff02f632f2f37">CLOCKS_CLK_PERI_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab62830cd439e8aa084dff02f632f2f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e46b288958dca6692df3f2cf4919f7" id="r_a41e46b288958dca6692df3f2cf4919f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41e46b288958dca6692df3f2cf4919f7">CLOCKS_CLK_PERI_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a41e46b288958dca6692df3f2cf4919f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e3d2082fcc7d5da83334e9441f5cdb" id="r_a58e3d2082fcc7d5da83334e9441f5cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58e3d2082fcc7d5da83334e9441f5cdb">CLOCKS_CLK_PERI_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a58e3d2082fcc7d5da83334e9441f5cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9500b1f73e9991912856f9082d7a327" id="r_ab9500b1f73e9991912856f9082d7a327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9500b1f73e9991912856f9082d7a327">CLOCKS_CLK_PERI_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ab9500b1f73e9991912856f9082d7a327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4778833b1062bfafdfb93d30876c751d" id="r_a4778833b1062bfafdfb93d30876c751d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4778833b1062bfafdfb93d30876c751d">CLOCKS_CLK_PERI_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a4778833b1062bfafdfb93d30876c751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d8c60be0950d9c4bf22ddc6e0bccc6" id="r_a20d8c60be0950d9c4bf22ddc6e0bccc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20d8c60be0950d9c4bf22ddc6e0bccc6">CLOCKS_CLK_PERI_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a20d8c60be0950d9c4bf22ddc6e0bccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552599949014270e353f6d8fb2bf3041" id="r_a552599949014270e353f6d8fb2bf3041"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a552599949014270e353f6d8fb2bf3041">CLOCKS_CLK_PERI_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a552599949014270e353f6d8fb2bf3041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48056bbecbd1323c468293489dbaf3c5" id="r_a48056bbecbd1323c468293489dbaf3c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a48056bbecbd1323c468293489dbaf3c5">CLOCKS_CLK_PERI_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a48056bbecbd1323c468293489dbaf3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a653f688d47caf54a248a6c5316e99" id="r_a52a653f688d47caf54a248a6c5316e99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52a653f688d47caf54a248a6c5316e99">CLOCKS_CLK_PERI_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a52a653f688d47caf54a248a6c5316e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01d2e29a8b7e0b8ed40b3ef58103fda" id="r_ac01d2e29a8b7e0b8ed40b3ef58103fda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac01d2e29a8b7e0b8ed40b3ef58103fda">CLOCKS_CLK_PERI_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ac01d2e29a8b7e0b8ed40b3ef58103fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef5534550a4a4338bc83d366a038b4d" id="r_a7ef5534550a4a4338bc83d366a038b4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ef5534550a4a4338bc83d366a038b4d">CLOCKS_CLK_PERI_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a7ef5534550a4a4338bc83d366a038b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7405ed7302fe68a6fc19f3e31e69ad5" id="r_ac7405ed7302fe68a6fc19f3e31e69ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7405ed7302fe68a6fc19f3e31e69ad5">CLOCKS_CLK_PERI_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac7405ed7302fe68a6fc19f3e31e69ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601debe9f07fc0a6c56c79cb1826765e" id="r_a601debe9f07fc0a6c56c79cb1826765e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a601debe9f07fc0a6c56c79cb1826765e">CLOCKS_CLK_PERI_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:a601debe9f07fc0a6c56c79cb1826765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d9f139c00721c6259f0e9e6f03a0f4" id="r_ae9d9f139c00721c6259f0e9e6f03a0f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9d9f139c00721c6259f0e9e6f03a0f4">CLOCKS_CLK_PERI_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae9d9f139c00721c6259f0e9e6f03a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1991a15fcc71af498b377be64a744a" id="r_adb1991a15fcc71af498b377be64a744a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb1991a15fcc71af498b377be64a744a">CLOCKS_CLK_PERI_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:adb1991a15fcc71af498b377be64a744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf70cf9b917dbdb0f860481165186f21" id="r_adf70cf9b917dbdb0f860481165186f21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf70cf9b917dbdb0f860481165186f21">CLOCKS_CLK_PERI_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf70cf9b917dbdb0f860481165186f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697d2b1b81bf352ec9d8b896f84f1378" id="r_a697d2b1b81bf352ec9d8b896f84f1378"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a697d2b1b81bf352ec9d8b896f84f1378">CLOCKS_CLK_PERI_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a697d2b1b81bf352ec9d8b896f84f1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8ebd41674effad610e5b1abb199a03" id="r_a5e8ebd41674effad610e5b1abb199a03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5e8ebd41674effad610e5b1abb199a03">CLOCKS_CLK_PERI_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a5e8ebd41674effad610e5b1abb199a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e490d33bfcc40df4112d74c22611ed" id="r_a13e490d33bfcc40df4112d74c22611ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13e490d33bfcc40df4112d74c22611ed">CLOCKS_CLK_PERI_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a13e490d33bfcc40df4112d74c22611ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad565c0114b2b54a4776c971b047e07e8" id="r_ad565c0114b2b54a4776c971b047e07e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad565c0114b2b54a4776c971b047e07e8">CLOCKS_CLK_PERI_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad565c0114b2b54a4776c971b047e07e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0bb2e3c794fba22c54bcc8b37c7e26" id="r_aad0bb2e3c794fba22c54bcc8b37c7e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad0bb2e3c794fba22c54bcc8b37c7e26">CLOCKS_CLK_PERI_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:aad0bb2e3c794fba22c54bcc8b37c7e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa716c186380a271ab1b95dc01d27a11d" id="r_aa716c186380a271ab1b95dc01d27a11d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa716c186380a271ab1b95dc01d27a11d">CLOCKS_CLK_PERI_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:aa716c186380a271ab1b95dc01d27a11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd27aa1ff063a18082be3ac717446e4b" id="r_abd27aa1ff063a18082be3ac717446e4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd27aa1ff063a18082be3ac717446e4b">CLOCKS_CLK_PERI_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abd27aa1ff063a18082be3ac717446e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5325d8d7b07174315d26933c33acbaa5" id="r_a5325d8d7b07174315d26933c33acbaa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5325d8d7b07174315d26933c33acbaa5">CLOCKS_CLK_PERI_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5325d8d7b07174315d26933c33acbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa518ae06971ee1b4804f148cd4794829" id="r_aa518ae06971ee1b4804f148cd4794829"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa518ae06971ee1b4804f148cd4794829">CLOCKS_CLK_PERI_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa518ae06971ee1b4804f148cd4794829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf598189cea6cefd63508ec30b3a3bc7" id="r_acf598189cea6cefd63508ec30b3a3bc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf598189cea6cefd63508ec30b3a3bc7">CLOCKS_CLK_PERI_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acf598189cea6cefd63508ec30b3a3bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f2797e174e34b4c9894796025509d9" id="r_ab2f2797e174e34b4c9894796025509d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2f2797e174e34b4c9894796025509d9">CLOCKS_CLK_PERI_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:ab2f2797e174e34b4c9894796025509d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24df4b64acb4190547b19e3baec17d2" id="r_aa24df4b64acb4190547b19e3baec17d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa24df4b64acb4190547b19e3baec17d2">CLOCKS_CLK_PERI_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa24df4b64acb4190547b19e3baec17d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5977fe3cb32c64ee0c671de69b8c6a62" id="r_a5977fe3cb32c64ee0c671de69b8c6a62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5977fe3cb32c64ee0c671de69b8c6a62">CLOCKS_CLK_REF_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5977fe3cb32c64ee0c671de69b8c6a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40ffb19b0bc71706c06018adaec90cb" id="r_aa40ffb19b0bc71706c06018adaec90cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa40ffb19b0bc71706c06018adaec90cb">CLOCKS_CLK_REF_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:aa40ffb19b0bc71706c06018adaec90cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159601596b82fce091f0fd582198894c" id="r_a159601596b82fce091f0fd582198894c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a159601596b82fce091f0fd582198894c">CLOCKS_CLK_REF_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a159601596b82fce091f0fd582198894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab428b04f560c2f435ae611e60e9a920f" id="r_ab428b04f560c2f435ae611e60e9a920f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab428b04f560c2f435ae611e60e9a920f">CLOCKS_CLK_REF_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab428b04f560c2f435ae611e60e9a920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dfa406c2d4d2998e8e8f7b5fafef00" id="r_a91dfa406c2d4d2998e8e8f7b5fafef00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91dfa406c2d4d2998e8e8f7b5fafef00">CLOCKS_CLK_REF_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a91dfa406c2d4d2998e8e8f7b5fafef00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a1ae9509233558dd977039938d9ac7" id="r_a42a1ae9509233558dd977039938d9ac7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42a1ae9509233558dd977039938d9ac7">CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a42a1ae9509233558dd977039938d9ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb079fafdb701f6aaa0327d39b3ec90" id="r_a2eb079fafdb701f6aaa0327d39b3ec90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2eb079fafdb701f6aaa0327d39b3ec90">CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a2eb079fafdb701f6aaa0327d39b3ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8921642bc08c5079c0667438c0a45c" id="r_a8b8921642bc08c5079c0667438c0a45c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8b8921642bc08c5079c0667438c0a45c">CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b8921642bc08c5079c0667438c0a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33d2789f459f199db90cb635daa4415" id="r_ae33d2789f459f199db90cb635daa4415"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae33d2789f459f199db90cb635daa4415">CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae33d2789f459f199db90cb635daa4415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cf9543b85c7d49039f3a320f1b6bbc" id="r_a93cf9543b85c7d49039f3a320f1b6bbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93cf9543b85c7d49039f3a320f1b6bbc">CLOCKS_CLK_REF_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000063)</td></tr>
<tr class="separator:a93cf9543b85c7d49039f3a320f1b6bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311fffe5db4c04a2d4c5815e4688e3eb" id="r_a311fffe5db4c04a2d4c5815e4688e3eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a311fffe5db4c04a2d4c5815e4688e3eb">CLOCKS_CLK_REF_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a311fffe5db4c04a2d4c5815e4688e3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001457817f6a07f1f480435f3893d02f" id="r_a001457817f6a07f1f480435f3893d02f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a001457817f6a07f1f480435f3893d02f">CLOCKS_CLK_REF_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a001457817f6a07f1f480435f3893d02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e9e1ac85b34b4fc93a29ddfd2d2f01" id="r_a62e9e1ac85b34b4fc93a29ddfd2d2f01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62e9e1ac85b34b4fc93a29ddfd2d2f01">CLOCKS_CLK_REF_CTRL_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a62e9e1ac85b34b4fc93a29ddfd2d2f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f66c97b32133b641108e5e1ed108ef0" id="r_a2f66c97b32133b641108e5e1ed108ef0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f66c97b32133b641108e5e1ed108ef0">CLOCKS_CLK_REF_CTRL_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a2f66c97b32133b641108e5e1ed108ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82205e786134c03586c3905f85d3ec0f" id="r_a82205e786134c03586c3905f85d3ec0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82205e786134c03586c3905f85d3ec0f">CLOCKS_CLK_REF_CTRL_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a82205e786134c03586c3905f85d3ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970c80ff3408600c79b9ce6d81185afb" id="r_a970c80ff3408600c79b9ce6d81185afb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a970c80ff3408600c79b9ce6d81185afb">CLOCKS_CLK_REF_CTRL_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a970c80ff3408600c79b9ce6d81185afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bd051f1924e39bd3136c7cf339d40b" id="r_a72bd051f1924e39bd3136c7cf339d40b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a72bd051f1924e39bd3136c7cf339d40b">CLOCKS_CLK_REF_CTRL_SRC_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a72bd051f1924e39bd3136c7cf339d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739400af8197ed63b97f40610384ce03" id="r_a739400af8197ed63b97f40610384ce03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a739400af8197ed63b97f40610384ce03">CLOCKS_CLK_REF_CTRL_SRC_VALUE_CLKSRC_CLK_REF_AUX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a739400af8197ed63b97f40610384ce03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf13ce5133c91fbd5762bbdb12adbada" id="r_adf13ce5133c91fbd5762bbdb12adbada"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf13ce5133c91fbd5762bbdb12adbada">CLOCKS_CLK_REF_CTRL_SRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:adf13ce5133c91fbd5762bbdb12adbada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc8851ccf7e05576246733522195884" id="r_a9dc8851ccf7e05576246733522195884"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9dc8851ccf7e05576246733522195884">CLOCKS_CLK_REF_CTRL_SRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9dc8851ccf7e05576246733522195884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce46d84f531bb315438607f1b30ad4" id="r_a3cce46d84f531bb315438607f1b30ad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cce46d84f531bb315438607f1b30ad4">CLOCKS_CLK_REF_CTRL_SRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a3cce46d84f531bb315438607f1b30ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7100fa796517cf3fcc8dfe7204383d04" id="r_a7100fa796517cf3fcc8dfe7204383d04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7100fa796517cf3fcc8dfe7204383d04">CLOCKS_CLK_REF_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td></tr>
<tr class="separator:a7100fa796517cf3fcc8dfe7204383d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8bbfaa01cfd432a7d053a145e09b9b5" id="r_ab8bbfaa01cfd432a7d053a145e09b9b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8bbfaa01cfd432a7d053a145e09b9b5">CLOCKS_CLK_REF_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8bbfaa01cfd432a7d053a145e09b9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d846994802a03cd198e2fe93259707" id="r_a48d846994802a03cd198e2fe93259707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a48d846994802a03cd198e2fe93259707">CLOCKS_CLK_REF_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td></tr>
<tr class="separator:a48d846994802a03cd198e2fe93259707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fce76fba4649b8bdfd98c8f52a80105" id="r_a0fce76fba4649b8bdfd98c8f52a80105"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0fce76fba4649b8bdfd98c8f52a80105">CLOCKS_CLK_REF_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a0fce76fba4649b8bdfd98c8f52a80105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357c74fbd77560a8fd67b3a518d2dcec" id="r_a357c74fbd77560a8fd67b3a518d2dcec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a357c74fbd77560a8fd67b3a518d2dcec">CLOCKS_CLK_REF_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a357c74fbd77560a8fd67b3a518d2dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5f7f878e7a99719f46649fdd3dea7b" id="r_aed5f7f878e7a99719f46649fdd3dea7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed5f7f878e7a99719f46649fdd3dea7b">CLOCKS_CLK_REF_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:aed5f7f878e7a99719f46649fdd3dea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb23c1cf493a3a84cb2b04e85e8e591" id="r_affb23c1cf493a3a84cb2b04e85e8e591"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affb23c1cf493a3a84cb2b04e85e8e591">CLOCKS_CLK_REF_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:affb23c1cf493a3a84cb2b04e85e8e591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4798e4d9299106a643c5b9468f0089f" id="r_aa4798e4d9299106a643c5b9468f0089f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4798e4d9299106a643c5b9468f0089f">CLOCKS_CLK_REF_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:aa4798e4d9299106a643c5b9468f0089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9c7e458c153723e7f41b62e7c827b8" id="r_acc9c7e458c153723e7f41b62e7c827b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc9c7e458c153723e7f41b62e7c827b8">CLOCKS_CLK_REF_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acc9c7e458c153723e7f41b62e7c827b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c3ffab1976f06ce452279191b79e31" id="r_a23c3ffab1976f06ce452279191b79e31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23c3ffab1976f06ce452279191b79e31">CLOCKS_CLK_REF_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a23c3ffab1976f06ce452279191b79e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c57abac354e6f305f2a2bbaf5de9e9" id="r_ab6c57abac354e6f305f2a2bbaf5de9e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6c57abac354e6f305f2a2bbaf5de9e9">CLOCKS_CLK_REF_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab6c57abac354e6f305f2a2bbaf5de9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1003ec8992330f997e715ddf1ee915" id="r_aab1003ec8992330f997e715ddf1ee915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab1003ec8992330f997e715ddf1ee915">CLOCKS_CLK_REF_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aab1003ec8992330f997e715ddf1ee915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1441c951dc981fb654cf2bc764ee652b" id="r_a1441c951dc981fb654cf2bc764ee652b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1441c951dc981fb654cf2bc764ee652b">CLOCKS_CLK_REF_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a1441c951dc981fb654cf2bc764ee652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149b0bb3493941ea465f39819091f083" id="r_a149b0bb3493941ea465f39819091f083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a149b0bb3493941ea465f39819091f083">CLOCKS_CLK_REF_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a149b0bb3493941ea465f39819091f083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9f0b45bf71609499e4426f6f64ac71" id="r_a6e9f0b45bf71609499e4426f6f64ac71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e9f0b45bf71609499e4426f6f64ac71">CLOCKS_CLK_SYS_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e9f0b45bf71609499e4426f6f64ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792eca1facd985d71813ef27d052c112" id="r_a792eca1facd985d71813ef27d052c112"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a792eca1facd985d71813ef27d052c112">CLOCKS_CLK_SYS_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a792eca1facd985d71813ef27d052c112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaf89cba4731e91c7c4ccd4623327ad" id="r_adbaf89cba4731e91c7c4ccd4623327ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbaf89cba4731e91c7c4ccd4623327ad">CLOCKS_CLK_SYS_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adbaf89cba4731e91c7c4ccd4623327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326b6441e238ca8794b06b0db3e61641" id="r_a326b6441e238ca8794b06b0db3e61641"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a326b6441e238ca8794b06b0db3e61641">CLOCKS_CLK_SYS_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a326b6441e238ca8794b06b0db3e61641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe3c1a7f29dddaf97076318cfcc1db1" id="r_abbe3c1a7f29dddaf97076318cfcc1db1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe3c1a7f29dddaf97076318cfcc1db1">CLOCKS_CLK_SYS_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abbe3c1a7f29dddaf97076318cfcc1db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4034a1223c257e9d932468c3e4b53a8b" id="r_a4034a1223c257e9d932468c3e4b53a8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4034a1223c257e9d932468c3e4b53a8b">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:a4034a1223c257e9d932468c3e4b53a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c74fd7dfd3f9e506257f665951921b" id="r_a85c74fd7dfd3f9e506257f665951921b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85c74fd7dfd3f9e506257f665951921b">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a85c74fd7dfd3f9e506257f665951921b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d57047295aaa20019cc52f60611ff7" id="r_a37d57047295aaa20019cc52f60611ff7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37d57047295aaa20019cc52f60611ff7">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a37d57047295aaa20019cc52f60611ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8521af98ef2be12c866868dd76b889d" id="r_aa8521af98ef2be12c866868dd76b889d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8521af98ef2be12c866868dd76b889d">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa8521af98ef2be12c866868dd76b889d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546516c0fdd133a2738c7e98e8d5750b" id="r_a546516c0fdd133a2738c7e98e8d5750b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a546516c0fdd133a2738c7e98e8d5750b">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a546516c0fdd133a2738c7e98e8d5750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ccea9d221f35e35a22f3cdbe8bcb22" id="r_a66ccea9d221f35e35a22f3cdbe8bcb22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66ccea9d221f35e35a22f3cdbe8bcb22">CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a66ccea9d221f35e35a22f3cdbe8bcb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4548ffa75ae699dde6262daf79be1975" id="r_a4548ffa75ae699dde6262daf79be1975"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4548ffa75ae699dde6262daf79be1975">CLOCKS_CLK_SYS_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e1)</td></tr>
<tr class="separator:a4548ffa75ae699dde6262daf79be1975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710af1c3d303135a146b4fef847c6bc2" id="r_a710af1c3d303135a146b4fef847c6bc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a710af1c3d303135a146b4fef847c6bc2">CLOCKS_CLK_SYS_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:a710af1c3d303135a146b4fef847c6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2fa5b8c61a7475cf3168e0c8c320e5" id="r_a9f2fa5b8c61a7475cf3168e0c8c320e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f2fa5b8c61a7475cf3168e0c8c320e5">CLOCKS_CLK_SYS_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000041)</td></tr>
<tr class="separator:a9f2fa5b8c61a7475cf3168e0c8c320e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa87e970f807fc1d824aa861d41fee3" id="r_aeaa87e970f807fc1d824aa861d41fee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeaa87e970f807fc1d824aa861d41fee3">CLOCKS_CLK_SYS_CTRL_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeaa87e970f807fc1d824aa861d41fee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15846b796f00739f2232b81b97299c95" id="r_a15846b796f00739f2232b81b97299c95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a15846b796f00739f2232b81b97299c95">CLOCKS_CLK_SYS_CTRL_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a15846b796f00739f2232b81b97299c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb10dda380763493be57b0e4a6bea64" id="r_aacb10dda380763493be57b0e4a6bea64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacb10dda380763493be57b0e4a6bea64">CLOCKS_CLK_SYS_CTRL_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aacb10dda380763493be57b0e4a6bea64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958a69c6073c9fccc6f292580005d072" id="r_a958a69c6073c9fccc6f292580005d072"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a958a69c6073c9fccc6f292580005d072">CLOCKS_CLK_SYS_CTRL_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a958a69c6073c9fccc6f292580005d072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d74555b7ed5ecd4281fe16c44066f52" id="r_a9d74555b7ed5ecd4281fe16c44066f52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d74555b7ed5ecd4281fe16c44066f52">CLOCKS_CLK_SYS_CTRL_SRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9d74555b7ed5ecd4281fe16c44066f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c0388013951f5bf014ce3ce333c5ba" id="r_a87c0388013951f5bf014ce3ce333c5ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87c0388013951f5bf014ce3ce333c5ba">CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87c0388013951f5bf014ce3ce333c5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bf4229f1d1b65ee6bdf72c6841e343" id="r_a77bf4229f1d1b65ee6bdf72c6841e343"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a77bf4229f1d1b65ee6bdf72c6841e343">CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a77bf4229f1d1b65ee6bdf72c6841e343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6e8d4fa991bf3fb9b630fbcfa413c5" id="r_a6f6e8d4fa991bf3fb9b630fbcfa413c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f6e8d4fa991bf3fb9b630fbcfa413c5">CLOCKS_CLK_SYS_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6f6e8d4fa991bf3fb9b630fbcfa413c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16002a59f836216b35a6b6a1d04e856" id="r_af16002a59f836216b35a6b6a1d04e856"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af16002a59f836216b35a6b6a1d04e856">CLOCKS_CLK_SYS_DIV_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af16002a59f836216b35a6b6a1d04e856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db82a911da086b58138d23877c747a1" id="r_a6db82a911da086b58138d23877c747a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6db82a911da086b58138d23877c747a1">CLOCKS_CLK_SYS_DIV_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a6db82a911da086b58138d23877c747a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17759452e3926054a080a9fee1cbde43" id="r_a17759452e3926054a080a9fee1cbde43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17759452e3926054a080a9fee1cbde43">CLOCKS_CLK_SYS_DIV_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a17759452e3926054a080a9fee1cbde43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f6105eef8a8637915796ef30acb2a7" id="r_af2f6105eef8a8637915796ef30acb2a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2f6105eef8a8637915796ef30acb2a7">CLOCKS_CLK_SYS_DIV_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af2f6105eef8a8637915796ef30acb2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f0fe31c6f62729e817fb1ca2c088bc" id="r_ac8f0fe31c6f62729e817fb1ca2c088bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8f0fe31c6f62729e817fb1ca2c088bc">CLOCKS_CLK_SYS_DIV_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ac8f0fe31c6f62729e817fb1ca2c088bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e2d886988c4c02b47ff8a282cc36f3" id="r_a80e2d886988c4c02b47ff8a282cc36f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80e2d886988c4c02b47ff8a282cc36f3">CLOCKS_CLK_SYS_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80e2d886988c4c02b47ff8a282cc36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2affad0470e8291ee7936870ea6676f" id="r_ad2affad0470e8291ee7936870ea6676f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad2affad0470e8291ee7936870ea6676f">CLOCKS_CLK_SYS_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:ad2affad0470e8291ee7936870ea6676f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d316e67cb873525b915d6fd8ac0fafd" id="r_a1d316e67cb873525b915d6fd8ac0fafd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d316e67cb873525b915d6fd8ac0fafd">CLOCKS_CLK_SYS_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a1d316e67cb873525b915d6fd8ac0fafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc78d670b46b27de433fd3f9605ae76" id="r_a1dc78d670b46b27de433fd3f9605ae76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dc78d670b46b27de433fd3f9605ae76">CLOCKS_CLK_SYS_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1dc78d670b46b27de433fd3f9605ae76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5b2caa37782e9618f02d9ef5323b0d" id="r_a2d5b2caa37782e9618f02d9ef5323b0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d5b2caa37782e9618f02d9ef5323b0d">CLOCKS_CLK_SYS_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td></tr>
<tr class="separator:a2d5b2caa37782e9618f02d9ef5323b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3117ea05bca2f22a4d138c13759b8e24" id="r_a3117ea05bca2f22a4d138c13759b8e24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3117ea05bca2f22a4d138c13759b8e24">CLOCKS_CLK_SYS_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3117ea05bca2f22a4d138c13759b8e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa34ac56d357a11b15a130cf4c3cdaa" id="r_aafa34ac56d357a11b15a130cf4c3cdaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafa34ac56d357a11b15a130cf4c3cdaa">CLOCKS_CLK_SYS_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:aafa34ac56d357a11b15a130cf4c3cdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93de092918086c1f96faac2552e5e035" id="r_a93de092918086c1f96faac2552e5e035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93de092918086c1f96faac2552e5e035">CLOCKS_CLK_SYS_RESUS_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000111ff)</td></tr>
<tr class="separator:a93de092918086c1f96faac2552e5e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ab17f1a414ee13815ae17e06b15b2d" id="r_a43ab17f1a414ee13815ae17e06b15b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a43ab17f1a414ee13815ae17e06b15b2d">CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a43ab17f1a414ee13815ae17e06b15b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d61fdd59535b402ecf83f1de0feae6c" id="r_a1d61fdd59535b402ecf83f1de0feae6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d61fdd59535b402ecf83f1de0feae6c">CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a1d61fdd59535b402ecf83f1de0feae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11084fb9b26d3b09cb9350b2c7c1ed55" id="r_a11084fb9b26d3b09cb9350b2c7c1ed55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11084fb9b26d3b09cb9350b2c7c1ed55">CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a11084fb9b26d3b09cb9350b2c7c1ed55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262c771d04e4143566f85965f3155307" id="r_a262c771d04e4143566f85965f3155307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a262c771d04e4143566f85965f3155307">CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a262c771d04e4143566f85965f3155307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f182abaf40e1706986ea9ef9ceaa67" id="r_a66f182abaf40e1706986ea9ef9ceaa67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66f182abaf40e1706986ea9ef9ceaa67">CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a66f182abaf40e1706986ea9ef9ceaa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766a53cb08862e3b1554065b3ad9b03d" id="r_a766a53cb08862e3b1554065b3ad9b03d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a766a53cb08862e3b1554065b3ad9b03d">CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a766a53cb08862e3b1554065b3ad9b03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34a086e3c38ccd438d7ced46af34dc4" id="r_ab34a086e3c38ccd438d7ced46af34dc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab34a086e3c38ccd438d7ced46af34dc4">CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ab34a086e3c38ccd438d7ced46af34dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942a13fe55259ea196e23cdcfc36f40e" id="r_a942a13fe55259ea196e23cdcfc36f40e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a942a13fe55259ea196e23cdcfc36f40e">CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a942a13fe55259ea196e23cdcfc36f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf159912c26bd4eb247f921895429ea" id="r_a8cf159912c26bd4eb247f921895429ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8cf159912c26bd4eb247f921895429ea">CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a8cf159912c26bd4eb247f921895429ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa378031a5ba6d4fd2d5bd2b97e39ed" id="r_a6fa378031a5ba6d4fd2d5bd2b97e39ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6fa378031a5ba6d4fd2d5bd2b97e39ed">CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6fa378031a5ba6d4fd2d5bd2b97e39ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921be5c18e84e8106e77c5e9787a9b14" id="r_a921be5c18e84e8106e77c5e9787a9b14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a921be5c18e84e8106e77c5e9787a9b14">CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a921be5c18e84e8106e77c5e9787a9b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8277d1f2ba0a067d0f1fd314605f456e" id="r_a8277d1f2ba0a067d0f1fd314605f456e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8277d1f2ba0a067d0f1fd314605f456e">CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a8277d1f2ba0a067d0f1fd314605f456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e3416c86cb70f207e06e0764357405" id="r_ad1e3416c86cb70f207e06e0764357405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e3416c86cb70f207e06e0764357405">CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad1e3416c86cb70f207e06e0764357405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aca6055b2df30aee734b2332b80582e" id="r_a9aca6055b2df30aee734b2332b80582e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aca6055b2df30aee734b2332b80582e">CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a9aca6055b2df30aee734b2332b80582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29efe1f4e8aea706354409ebeca81260" id="r_a29efe1f4e8aea706354409ebeca81260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a29efe1f4e8aea706354409ebeca81260">CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a29efe1f4e8aea706354409ebeca81260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61c166f3aca67d71ac04429463ad851" id="r_ad61c166f3aca67d71ac04429463ad851"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad61c166f3aca67d71ac04429463ad851">CLOCKS_CLK_SYS_RESUS_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:ad61c166f3aca67d71ac04429463ad851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8573ea44ff44c6eee96e4695dd6104a" id="r_ab8573ea44ff44c6eee96e4695dd6104a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8573ea44ff44c6eee96e4695dd6104a">CLOCKS_CLK_SYS_RESUS_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ab8573ea44ff44c6eee96e4695dd6104a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9efd7db5277a5c3f5c30b58f215d499" id="r_aa9efd7db5277a5c3f5c30b58f215d499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9efd7db5277a5c3f5c30b58f215d499">CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa9efd7db5277a5c3f5c30b58f215d499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459eaba72e0b879de347ac66d277d8ed" id="r_a459eaba72e0b879de347ac66d277d8ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a459eaba72e0b879de347ac66d277d8ed">CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a459eaba72e0b879de347ac66d277d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb70050da53f9b5b590c9d7686b1c2c5" id="r_acb70050da53f9b5b590c9d7686b1c2c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb70050da53f9b5b590c9d7686b1c2c5">CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acb70050da53f9b5b590c9d7686b1c2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0eb08e359f4525052407880fde862f0" id="r_ae0eb08e359f4525052407880fde862f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0eb08e359f4525052407880fde862f0">CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae0eb08e359f4525052407880fde862f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0173c1ef5d0618884d5bf249a62d26" id="r_a0a0173c1ef5d0618884d5bf249a62d26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a0173c1ef5d0618884d5bf249a62d26">CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff)</td></tr>
<tr class="separator:a0a0173c1ef5d0618884d5bf249a62d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a15512a8498b12df9765f83aa72f3d5" id="r_a7a15512a8498b12df9765f83aa72f3d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a15512a8498b12df9765f83aa72f3d5">CLOCKS_CLK_SYS_RESUS_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7a15512a8498b12df9765f83aa72f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51f7f509ca90049d8b664e7d4698756" id="r_ab51f7f509ca90049d8b664e7d4698756"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab51f7f509ca90049d8b664e7d4698756">CLOCKS_CLK_SYS_RESUS_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:ab51f7f509ca90049d8b664e7d4698756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3be50756ac13de66729d0b88877d820" id="r_ad3be50756ac13de66729d0b88877d820"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3be50756ac13de66729d0b88877d820">CLOCKS_CLK_SYS_RESUS_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad3be50756ac13de66729d0b88877d820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaf9b060dd4bb0bf84713d2b9a9bfe7" id="r_a8eaf9b060dd4bb0bf84713d2b9a9bfe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8eaf9b060dd4bb0bf84713d2b9a9bfe7">CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8eaf9b060dd4bb0bf84713d2b9a9bfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6221723f4a307c03fd0011c4474f50" id="r_a1f6221723f4a307c03fd0011c4474f50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f6221723f4a307c03fd0011c4474f50">CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1f6221723f4a307c03fd0011c4474f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13a8b57f09a64bdc9787697c76365ab" id="r_ab13a8b57f09a64bdc9787697c76365ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab13a8b57f09a64bdc9787697c76365ab">CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab13a8b57f09a64bdc9787697c76365ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085f06030db09cda93d54837a5d58463" id="r_a085f06030db09cda93d54837a5d58463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a085f06030db09cda93d54837a5d58463">CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a085f06030db09cda93d54837a5d58463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45181a8e160537e1eebff50d09423c0b" id="r_a45181a8e160537e1eebff50d09423c0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45181a8e160537e1eebff50d09423c0b">CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a45181a8e160537e1eebff50d09423c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef11d22ff6b15e9df363c57753ceada" id="r_abef11d22ff6b15e9df363c57753ceada"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abef11d22ff6b15e9df363c57753ceada">CLOCKS_CLK_SYS_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abef11d22ff6b15e9df363c57753ceada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdda9a6e42e1e040a2952aa34c4a0e5" id="r_a3fdda9a6e42e1e040a2952aa34c4a0e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fdda9a6e42e1e040a2952aa34c4a0e5">CLOCKS_CLK_SYS_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a3fdda9a6e42e1e040a2952aa34c4a0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6999460589fbe99c7a2df5beb2d27acb" id="r_a6999460589fbe99c7a2df5beb2d27acb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6999460589fbe99c7a2df5beb2d27acb">CLOCKS_CLK_SYS_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6999460589fbe99c7a2df5beb2d27acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbc017ccf7f49a6a4b3c2001f3a64b8" id="r_aacbc017ccf7f49a6a4b3c2001f3a64b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacbc017ccf7f49a6a4b3c2001f3a64b8">CLOCKS_CLK_SYS_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aacbc017ccf7f49a6a4b3c2001f3a64b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6676968fba0c0184526d983b2ea0005e" id="r_a6676968fba0c0184526d983b2ea0005e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6676968fba0c0184526d983b2ea0005e">CLOCKS_CLK_SYS_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a6676968fba0c0184526d983b2ea0005e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac449357505c11d4e50b34b16e7a0d0c5" id="r_ac449357505c11d4e50b34b16e7a0d0c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac449357505c11d4e50b34b16e7a0d0c5">CLOCKS_CLK_SYS_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac449357505c11d4e50b34b16e7a0d0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6237c877fda4fa5e371632d2f85e2d55" id="r_a6237c877fda4fa5e371632d2f85e2d55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6237c877fda4fa5e371632d2f85e2d55">CLOCKS_CLK_USB_CTRL_AUXSRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6237c877fda4fa5e371632d2f85e2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ee82cfb869ce33b421ccd1774b99a1" id="r_a97ee82cfb869ce33b421ccd1774b99a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97ee82cfb869ce33b421ccd1774b99a1">CLOCKS_CLK_USB_CTRL_AUXSRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a97ee82cfb869ce33b421ccd1774b99a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa1f094b21f6aaee82f8ba3d15410c9" id="r_a5fa1f094b21f6aaee82f8ba3d15410c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fa1f094b21f6aaee82f8ba3d15410c9">CLOCKS_CLK_USB_CTRL_AUXSRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5fa1f094b21f6aaee82f8ba3d15410c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9de8daf2781360070aeade10947f50b" id="r_ac9de8daf2781360070aeade10947f50b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9de8daf2781360070aeade10947f50b">CLOCKS_CLK_USB_CTRL_AUXSRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac9de8daf2781360070aeade10947f50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e49af485e1429bdff82a56657b054df" id="r_a2e49af485e1429bdff82a56657b054df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e49af485e1429bdff82a56657b054df">CLOCKS_CLK_USB_CTRL_AUXSRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2e49af485e1429bdff82a56657b054df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6b08a2afe0b6f2136173ffd72035f6" id="r_acd6b08a2afe0b6f2136173ffd72035f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acd6b08a2afe0b6f2136173ffd72035f6">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td></tr>
<tr class="separator:acd6b08a2afe0b6f2136173ffd72035f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4f392210b3589d22ff33ac25129226" id="r_a6b4f392210b3589d22ff33ac25129226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6b4f392210b3589d22ff33ac25129226">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td></tr>
<tr class="separator:a6b4f392210b3589d22ff33ac25129226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b38cefe16a255376b8ac214794037fc" id="r_a2b38cefe16a255376b8ac214794037fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b38cefe16a255376b8ac214794037fc">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2b38cefe16a255376b8ac214794037fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8674fdcea625e5a39b77de92accdd280" id="r_a8674fdcea625e5a39b77de92accdd280"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8674fdcea625e5a39b77de92accdd280">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8674fdcea625e5a39b77de92accdd280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0a11dd111967aff19860f5ce626160" id="r_a6a0a11dd111967aff19860f5ce626160"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6a0a11dd111967aff19860f5ce626160">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a6a0a11dd111967aff19860f5ce626160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77420d9f70de528d8a32efa8029b3748" id="r_a77420d9f70de528d8a32efa8029b3748"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a77420d9f70de528d8a32efa8029b3748">CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a77420d9f70de528d8a32efa8029b3748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c2ddfa02135219404f1b767ee8edf3" id="r_a81c2ddfa02135219404f1b767ee8edf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81c2ddfa02135219404f1b767ee8edf3">CLOCKS_CLK_USB_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td></tr>
<tr class="separator:a81c2ddfa02135219404f1b767ee8edf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66e4f12f163cb913b17f12b619f1afa" id="r_ae66e4f12f163cb913b17f12b619f1afa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae66e4f12f163cb913b17f12b619f1afa">CLOCKS_CLK_USB_CTRL_ENABLE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae66e4f12f163cb913b17f12b619f1afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97309fcc2b677a618fafead1b9fee31b" id="r_a97309fcc2b677a618fafead1b9fee31b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97309fcc2b677a618fafead1b9fee31b">CLOCKS_CLK_USB_CTRL_ENABLE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a97309fcc2b677a618fafead1b9fee31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61476e1b17eb35bba4d94d48a372250" id="r_aa61476e1b17eb35bba4d94d48a372250"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa61476e1b17eb35bba4d94d48a372250">CLOCKS_CLK_USB_CTRL_ENABLE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa61476e1b17eb35bba4d94d48a372250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed231950990ca8482fb59cf2713fa360" id="r_aed231950990ca8482fb59cf2713fa360"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed231950990ca8482fb59cf2713fa360">CLOCKS_CLK_USB_CTRL_ENABLE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aed231950990ca8482fb59cf2713fa360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09d3d7eb330118a49a21ae36360d291" id="r_ae09d3d7eb330118a49a21ae36360d291"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae09d3d7eb330118a49a21ae36360d291">CLOCKS_CLK_USB_CTRL_ENABLE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae09d3d7eb330118a49a21ae36360d291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbf960c8160c09171fcb9c4f391dcfe" id="r_adfbf960c8160c09171fcb9c4f391dcfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfbf960c8160c09171fcb9c4f391dcfe">CLOCKS_CLK_USB_CTRL_ENABLED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adfbf960c8160c09171fcb9c4f391dcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac045d4090a9295d0d15db0562677b68f" id="r_ac045d4090a9295d0d15db0562677b68f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac045d4090a9295d0d15db0562677b68f">CLOCKS_CLK_USB_CTRL_ENABLED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ac045d4090a9295d0d15db0562677b68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60064e51cb932041a60187672df58c2b" id="r_a60064e51cb932041a60187672df58c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60064e51cb932041a60187672df58c2b">CLOCKS_CLK_USB_CTRL_ENABLED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a60064e51cb932041a60187672df58c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aee3f8ecd9ac758ddb8aab03cd2434a" id="r_a8aee3f8ecd9ac758ddb8aab03cd2434a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8aee3f8ecd9ac758ddb8aab03cd2434a">CLOCKS_CLK_USB_CTRL_ENABLED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a8aee3f8ecd9ac758ddb8aab03cd2434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827b8a0242a2c7fdd1281f2e7422f770" id="r_a827b8a0242a2c7fdd1281f2e7422f770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a827b8a0242a2c7fdd1281f2e7422f770">CLOCKS_CLK_USB_CTRL_ENABLED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a827b8a0242a2c7fdd1281f2e7422f770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e69f1326549a0248c3ff759faab27e" id="r_a88e69f1326549a0248c3ff759faab27e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88e69f1326549a0248c3ff759faab27e">CLOCKS_CLK_USB_CTRL_KILL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a88e69f1326549a0248c3ff759faab27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42943b9f1b447c8eb46268f0e6e6761f" id="r_a42943b9f1b447c8eb46268f0e6e6761f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42943b9f1b447c8eb46268f0e6e6761f">CLOCKS_CLK_USB_CTRL_KILL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a42943b9f1b447c8eb46268f0e6e6761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7ff86b88dc373baacae904094f4f0a" id="r_abd7ff86b88dc373baacae904094f4f0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd7ff86b88dc373baacae904094f4f0a">CLOCKS_CLK_USB_CTRL_KILL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:abd7ff86b88dc373baacae904094f4f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b4912f9012a8928788c41673ae7f47" id="r_a49b4912f9012a8928788c41673ae7f47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49b4912f9012a8928788c41673ae7f47">CLOCKS_CLK_USB_CTRL_KILL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a49b4912f9012a8928788c41673ae7f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070eec854d5a3cc0b6a5f0647891a339" id="r_a070eec854d5a3cc0b6a5f0647891a339"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a070eec854d5a3cc0b6a5f0647891a339">CLOCKS_CLK_USB_CTRL_KILL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a070eec854d5a3cc0b6a5f0647891a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c0f72484e639cb4f78610f4a1983b" id="r_ac05c0f72484e639cb4f78610f4a1983b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac05c0f72484e639cb4f78610f4a1983b">CLOCKS_CLK_USB_CTRL_NUDGE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac05c0f72484e639cb4f78610f4a1983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe043316368320e76b5130cdbdc109c" id="r_a8fe043316368320e76b5130cdbdc109c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fe043316368320e76b5130cdbdc109c">CLOCKS_CLK_USB_CTRL_NUDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a8fe043316368320e76b5130cdbdc109c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15c534cc88fc993e474543565003969" id="r_af15c534cc88fc993e474543565003969"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af15c534cc88fc993e474543565003969">CLOCKS_CLK_USB_CTRL_NUDGE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:af15c534cc88fc993e474543565003969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1ad92bc7414a05403c308802bdfa82" id="r_afd1ad92bc7414a05403c308802bdfa82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd1ad92bc7414a05403c308802bdfa82">CLOCKS_CLK_USB_CTRL_NUDGE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:afd1ad92bc7414a05403c308802bdfa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3b59d29a4efc03db1dab8435277ecc" id="r_a4e3b59d29a4efc03db1dab8435277ecc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e3b59d29a4efc03db1dab8435277ecc">CLOCKS_CLK_USB_CTRL_NUDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e3b59d29a4efc03db1dab8435277ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f91c809f39c1a7211b7e5faded42f41" id="r_a2f91c809f39c1a7211b7e5faded42f41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f91c809f39c1a7211b7e5faded42f41">CLOCKS_CLK_USB_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:a2f91c809f39c1a7211b7e5faded42f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825963703c544e2f3ec9af06ac58f8d9" id="r_a825963703c544e2f3ec9af06ac58f8d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a825963703c544e2f3ec9af06ac58f8d9">CLOCKS_CLK_USB_CTRL_PHASE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a825963703c544e2f3ec9af06ac58f8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954aa17a37be5ba8fdab31959cdbfd18" id="r_a954aa17a37be5ba8fdab31959cdbfd18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a954aa17a37be5ba8fdab31959cdbfd18">CLOCKS_CLK_USB_CTRL_PHASE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a954aa17a37be5ba8fdab31959cdbfd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aed5ea6b1d9a2f1c983569aa6f4b03d" id="r_a6aed5ea6b1d9a2f1c983569aa6f4b03d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aed5ea6b1d9a2f1c983569aa6f4b03d">CLOCKS_CLK_USB_CTRL_PHASE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6aed5ea6b1d9a2f1c983569aa6f4b03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7402066deb9a75a7e97bcca89528fec" id="r_ac7402066deb9a75a7e97bcca89528fec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7402066deb9a75a7e97bcca89528fec">CLOCKS_CLK_USB_CTRL_PHASE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ac7402066deb9a75a7e97bcca89528fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dad37b06acf1c2e72ee3bdb0174afe4" id="r_a0dad37b06acf1c2e72ee3bdb0174afe4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0dad37b06acf1c2e72ee3bdb0174afe4">CLOCKS_CLK_USB_CTRL_PHASE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0dad37b06acf1c2e72ee3bdb0174afe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7086052494a6c14cb91951173419143f" id="r_a7086052494a6c14cb91951173419143f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7086052494a6c14cb91951173419143f">CLOCKS_CLK_USB_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a7086052494a6c14cb91951173419143f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc006e74906ee4b71b8891b3c19080c" id="r_a9bc006e74906ee4b71b8891b3c19080c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9bc006e74906ee4b71b8891b3c19080c">CLOCKS_CLK_USB_DIV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td></tr>
<tr class="separator:a9bc006e74906ee4b71b8891b3c19080c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d3ed0673ccd18726532aaafa5371e2" id="r_a88d3ed0673ccd18726532aaafa5371e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88d3ed0673ccd18726532aaafa5371e2">CLOCKS_CLK_USB_DIV_INT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a88d3ed0673ccd18726532aaafa5371e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e832533a8b854f9bc9044e251e2ec07" id="r_a4e832533a8b854f9bc9044e251e2ec07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e832533a8b854f9bc9044e251e2ec07">CLOCKS_CLK_USB_DIV_INT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td></tr>
<tr class="separator:a4e832533a8b854f9bc9044e251e2ec07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd3678fea83ddd9728b32550bd594f3" id="r_acbd3678fea83ddd9728b32550bd594f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbd3678fea83ddd9728b32550bd594f3">CLOCKS_CLK_USB_DIV_INT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:acbd3678fea83ddd9728b32550bd594f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedacc19d0394136ede121dc3ea7c0dc1" id="r_aedacc19d0394136ede121dc3ea7c0dc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedacc19d0394136ede121dc3ea7c0dc1">CLOCKS_CLK_USB_DIV_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aedacc19d0394136ede121dc3ea7c0dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c0652a042cb35342531b75573f15b" id="r_a8f7c0652a042cb35342531b75573f15b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f7c0652a042cb35342531b75573f15b">CLOCKS_CLK_USB_DIV_INT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8f7c0652a042cb35342531b75573f15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e573536e6aa1c6ea813304764166298" id="r_a3e573536e6aa1c6ea813304764166298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e573536e6aa1c6ea813304764166298">CLOCKS_CLK_USB_DIV_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:a3e573536e6aa1c6ea813304764166298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673ead1485c495835972741109695d5d" id="r_a673ead1485c495835972741109695d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a673ead1485c495835972741109695d5d">CLOCKS_CLK_USB_DIV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a673ead1485c495835972741109695d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d74090d8b8389c7f749feb63780045d" id="r_a8d74090d8b8389c7f749feb63780045d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8d74090d8b8389c7f749feb63780045d">CLOCKS_CLK_USB_SELECTED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8d74090d8b8389c7f749feb63780045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec6f845f5c1643615cf49b786b06ce9" id="r_afec6f845f5c1643615cf49b786b06ce9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afec6f845f5c1643615cf49b786b06ce9">CLOCKS_CLK_USB_SELECTED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:afec6f845f5c1643615cf49b786b06ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419e162165dcb9fc052ecb9e243b129d" id="r_a419e162165dcb9fc052ecb9e243b129d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a419e162165dcb9fc052ecb9e243b129d">CLOCKS_CLK_USB_SELECTED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a419e162165dcb9fc052ecb9e243b129d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfee063fc56a527e5a4fae8c1900c839" id="r_acfee063fc56a527e5a4fae8c1900c839"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfee063fc56a527e5a4fae8c1900c839">CLOCKS_CLK_USB_SELECTED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acfee063fc56a527e5a4fae8c1900c839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e98ce57349f74dc7b2cb15292be55b" id="r_a67e98ce57349f74dc7b2cb15292be55b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67e98ce57349f74dc7b2cb15292be55b">CLOCKS_CLK_USB_SELECTED_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:a67e98ce57349f74dc7b2cb15292be55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c62871b3f10c20d4cfe3fca2b4b1d6" id="r_aa8c62871b3f10c20d4cfe3fca2b4b1d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8c62871b3f10c20d4cfe3fca2b4b1d6">CLOCKS_CLK_USB_SELECTED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa8c62871b3f10c20d4cfe3fca2b4b1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fee15cc9c23a39689ff1eaf3fee4873" id="r_a7fee15cc9c23a39689ff1eaf3fee4873"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7fee15cc9c23a39689ff1eaf3fee4873">CLOCKS_DFTCLK_LPOSC_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a7fee15cc9c23a39689ff1eaf3fee4873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b4ed56230ce7b5615465d89a40c9c6" id="r_a76b4ed56230ce7b5615465d89a40c9c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76b4ed56230ce7b5615465d89a40c9c6">CLOCKS_DFTCLK_LPOSC_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a76b4ed56230ce7b5615465d89a40c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e86c2a053c2c0587774d227e4d6b69" id="r_ac6e86c2a053c2c0587774d227e4d6b69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6e86c2a053c2c0587774d227e4d6b69">CLOCKS_DFTCLK_LPOSC_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac6e86c2a053c2c0587774d227e4d6b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe353e5eb2bc37dcc1996ab642a53ec1" id="r_abe353e5eb2bc37dcc1996ab642a53ec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe353e5eb2bc37dcc1996ab642a53ec1">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abe353e5eb2bc37dcc1996ab642a53ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4d80c5ceb4faf99a7687bd1a36545e" id="r_a9c4d80c5ceb4faf99a7687bd1a36545e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c4d80c5ceb4faf99a7687bd1a36545e">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a9c4d80c5ceb4faf99a7687bd1a36545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b411abf751f6b87610128f898383319" id="r_a7b411abf751f6b87610128f898383319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b411abf751f6b87610128f898383319">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7b411abf751f6b87610128f898383319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2785709c9fcab41dac0e3b39c7636be" id="r_aa2785709c9fcab41dac0e3b39c7636be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2785709c9fcab41dac0e3b39c7636be">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa2785709c9fcab41dac0e3b39c7636be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5540cd48e2a321f91811b7d09424a75f" id="r_a5540cd48e2a321f91811b7d09424a75f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5540cd48e2a321f91811b7d09424a75f">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5540cd48e2a321f91811b7d09424a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6dbba92b3d855938a306a3722fdb5d" id="r_a6d6dbba92b3d855938a306a3722fdb5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d6dbba92b3d855938a306a3722fdb5d">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a6d6dbba92b3d855938a306a3722fdb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af424404f59a15334e3da808bebf30f3d" id="r_af424404f59a15334e3da808bebf30f3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af424404f59a15334e3da808bebf30f3d">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY_LPOSC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af424404f59a15334e3da808bebf30f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9600035e01da083487d4eb50a4713ff" id="r_af9600035e01da083487d4eb50a4713ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9600035e01da083487d4eb50a4713ff">CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9600035e01da083487d4eb50a4713ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534292d08bec2b0ab3b8430a35cc8faa" id="r_a534292d08bec2b0ab3b8430a35cc8faa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a534292d08bec2b0ab3b8430a35cc8faa">CLOCKS_DFTCLK_ROSC_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a534292d08bec2b0ab3b8430a35cc8faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb4014ff68728ffdb96f6ef5a4ed3c3" id="r_a9eb4014ff68728ffdb96f6ef5a4ed3c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9eb4014ff68728ffdb96f6ef5a4ed3c3">CLOCKS_DFTCLK_ROSC_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:a9eb4014ff68728ffdb96f6ef5a4ed3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3491cac1c43fd2ae31fbeacfd9b4a0" id="r_a3a3491cac1c43fd2ae31fbeacfd9b4a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a3491cac1c43fd2ae31fbeacfd9b4a0">CLOCKS_DFTCLK_ROSC_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3a3491cac1c43fd2ae31fbeacfd9b4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e9b1f7ca3b1a6f801ced920d562ceb" id="r_a92e9b1f7ca3b1a6f801ced920d562ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a92e9b1f7ca3b1a6f801ced920d562ceb">CLOCKS_DFTCLK_ROSC_CTRL_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a92e9b1f7ca3b1a6f801ced920d562ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77ca08f5d034cceaf9177f601faa50b" id="r_ae77ca08f5d034cceaf9177f601faa50b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae77ca08f5d034cceaf9177f601faa50b">CLOCKS_DFTCLK_ROSC_CTRL_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:ae77ca08f5d034cceaf9177f601faa50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524af04179f731b709c75055a8166420" id="r_a524af04179f731b709c75055a8166420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a524af04179f731b709c75055a8166420">CLOCKS_DFTCLK_ROSC_CTRL_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a524af04179f731b709c75055a8166420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ffc3c1e5ee857abfed5e9be72eedd2" id="r_ab5ffc3c1e5ee857abfed5e9be72eedd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5ffc3c1e5ee857abfed5e9be72eedd2">CLOCKS_DFTCLK_ROSC_CTRL_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab5ffc3c1e5ee857abfed5e9be72eedd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f909ca7ffbd52087495a824d870c56" id="r_ad8f909ca7ffbd52087495a824d870c56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8f909ca7ffbd52087495a824d870c56">CLOCKS_DFTCLK_ROSC_CTRL_SRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad8f909ca7ffbd52087495a824d870c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635cd6fe0416c3f6699ef369e04b226d" id="r_a635cd6fe0416c3f6699ef369e04b226d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a635cd6fe0416c3f6699ef369e04b226d">CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a635cd6fe0416c3f6699ef369e04b226d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58614749402734a1b1a6deb3999ac09" id="r_ab58614749402734a1b1a6deb3999ac09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab58614749402734a1b1a6deb3999ac09">CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_PLL_SYS_PRIMARY_ROSC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab58614749402734a1b1a6deb3999ac09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75be671aff41c8d25b8a3943251281f9" id="r_a75be671aff41c8d25b8a3943251281f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a75be671aff41c8d25b8a3943251281f9">CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75be671aff41c8d25b8a3943251281f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3599dd546e208beba5f90f31f1e2e8" id="r_a3a3599dd546e208beba5f90f31f1e2e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a3599dd546e208beba5f90f31f1e2e8">CLOCKS_DFTCLK_XOSC_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a3a3599dd546e208beba5f90f31f1e2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f8dcad2cffde087969a3c11ba98e0a" id="r_a91f8dcad2cffde087969a3c11ba98e0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91f8dcad2cffde087969a3c11ba98e0a">CLOCKS_DFTCLK_XOSC_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:a91f8dcad2cffde087969a3c11ba98e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dc82f5dcb35c731dde800aebdba505" id="r_a12dc82f5dcb35c731dde800aebdba505"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12dc82f5dcb35c731dde800aebdba505">CLOCKS_DFTCLK_XOSC_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a12dc82f5dcb35c731dde800aebdba505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f85095f1e92f2f201929d60b5598127" id="r_a3f85095f1e92f2f201929d60b5598127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f85095f1e92f2f201929d60b5598127">CLOCKS_DFTCLK_XOSC_CTRL_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3f85095f1e92f2f201929d60b5598127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d716d3fcfdf3b0603bcc978d7cb90e" id="r_a95d716d3fcfdf3b0603bcc978d7cb90e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95d716d3fcfdf3b0603bcc978d7cb90e">CLOCKS_DFTCLK_XOSC_CTRL_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a95d716d3fcfdf3b0603bcc978d7cb90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8322b3f2bb39391a75da4937e476815a" id="r_a8322b3f2bb39391a75da4937e476815a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8322b3f2bb39391a75da4937e476815a">CLOCKS_DFTCLK_XOSC_CTRL_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8322b3f2bb39391a75da4937e476815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18478305a23aaad4360a7ea63f265dd" id="r_ab18478305a23aaad4360a7ea63f265dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab18478305a23aaad4360a7ea63f265dd">CLOCKS_DFTCLK_XOSC_CTRL_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab18478305a23aaad4360a7ea63f265dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24537f23e3bf33e95e59f1f349f91f7f" id="r_a24537f23e3bf33e95e59f1f349f91f7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24537f23e3bf33e95e59f1f349f91f7f">CLOCKS_DFTCLK_XOSC_CTRL_SRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a24537f23e3bf33e95e59f1f349f91f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565ea3f2c8ee6e17de1434fa90b29b39" id="r_a565ea3f2c8ee6e17de1434fa90b29b39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a565ea3f2c8ee6e17de1434fa90b29b39">CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a565ea3f2c8ee6e17de1434fa90b29b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fb2838243d8a1f40d3ad38c96687d7" id="r_a79fb2838243d8a1f40d3ad38c96687d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79fb2838243d8a1f40d3ad38c96687d7">CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a79fb2838243d8a1f40d3ad38c96687d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cee18ed05a737179deee25e3ca59" id="r_ac973cee18ed05a737179deee25e3ca59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac973cee18ed05a737179deee25e3ca59">CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac973cee18ed05a737179deee25e3ca59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac331f275f4127299ea6141d928c8efe5" id="r_ac331f275f4127299ea6141d928c8efe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac331f275f4127299ea6141d928c8efe5">CLOCKS_ENABLED0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac331f275f4127299ea6141d928c8efe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fe55abb0a9c0d3d7ea22c1093d373c" id="r_a73fe55abb0a9c0d3d7ea22c1093d373c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73fe55abb0a9c0d3d7ea22c1093d373c">CLOCKS_ENABLED0_CLK_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a73fe55abb0a9c0d3d7ea22c1093d373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91a8daf5658eb307f77dd3bdbf8cd2c" id="r_aa91a8daf5658eb307f77dd3bdbf8cd2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa91a8daf5658eb307f77dd3bdbf8cd2c">CLOCKS_ENABLED0_CLK_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa91a8daf5658eb307f77dd3bdbf8cd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf388ab5653bff6e8c5a7502e073db6" id="r_a4cf388ab5653bff6e8c5a7502e073db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cf388ab5653bff6e8c5a7502e073db6">CLOCKS_ENABLED0_CLK_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4cf388ab5653bff6e8c5a7502e073db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ee105398d219318e368da2bd4de187" id="r_a60ee105398d219318e368da2bd4de187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60ee105398d219318e368da2bd4de187">CLOCKS_ENABLED0_CLK_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a60ee105398d219318e368da2bd4de187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93a2a419490c3e05ecd876a6699e0d6" id="r_af93a2a419490c3e05ecd876a6699e0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af93a2a419490c3e05ecd876a6699e0d6">CLOCKS_ENABLED0_CLK_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af93a2a419490c3e05ecd876a6699e0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc611af3ca8b448fcf70186ed1525716" id="r_abc611af3ca8b448fcf70186ed1525716"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc611af3ca8b448fcf70186ed1525716">CLOCKS_ENABLED0_CLK_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abc611af3ca8b448fcf70186ed1525716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23036ec9c04fe0263c2dd8f7aaad4815" id="r_a23036ec9c04fe0263c2dd8f7aaad4815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23036ec9c04fe0263c2dd8f7aaad4815">CLOCKS_ENABLED0_CLK_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a23036ec9c04fe0263c2dd8f7aaad4815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b83122e37faf1dee99784247b999d3" id="r_ab2b83122e37faf1dee99784247b999d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2b83122e37faf1dee99784247b999d3">CLOCKS_ENABLED0_CLK_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab2b83122e37faf1dee99784247b999d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b2b9d866f50417f1a3227b7f4dc20b" id="r_a21b2b9d866f50417f1a3227b7f4dc20b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a21b2b9d866f50417f1a3227b7f4dc20b">CLOCKS_ENABLED0_CLK_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a21b2b9d866f50417f1a3227b7f4dc20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb30a4f1c7b8b491448e9ac10bae8c8" id="r_a8bb30a4f1c7b8b491448e9ac10bae8c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8bb30a4f1c7b8b491448e9ac10bae8c8">CLOCKS_ENABLED0_CLK_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bb30a4f1c7b8b491448e9ac10bae8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7cf68a585ce1d9459916fb51bd730a" id="r_a2d7cf68a585ce1d9459916fb51bd730a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d7cf68a585ce1d9459916fb51bd730a">CLOCKS_ENABLED0_CLK_REF_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2d7cf68a585ce1d9459916fb51bd730a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fbc92440e1e02d2adbd917e843ceaa" id="r_aa1fbc92440e1e02d2adbd917e843ceaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa1fbc92440e1e02d2adbd917e843ceaa">CLOCKS_ENABLED0_CLK_REF_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:aa1fbc92440e1e02d2adbd917e843ceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b166ceff3711d9a9fb700048731eb40" id="r_a1b166ceff3711d9a9fb700048731eb40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b166ceff3711d9a9fb700048731eb40">CLOCKS_ENABLED0_CLK_REF_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1b166ceff3711d9a9fb700048731eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05092234c06ffdf150fb6c4a2376ebf0" id="r_a05092234c06ffdf150fb6c4a2376ebf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05092234c06ffdf150fb6c4a2376ebf0">CLOCKS_ENABLED0_CLK_REF_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a05092234c06ffdf150fb6c4a2376ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd77d62aa772f05e63b68150f6e35f1" id="r_a4cd77d62aa772f05e63b68150f6e35f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cd77d62aa772f05e63b68150f6e35f1">CLOCKS_ENABLED0_CLK_REF_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4cd77d62aa772f05e63b68150f6e35f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fefb87ead33d8e8bb03614875d7528" id="r_a98fefb87ead33d8e8bb03614875d7528"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98fefb87ead33d8e8bb03614875d7528">CLOCKS_ENABLED0_CLK_REF_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a98fefb87ead33d8e8bb03614875d7528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f90e7e9460e63d4e7e4657c7c2be4d" id="r_a75f90e7e9460e63d4e7e4657c7c2be4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a75f90e7e9460e63d4e7e4657c7c2be4d">CLOCKS_ENABLED0_CLK_REF_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a75f90e7e9460e63d4e7e4657c7c2be4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6845f29341612aa37aaca101ac5d93f3" id="r_a6845f29341612aa37aaca101ac5d93f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6845f29341612aa37aaca101ac5d93f3">CLOCKS_ENABLED0_CLK_REF_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a6845f29341612aa37aaca101ac5d93f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29b3700ac3ff386538a2ab10da8c461" id="r_af29b3700ac3ff386538a2ab10da8c461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af29b3700ac3ff386538a2ab10da8c461">CLOCKS_ENABLED0_CLK_REF_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af29b3700ac3ff386538a2ab10da8c461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d5fa49aa4b35801f3e66c5ee2a4f3c" id="r_ad9d5fa49aa4b35801f3e66c5ee2a4f3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9d5fa49aa4b35801f3e66c5ee2a4f3c">CLOCKS_ENABLED0_CLK_REF_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad9d5fa49aa4b35801f3e66c5ee2a4f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370a6cb37be79b0ec8a87956714c04a0" id="r_a370a6cb37be79b0ec8a87956714c04a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a370a6cb37be79b0ec8a87956714c04a0">CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a370a6cb37be79b0ec8a87956714c04a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4347afb64cdcedb6bc7f6e75f55957" id="r_a3c4347afb64cdcedb6bc7f6e75f55957"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c4347afb64cdcedb6bc7f6e75f55957">CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a3c4347afb64cdcedb6bc7f6e75f55957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2a3615f3e6e8665b10a430b08c0648" id="r_a8b2a3615f3e6e8665b10a430b08c0648"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8b2a3615f3e6e8665b10a430b08c0648">CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8b2a3615f3e6e8665b10a430b08c0648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164a1e42670aa284db3dfee093669c24" id="r_a164a1e42670aa284db3dfee093669c24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a164a1e42670aa284db3dfee093669c24">CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a164a1e42670aa284db3dfee093669c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff138dcc660a300417c464d5e9bb3716" id="r_aff138dcc660a300417c464d5e9bb3716"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff138dcc660a300417c464d5e9bb3716">CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff138dcc660a300417c464d5e9bb3716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac569b08e5a947259bb981ac84961703a" id="r_ac569b08e5a947259bb981ac84961703a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac569b08e5a947259bb981ac84961703a">CLOCKS_ENABLED0_CLK_SYS_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac569b08e5a947259bb981ac84961703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3cb9ee087906c4275c3f6880444a0d" id="r_add3cb9ee087906c4275c3f6880444a0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add3cb9ee087906c4275c3f6880444a0d">CLOCKS_ENABLED0_CLK_SYS_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:add3cb9ee087906c4275c3f6880444a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806b5818e107928185b6e72ed0c15d2a" id="r_a806b5818e107928185b6e72ed0c15d2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a806b5818e107928185b6e72ed0c15d2a">CLOCKS_ENABLED0_CLK_SYS_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a806b5818e107928185b6e72ed0c15d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c6de7f7438f0184984b2b4382af0df" id="r_a76c6de7f7438f0184984b2b4382af0df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76c6de7f7438f0184984b2b4382af0df">CLOCKS_ENABLED0_CLK_SYS_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a76c6de7f7438f0184984b2b4382af0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a24c80d5752b6d51e3e464489e0627" id="r_a11a24c80d5752b6d51e3e464489e0627"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11a24c80d5752b6d51e3e464489e0627">CLOCKS_ENABLED0_CLK_SYS_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a11a24c80d5752b6d51e3e464489e0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c57bd9786e8ed275e5095167c652434" id="r_a3c57bd9786e8ed275e5095167c652434"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c57bd9786e8ed275e5095167c652434">CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3c57bd9786e8ed275e5095167c652434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348715e38bfff701fc260e136f434f1d" id="r_a348715e38bfff701fc260e136f434f1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a348715e38bfff701fc260e136f434f1d">CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a348715e38bfff701fc260e136f434f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c53297f1693282e2685f06b7c035f93" id="r_a2c53297f1693282e2685f06b7c035f93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c53297f1693282e2685f06b7c035f93">CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2c53297f1693282e2685f06b7c035f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c034f8f8c81532feb4c9de8a1bc8d25" id="r_a7c034f8f8c81532feb4c9de8a1bc8d25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c034f8f8c81532feb4c9de8a1bc8d25">CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7c034f8f8c81532feb4c9de8a1bc8d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbf7cf434ca01ac3f5b9377f4e56802" id="r_a1dbf7cf434ca01ac3f5b9377f4e56802"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dbf7cf434ca01ac3f5b9377f4e56802">CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1dbf7cf434ca01ac3f5b9377f4e56802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c2ada866f4e765b06d5e0719377df9" id="r_a41c2ada866f4e765b06d5e0719377df9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41c2ada866f4e765b06d5e0719377df9">CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a41c2ada866f4e765b06d5e0719377df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166d7855392dd119dbc18ef80dcceb41" id="r_a166d7855392dd119dbc18ef80dcceb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a166d7855392dd119dbc18ef80dcceb41">CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a166d7855392dd119dbc18ef80dcceb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb64eb5b17fa7eebed588af648580400" id="r_acb64eb5b17fa7eebed588af648580400"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb64eb5b17fa7eebed588af648580400">CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:acb64eb5b17fa7eebed588af648580400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d00928e810443248576cdd5984137" id="r_af96d00928e810443248576cdd5984137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af96d00928e810443248576cdd5984137">CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af96d00928e810443248576cdd5984137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1950336766edbe652e62b3407c8bb49d" id="r_a1950336766edbe652e62b3407c8bb49d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1950336766edbe652e62b3407c8bb49d">CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1950336766edbe652e62b3407c8bb49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445c2ebefa2a565ea121bf14782a4961" id="r_a445c2ebefa2a565ea121bf14782a4961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a445c2ebefa2a565ea121bf14782a4961">CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a445c2ebefa2a565ea121bf14782a4961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3da9926dcdf7fe39dcef8823c353be9" id="r_ad3da9926dcdf7fe39dcef8823c353be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3da9926dcdf7fe39dcef8823c353be9">CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ad3da9926dcdf7fe39dcef8823c353be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062a3f9aae214c873149200699957964" id="r_a062a3f9aae214c873149200699957964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a062a3f9aae214c873149200699957964">CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a062a3f9aae214c873149200699957964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69daaf65f20600246434c8858e492e70" id="r_a69daaf65f20600246434c8858e492e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69daaf65f20600246434c8858e492e70">CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a69daaf65f20600246434c8858e492e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd92f1002178bfa0182d951e89f5861" id="r_a4fd92f1002178bfa0182d951e89f5861"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4fd92f1002178bfa0182d951e89f5861">CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4fd92f1002178bfa0182d951e89f5861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118e8fee105b79c72679f8b8e4b7dec9" id="r_a118e8fee105b79c72679f8b8e4b7dec9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a118e8fee105b79c72679f8b8e4b7dec9">CLOCKS_ENABLED0_CLK_SYS_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a118e8fee105b79c72679f8b8e4b7dec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe005791e9684b8bd3860f1b028afb4" id="r_aabe005791e9684b8bd3860f1b028afb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aabe005791e9684b8bd3860f1b028afb4">CLOCKS_ENABLED0_CLK_SYS_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aabe005791e9684b8bd3860f1b028afb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089a1ca1f4a7d0dfd8b68f807d9e79d4" id="r_a089a1ca1f4a7d0dfd8b68f807d9e79d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a089a1ca1f4a7d0dfd8b68f807d9e79d4">CLOCKS_ENABLED0_CLK_SYS_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a089a1ca1f4a7d0dfd8b68f807d9e79d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a8f635f925920f5d8b5e878854d455" id="r_ad9a8f635f925920f5d8b5e878854d455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9a8f635f925920f5d8b5e878854d455">CLOCKS_ENABLED0_CLK_SYS_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad9a8f635f925920f5d8b5e878854d455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906c51d30bd5206021902848170cbc08" id="r_a906c51d30bd5206021902848170cbc08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a906c51d30bd5206021902848170cbc08">CLOCKS_ENABLED0_CLK_SYS_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a906c51d30bd5206021902848170cbc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4448132cdef74cf93dfcd4c2766711" id="r_a4d4448132cdef74cf93dfcd4c2766711"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d4448132cdef74cf93dfcd4c2766711">CLOCKS_ENABLED0_CLK_SYS_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4d4448132cdef74cf93dfcd4c2766711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9038bc39f833c1a701ad85c97e3577da" id="r_a9038bc39f833c1a701ad85c97e3577da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9038bc39f833c1a701ad85c97e3577da">CLOCKS_ENABLED0_CLK_SYS_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a9038bc39f833c1a701ad85c97e3577da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ab2a092da1fb4642abedd076b0bab0" id="r_ae0ab2a092da1fb4642abedd076b0bab0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0ab2a092da1fb4642abedd076b0bab0">CLOCKS_ENABLED0_CLK_SYS_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae0ab2a092da1fb4642abedd076b0bab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4811eb5e3562907fd90e4ada853e0a8" id="r_ac4811eb5e3562907fd90e4ada853e0a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4811eb5e3562907fd90e4ada853e0a8">CLOCKS_ENABLED0_CLK_SYS_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac4811eb5e3562907fd90e4ada853e0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce639e97b6a74e860357b4701405128" id="r_a2ce639e97b6a74e860357b4701405128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ce639e97b6a74e860357b4701405128">CLOCKS_ENABLED0_CLK_SYS_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2ce639e97b6a74e860357b4701405128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa5942fae01f783ef7242a18c6c53bd" id="r_acfa5942fae01f783ef7242a18c6c53bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfa5942fae01f783ef7242a18c6c53bd">CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acfa5942fae01f783ef7242a18c6c53bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35f7270ec9bea19772dc8b3398e2f78" id="r_ab35f7270ec9bea19772dc8b3398e2f78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab35f7270ec9bea19772dc8b3398e2f78">CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ab35f7270ec9bea19772dc8b3398e2f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a11377bef87b95cc962befd62f57c41" id="r_a0a11377bef87b95cc962befd62f57c41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a11377bef87b95cc962befd62f57c41">CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a0a11377bef87b95cc962befd62f57c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1355d7f7041599ba708ac24bce06b2de" id="r_a1355d7f7041599ba708ac24bce06b2de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1355d7f7041599ba708ac24bce06b2de">CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1355d7f7041599ba708ac24bce06b2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5ab743904a2b25d2eb6a8659202b2f" id="r_abc5ab743904a2b25d2eb6a8659202b2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc5ab743904a2b25d2eb6a8659202b2f">CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abc5ab743904a2b25d2eb6a8659202b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e7ba1e48d8adf18e96f696857dd38d" id="r_a05e7ba1e48d8adf18e96f696857dd38d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05e7ba1e48d8adf18e96f696857dd38d">CLOCKS_ENABLED0_CLK_SYS_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a05e7ba1e48d8adf18e96f696857dd38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ac9a5f29f9a8ba9c45658b9d28a330" id="r_ae3ac9a5f29f9a8ba9c45658b9d28a330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3ac9a5f29f9a8ba9c45658b9d28a330">CLOCKS_ENABLED0_CLK_SYS_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ae3ac9a5f29f9a8ba9c45658b9d28a330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4467aa6ef537873827fdbee63b73b97" id="r_af4467aa6ef537873827fdbee63b73b97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4467aa6ef537873827fdbee63b73b97">CLOCKS_ENABLED0_CLK_SYS_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:af4467aa6ef537873827fdbee63b73b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f19cd8b1223cffc38d8d25e1135cde8" id="r_a0f19cd8b1223cffc38d8d25e1135cde8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f19cd8b1223cffc38d8d25e1135cde8">CLOCKS_ENABLED0_CLK_SYS_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0f19cd8b1223cffc38d8d25e1135cde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3fa6072f689482115422c6ba5e3804" id="r_a4b3fa6072f689482115422c6ba5e3804"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4b3fa6072f689482115422c6ba5e3804">CLOCKS_ENABLED0_CLK_SYS_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4b3fa6072f689482115422c6ba5e3804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36da37cabb06775237698dc67330ac41" id="r_a36da37cabb06775237698dc67330ac41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36da37cabb06775237698dc67330ac41">CLOCKS_ENABLED0_CLK_SYS_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a36da37cabb06775237698dc67330ac41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbe82e66e281f0bd8e928423f1cc496" id="r_a6bbe82e66e281f0bd8e928423f1cc496"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6bbe82e66e281f0bd8e928423f1cc496">CLOCKS_ENABLED0_CLK_SYS_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a6bbe82e66e281f0bd8e928423f1cc496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe621c0f55e736f5670ae68f1195e2a" id="r_abbe621c0f55e736f5670ae68f1195e2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe621c0f55e736f5670ae68f1195e2a">CLOCKS_ENABLED0_CLK_SYS_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:abbe621c0f55e736f5670ae68f1195e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3155337bdb36cc16a6698dde6d7f3711" id="r_a3155337bdb36cc16a6698dde6d7f3711"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3155337bdb36cc16a6698dde6d7f3711">CLOCKS_ENABLED0_CLK_SYS_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3155337bdb36cc16a6698dde6d7f3711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323c2c9ec6367006ba875fcabf6959c6" id="r_a323c2c9ec6367006ba875fcabf6959c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a323c2c9ec6367006ba875fcabf6959c6">CLOCKS_ENABLED0_CLK_SYS_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a323c2c9ec6367006ba875fcabf6959c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7480d2a6f45ac0af49827739841aa9" id="r_a3e7480d2a6f45ac0af49827739841aa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e7480d2a6f45ac0af49827739841aa9">CLOCKS_ENABLED0_CLK_SYS_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3e7480d2a6f45ac0af49827739841aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597bef9ed0e5e75237e13230dd30e641" id="r_a597bef9ed0e5e75237e13230dd30e641"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a597bef9ed0e5e75237e13230dd30e641">CLOCKS_ENABLED0_CLK_SYS_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a597bef9ed0e5e75237e13230dd30e641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af528f6875af9bf841fdd3b75002c4cc5" id="r_af528f6875af9bf841fdd3b75002c4cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af528f6875af9bf841fdd3b75002c4cc5">CLOCKS_ENABLED0_CLK_SYS_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:af528f6875af9bf841fdd3b75002c4cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7014504992ca10e6a8479deef858a3c9" id="r_a7014504992ca10e6a8479deef858a3c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7014504992ca10e6a8479deef858a3c9">CLOCKS_ENABLED0_CLK_SYS_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a7014504992ca10e6a8479deef858a3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03dda24276d49d0b4226a9084dfa31f" id="r_ad03dda24276d49d0b4226a9084dfa31f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad03dda24276d49d0b4226a9084dfa31f">CLOCKS_ENABLED0_CLK_SYS_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad03dda24276d49d0b4226a9084dfa31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d269611a70c4f8aa55f996027bfb1b1" id="r_a4d269611a70c4f8aa55f996027bfb1b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d269611a70c4f8aa55f996027bfb1b1">CLOCKS_ENABLED0_CLK_SYS_IO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4d269611a70c4f8aa55f996027bfb1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8dc6a846ebb3eba8dca638546f4b2b" id="r_afd8dc6a846ebb3eba8dca638546f4b2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd8dc6a846ebb3eba8dca638546f4b2b">CLOCKS_ENABLED0_CLK_SYS_IO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:afd8dc6a846ebb3eba8dca638546f4b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13448ac829d8b403344b0997db1e7e18" id="r_a13448ac829d8b403344b0997db1e7e18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13448ac829d8b403344b0997db1e7e18">CLOCKS_ENABLED0_CLK_SYS_IO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a13448ac829d8b403344b0997db1e7e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6abe5adbcd2ac4aaadeb0a03582e52" id="r_a0a6abe5adbcd2ac4aaadeb0a03582e52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a6abe5adbcd2ac4aaadeb0a03582e52">CLOCKS_ENABLED0_CLK_SYS_IO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a0a6abe5adbcd2ac4aaadeb0a03582e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e12586cef8a362ba46b56a93a8f59c" id="r_aa3e12586cef8a362ba46b56a93a8f59c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3e12586cef8a362ba46b56a93a8f59c">CLOCKS_ENABLED0_CLK_SYS_IO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3e12586cef8a362ba46b56a93a8f59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdc41c753823983d7c404697bfdadf9" id="r_affdc41c753823983d7c404697bfdadf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affdc41c753823983d7c404697bfdadf9">CLOCKS_ENABLED0_CLK_SYS_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:affdc41c753823983d7c404697bfdadf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade29245b9b32bda53b3e6f59787dca74" id="r_ade29245b9b32bda53b3e6f59787dca74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade29245b9b32bda53b3e6f59787dca74">CLOCKS_ENABLED0_CLK_SYS_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:ade29245b9b32bda53b3e6f59787dca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc13a54cd920eec388f6668109e66526" id="r_afc13a54cd920eec388f6668109e66526"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc13a54cd920eec388f6668109e66526">CLOCKS_ENABLED0_CLK_SYS_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:afc13a54cd920eec388f6668109e66526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59cd48e471de6bee825ea681cba86d1" id="r_ae59cd48e471de6bee825ea681cba86d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae59cd48e471de6bee825ea681cba86d1">CLOCKS_ENABLED0_CLK_SYS_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ae59cd48e471de6bee825ea681cba86d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b81ce009006e5615df9018913d7692" id="r_ab5b81ce009006e5615df9018913d7692"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5b81ce009006e5615df9018913d7692">CLOCKS_ENABLED0_CLK_SYS_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab5b81ce009006e5615df9018913d7692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2611c570659bae1ba6f47465aafed3c1" id="r_a2611c570659bae1ba6f47465aafed3c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2611c570659bae1ba6f47465aafed3c1">CLOCKS_ENABLED0_CLK_SYS_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2611c570659bae1ba6f47465aafed3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f29fa9c50e1828ca47f397d221c1d3a" id="r_a2f29fa9c50e1828ca47f397d221c1d3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f29fa9c50e1828ca47f397d221c1d3a">CLOCKS_ENABLED0_CLK_SYS_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a2f29fa9c50e1828ca47f397d221c1d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa463471613392c92d838b0700ba426fd" id="r_aa463471613392c92d838b0700ba426fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa463471613392c92d838b0700ba426fd">CLOCKS_ENABLED0_CLK_SYS_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa463471613392c92d838b0700ba426fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad530dd2dcbb571248f7072a53e97163c" id="r_ad530dd2dcbb571248f7072a53e97163c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad530dd2dcbb571248f7072a53e97163c">CLOCKS_ENABLED0_CLK_SYS_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ad530dd2dcbb571248f7072a53e97163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a52a798b424090b4ba2114b194a0411" id="r_a3a52a798b424090b4ba2114b194a0411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a52a798b424090b4ba2114b194a0411">CLOCKS_ENABLED0_CLK_SYS_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3a52a798b424090b4ba2114b194a0411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e277b7db6d9b92d15f4b4990a283e3" id="r_ae5e277b7db6d9b92d15f4b4990a283e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5e277b7db6d9b92d15f4b4990a283e3">CLOCKS_ENABLED0_CLK_SYS_PADS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae5e277b7db6d9b92d15f4b4990a283e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa3f03d2ff91b4e021c6d7769539560" id="r_a3aa3f03d2ff91b4e021c6d7769539560"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3aa3f03d2ff91b4e021c6d7769539560">CLOCKS_ENABLED0_CLK_SYS_PADS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a3aa3f03d2ff91b4e021c6d7769539560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f13666e03eb920265226935e160fd27" id="r_a4f13666e03eb920265226935e160fd27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f13666e03eb920265226935e160fd27">CLOCKS_ENABLED0_CLK_SYS_PADS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a4f13666e03eb920265226935e160fd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1565f3e619b42c32decc117791ffeda2" id="r_a1565f3e619b42c32decc117791ffeda2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1565f3e619b42c32decc117791ffeda2">CLOCKS_ENABLED0_CLK_SYS_PADS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1565f3e619b42c32decc117791ffeda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6962388165891670c54b293d7f007670" id="r_a6962388165891670c54b293d7f007670"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6962388165891670c54b293d7f007670">CLOCKS_ENABLED0_CLK_SYS_PADS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6962388165891670c54b293d7f007670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80707e2d0e0779deb453c1e4f4050af" id="r_ad80707e2d0e0779deb453c1e4f4050af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad80707e2d0e0779deb453c1e4f4050af">CLOCKS_ENABLED0_CLK_SYS_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad80707e2d0e0779deb453c1e4f4050af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5cd3a53aa025efec1e39751844c5d59" id="r_ae5cd3a53aa025efec1e39751844c5d59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5cd3a53aa025efec1e39751844c5d59">CLOCKS_ENABLED0_CLK_SYS_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:ae5cd3a53aa025efec1e39751844c5d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ead0d9c82784f1aeb3b025535909987" id="r_a8ead0d9c82784f1aeb3b025535909987"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ead0d9c82784f1aeb3b025535909987">CLOCKS_ENABLED0_CLK_SYS_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a8ead0d9c82784f1aeb3b025535909987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4754ace862e69a4d085784ac09913842" id="r_a4754ace862e69a4d085784ac09913842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4754ace862e69a4d085784ac09913842">CLOCKS_ENABLED0_CLK_SYS_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a4754ace862e69a4d085784ac09913842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abade2005e9e3d1469a793657abca1137" id="r_abade2005e9e3d1469a793657abca1137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abade2005e9e3d1469a793657abca1137">CLOCKS_ENABLED0_CLK_SYS_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abade2005e9e3d1469a793657abca1137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b22830cb13f85ccd4c5c73460f351e" id="r_a74b22830cb13f85ccd4c5c73460f351e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a74b22830cb13f85ccd4c5c73460f351e">CLOCKS_ENABLED0_CLK_SYS_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a74b22830cb13f85ccd4c5c73460f351e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a733ebfa9f8d51834b217de766d921" id="r_ac0a733ebfa9f8d51834b217de766d921"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0a733ebfa9f8d51834b217de766d921">CLOCKS_ENABLED0_CLK_SYS_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ac0a733ebfa9f8d51834b217de766d921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76855bc109603a59a57e94de5726422" id="r_ad76855bc109603a59a57e94de5726422"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad76855bc109603a59a57e94de5726422">CLOCKS_ENABLED0_CLK_SYS_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ad76855bc109603a59a57e94de5726422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d91d771bd269383a4828db14a85371" id="r_a01d91d771bd269383a4828db14a85371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01d91d771bd269383a4828db14a85371">CLOCKS_ENABLED0_CLK_SYS_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a01d91d771bd269383a4828db14a85371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa519a51d8c93b1f51a74e453de07f503" id="r_aa519a51d8c93b1f51a74e453de07f503"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa519a51d8c93b1f51a74e453de07f503">CLOCKS_ENABLED0_CLK_SYS_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa519a51d8c93b1f51a74e453de07f503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add533eb61e829ded626c493302c8619f" id="r_add533eb61e829ded626c493302c8619f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add533eb61e829ded626c493302c8619f">CLOCKS_ENABLED0_CLK_SYS_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:add533eb61e829ded626c493302c8619f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a5591de9ba1ec0a642c65a324b4a62" id="r_a06a5591de9ba1ec0a642c65a324b4a62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06a5591de9ba1ec0a642c65a324b4a62">CLOCKS_ENABLED0_CLK_SYS_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a06a5591de9ba1ec0a642c65a324b4a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29e36fd7d9b4b387ca09db13d4d6aca" id="r_ab29e36fd7d9b4b387ca09db13d4d6aca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab29e36fd7d9b4b387ca09db13d4d6aca">CLOCKS_ENABLED0_CLK_SYS_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ab29e36fd7d9b4b387ca09db13d4d6aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e44a3b43d9d568b401d7b1d9a7e29dd" id="r_a2e44a3b43d9d568b401d7b1d9a7e29dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e44a3b43d9d568b401d7b1d9a7e29dd">CLOCKS_ENABLED0_CLK_SYS_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a2e44a3b43d9d568b401d7b1d9a7e29dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f88a38a91ff250f693717e64d6447d6" id="r_a6f88a38a91ff250f693717e64d6447d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f88a38a91ff250f693717e64d6447d6">CLOCKS_ENABLED0_CLK_SYS_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f88a38a91ff250f693717e64d6447d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c44ca8eb67a551d782aa20ba6eebd2" id="r_a31c44ca8eb67a551d782aa20ba6eebd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31c44ca8eb67a551d782aa20ba6eebd2">CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a31c44ca8eb67a551d782aa20ba6eebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f7e90485e8dc90e4b3b29027a14466" id="r_a34f7e90485e8dc90e4b3b29027a14466"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34f7e90485e8dc90e4b3b29027a14466">CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a34f7e90485e8dc90e4b3b29027a14466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ed91320c65ee5dbbee0ee79bd07d1" id="r_af25ed91320c65ee5dbbee0ee79bd07d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af25ed91320c65ee5dbbee0ee79bd07d1">CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:af25ed91320c65ee5dbbee0ee79bd07d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443e12725e7d70cdfc261322ddec9c84" id="r_a443e12725e7d70cdfc261322ddec9c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a443e12725e7d70cdfc261322ddec9c84">CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a443e12725e7d70cdfc261322ddec9c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af339b3759a85c99b10546912be86f436" id="r_af339b3759a85c99b10546912be86f436"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af339b3759a85c99b10546912be86f436">CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af339b3759a85c99b10546912be86f436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94ac76a4cfdd2682ecd9dd3fc0645ca" id="r_ac94ac76a4cfdd2682ecd9dd3fc0645ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac94ac76a4cfdd2682ecd9dd3fc0645ca">CLOCKS_ENABLED0_CLK_SYS_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac94ac76a4cfdd2682ecd9dd3fc0645ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36acce0a7f2a3334900142c55f913f84" id="r_a36acce0a7f2a3334900142c55f913f84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36acce0a7f2a3334900142c55f913f84">CLOCKS_ENABLED0_CLK_SYS_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a36acce0a7f2a3334900142c55f913f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e435de6deedc498ad49db63b8520ef" id="r_aa7e435de6deedc498ad49db63b8520ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7e435de6deedc498ad49db63b8520ef">CLOCKS_ENABLED0_CLK_SYS_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aa7e435de6deedc498ad49db63b8520ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c264c28f1db19001a6d2f73065663f" id="r_a95c264c28f1db19001a6d2f73065663f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95c264c28f1db19001a6d2f73065663f">CLOCKS_ENABLED0_CLK_SYS_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a95c264c28f1db19001a6d2f73065663f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8095cfaf3e5d696af485f8b434346d7" id="r_af8095cfaf3e5d696af485f8b434346d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af8095cfaf3e5d696af485f8b434346d7">CLOCKS_ENABLED0_CLK_SYS_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af8095cfaf3e5d696af485f8b434346d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1d217a90cfaaa20deef5d4197da2b5" id="r_adc1d217a90cfaaa20deef5d4197da2b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc1d217a90cfaaa20deef5d4197da2b5">CLOCKS_ENABLED0_CLK_SYS_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adc1d217a90cfaaa20deef5d4197da2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12be81ea7738cf00a12024c1e926d7b" id="r_ab12be81ea7738cf00a12024c1e926d7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab12be81ea7738cf00a12024c1e926d7b">CLOCKS_ENABLED0_CLK_SYS_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ab12be81ea7738cf00a12024c1e926d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49fb327f9cd8d64f21117109cc37bb5" id="r_ae49fb327f9cd8d64f21117109cc37bb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae49fb327f9cd8d64f21117109cc37bb5">CLOCKS_ENABLED0_CLK_SYS_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ae49fb327f9cd8d64f21117109cc37bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5e98cb726421305266e15fa1b480c4" id="r_a7b5e98cb726421305266e15fa1b480c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b5e98cb726421305266e15fa1b480c4">CLOCKS_ENABLED0_CLK_SYS_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a7b5e98cb726421305266e15fa1b480c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29d4e12deccd0a1c938e19e675f5a73" id="r_ad29d4e12deccd0a1c938e19e675f5a73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad29d4e12deccd0a1c938e19e675f5a73">CLOCKS_ENABLED0_CLK_SYS_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad29d4e12deccd0a1c938e19e675f5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a952a2171b107f38fc3e2953d07afd5" id="r_a9a952a2171b107f38fc3e2953d07afd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a952a2171b107f38fc3e2953d07afd5">CLOCKS_ENABLED0_CLK_SYS_PSM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9a952a2171b107f38fc3e2953d07afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf759a238ebab7e56d69e35dc3e76a50" id="r_abf759a238ebab7e56d69e35dc3e76a50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf759a238ebab7e56d69e35dc3e76a50">CLOCKS_ENABLED0_CLK_SYS_PSM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:abf759a238ebab7e56d69e35dc3e76a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087a28924efc9a0b85c9d6ad3039ea03" id="r_a087a28924efc9a0b85c9d6ad3039ea03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a087a28924efc9a0b85c9d6ad3039ea03">CLOCKS_ENABLED0_CLK_SYS_PSM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a087a28924efc9a0b85c9d6ad3039ea03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50c11b97930f59a52a4f1648b329693" id="r_aa50c11b97930f59a52a4f1648b329693"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa50c11b97930f59a52a4f1648b329693">CLOCKS_ENABLED0_CLK_SYS_PSM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aa50c11b97930f59a52a4f1648b329693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd1e82cc8f2f34165e678ab64e75482" id="r_acbd1e82cc8f2f34165e678ab64e75482"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbd1e82cc8f2f34165e678ab64e75482">CLOCKS_ENABLED0_CLK_SYS_PSM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbd1e82cc8f2f34165e678ab64e75482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb09ab61cb76be1ca76a5149f419a459" id="r_abb09ab61cb76be1ca76a5149f419a459"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb09ab61cb76be1ca76a5149f419a459">CLOCKS_ENABLED0_CLK_SYS_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abb09ab61cb76be1ca76a5149f419a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04cc3e545bdd458e6b0cb7256f5388a2" id="r_a04cc3e545bdd458e6b0cb7256f5388a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04cc3e545bdd458e6b0cb7256f5388a2">CLOCKS_ENABLED0_CLK_SYS_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a04cc3e545bdd458e6b0cb7256f5388a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad872826e5ed2a6a5c6bc930bae159dbc" id="r_ad872826e5ed2a6a5c6bc930bae159dbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad872826e5ed2a6a5c6bc930bae159dbc">CLOCKS_ENABLED0_CLK_SYS_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:ad872826e5ed2a6a5c6bc930bae159dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af419e798e99f93e36e82f3afe36f675e" id="r_af419e798e99f93e36e82f3afe36f675e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af419e798e99f93e36e82f3afe36f675e">CLOCKS_ENABLED0_CLK_SYS_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:af419e798e99f93e36e82f3afe36f675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd7361aa3787e0df64511ec3b0d24b1" id="r_a7fd7361aa3787e0df64511ec3b0d24b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7fd7361aa3787e0df64511ec3b0d24b1">CLOCKS_ENABLED0_CLK_SYS_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7fd7361aa3787e0df64511ec3b0d24b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebccdab40ffa44ab101e4fb265f1b3d" id="r_a7ebccdab40ffa44ab101e4fb265f1b3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ebccdab40ffa44ab101e4fb265f1b3d">CLOCKS_ENABLED0_CLK_SYS_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7ebccdab40ffa44ab101e4fb265f1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a967ef14867d619e4f4a58e095a195c" id="r_a2a967ef14867d619e4f4a58e095a195c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a967ef14867d619e4f4a58e095a195c">CLOCKS_ENABLED0_CLK_SYS_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a2a967ef14867d619e4f4a58e095a195c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82283bd3df5fc333143808479f66767f" id="r_a82283bd3df5fc333143808479f66767f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82283bd3df5fc333143808479f66767f">CLOCKS_ENABLED0_CLK_SYS_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a82283bd3df5fc333143808479f66767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64439abf59065ae4ab7d6d68bc2e8af" id="r_af64439abf59065ae4ab7d6d68bc2e8af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af64439abf59065ae4ab7d6d68bc2e8af">CLOCKS_ENABLED0_CLK_SYS_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:af64439abf59065ae4ab7d6d68bc2e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0206ae126755a888e1d3d97100ca6b" id="r_aae0206ae126755a888e1d3d97100ca6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae0206ae126755a888e1d3d97100ca6b">CLOCKS_ENABLED0_CLK_SYS_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae0206ae126755a888e1d3d97100ca6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1527906595ce8b66b22af8c6a56ae3ac" id="r_a1527906595ce8b66b22af8c6a56ae3ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1527906595ce8b66b22af8c6a56ae3ac">CLOCKS_ENABLED0_CLK_SYS_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1527906595ce8b66b22af8c6a56ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae0926ef61b876f5bb260279738ea51" id="r_aaae0926ef61b876f5bb260279738ea51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaae0926ef61b876f5bb260279738ea51">CLOCKS_ENABLED0_CLK_SYS_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:aaae0926ef61b876f5bb260279738ea51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ec8090cf34ab36372aeb85861ff3aa" id="r_a81ec8090cf34ab36372aeb85861ff3aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81ec8090cf34ab36372aeb85861ff3aa">CLOCKS_ENABLED0_CLK_SYS_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a81ec8090cf34ab36372aeb85861ff3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28df016f327abebd7c262d37b541f138" id="r_a28df016f327abebd7c262d37b541f138"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a28df016f327abebd7c262d37b541f138">CLOCKS_ENABLED0_CLK_SYS_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a28df016f327abebd7c262d37b541f138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b00ff30db15ca06af732f81b3b1472" id="r_a80b00ff30db15ca06af732f81b3b1472"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80b00ff30db15ca06af732f81b3b1472">CLOCKS_ENABLED0_CLK_SYS_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a80b00ff30db15ca06af732f81b3b1472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac543dd75222ec3c382a5802dc5b8577a" id="r_ac543dd75222ec3c382a5802dc5b8577a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac543dd75222ec3c382a5802dc5b8577a">CLOCKS_ENABLED0_CLK_SYS_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac543dd75222ec3c382a5802dc5b8577a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae191f3db95de83d3f86d2d6b9959551" id="r_aae191f3db95de83d3f86d2d6b9959551"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae191f3db95de83d3f86d2d6b9959551">CLOCKS_ENABLED0_CLK_SYS_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:aae191f3db95de83d3f86d2d6b9959551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac013a8d4c7d98b6dc2d70469e9218551" id="r_ac013a8d4c7d98b6dc2d70469e9218551"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac013a8d4c7d98b6dc2d70469e9218551">CLOCKS_ENABLED0_CLK_SYS_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ac013a8d4c7d98b6dc2d70469e9218551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776c80be6273f69047c8df27174741c3" id="r_a776c80be6273f69047c8df27174741c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a776c80be6273f69047c8df27174741c3">CLOCKS_ENABLED0_CLK_SYS_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a776c80be6273f69047c8df27174741c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0836381abe3562f1e579eb01d54de435" id="r_a0836381abe3562f1e579eb01d54de435"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0836381abe3562f1e579eb01d54de435">CLOCKS_ENABLED0_CLK_SYS_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0836381abe3562f1e579eb01d54de435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb8194a4533060f60b73fae01ec49bb" id="r_acdb8194a4533060f60b73fae01ec49bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb8194a4533060f60b73fae01ec49bb">CLOCKS_ENABLED0_CLK_SYS_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acdb8194a4533060f60b73fae01ec49bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0db16150d28ae71599ef898fc4637e2" id="r_af0db16150d28ae71599ef898fc4637e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0db16150d28ae71599ef898fc4637e2">CLOCKS_ENABLED0_CLK_SYS_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:af0db16150d28ae71599ef898fc4637e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492bd4e3098bf09e15fa917790ac4dc1" id="r_a492bd4e3098bf09e15fa917790ac4dc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a492bd4e3098bf09e15fa917790ac4dc1">CLOCKS_ENABLED0_CLK_SYS_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a492bd4e3098bf09e15fa917790ac4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f1aaa37294cc2b616614256d1a33ef" id="r_a12f1aaa37294cc2b616614256d1a33ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12f1aaa37294cc2b616614256d1a33ef">CLOCKS_ENABLED0_CLK_SYS_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a12f1aaa37294cc2b616614256d1a33ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cee72c5a30b0942a35858207bdf40b" id="r_a46cee72c5a30b0942a35858207bdf40b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a46cee72c5a30b0942a35858207bdf40b">CLOCKS_ENABLED0_CLK_SYS_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a46cee72c5a30b0942a35858207bdf40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63c9968b7c7c7a63201f8219bf61c56" id="r_af63c9968b7c7c7a63201f8219bf61c56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af63c9968b7c7c7a63201f8219bf61c56">CLOCKS_ENABLED0_CLK_SYS_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af63c9968b7c7c7a63201f8219bf61c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976bf2e92d877973b0b56783940814a5" id="r_a976bf2e92d877973b0b56783940814a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a976bf2e92d877973b0b56783940814a5">CLOCKS_ENABLED0_CLK_SYS_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a976bf2e92d877973b0b56783940814a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de94089dfc3aea6d8d371ecd6e642b9" id="r_a5de94089dfc3aea6d8d371ecd6e642b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de94089dfc3aea6d8d371ecd6e642b9">CLOCKS_ENABLED0_CLK_SYS_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5de94089dfc3aea6d8d371ecd6e642b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ca3009f1f045165f0b0d05a8da4bf2" id="r_aa6ca3009f1f045165f0b0d05a8da4bf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6ca3009f1f045165f0b0d05a8da4bf2">CLOCKS_ENABLED0_CLK_SYS_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa6ca3009f1f045165f0b0d05a8da4bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefb3081dc8ca6757a28b9528cf80479" id="r_acefb3081dc8ca6757a28b9528cf80479"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acefb3081dc8ca6757a28b9528cf80479">CLOCKS_ENABLED0_CLK_SYS_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acefb3081dc8ca6757a28b9528cf80479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f475e9680d24ac37644daf2875187d" id="r_ab0f475e9680d24ac37644daf2875187d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0f475e9680d24ac37644daf2875187d">CLOCKS_ENABLED0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td></tr>
<tr class="separator:ab0f475e9680d24ac37644daf2875187d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa56bc6f53b55d483ea6b66659d4a40" id="r_afaa56bc6f53b55d483ea6b66659d4a40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaa56bc6f53b55d483ea6b66659d4a40">CLOCKS_ENABLED0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afaa56bc6f53b55d483ea6b66659d4a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b418608887be1d8c58f7b5d42ee6e91" id="r_a3b418608887be1d8c58f7b5d42ee6e91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3b418608887be1d8c58f7b5d42ee6e91">CLOCKS_ENABLED1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td></tr>
<tr class="separator:a3b418608887be1d8c58f7b5d42ee6e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462857e5e56174440a3748c1d3ead5e8" id="r_a462857e5e56174440a3748c1d3ead5e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a462857e5e56174440a3748c1d3ead5e8">CLOCKS_ENABLED1_CLK_PERI_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a462857e5e56174440a3748c1d3ead5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4c4ad8123034559164584bb04f85d4" id="r_abd4c4ad8123034559164584bb04f85d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd4c4ad8123034559164584bb04f85d4">CLOCKS_ENABLED1_CLK_PERI_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abd4c4ad8123034559164584bb04f85d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8d652c2fb60cf3e03f54e2298d97a4" id="r_a7e8d652c2fb60cf3e03f54e2298d97a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e8d652c2fb60cf3e03f54e2298d97a4">CLOCKS_ENABLED1_CLK_PERI_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7e8d652c2fb60cf3e03f54e2298d97a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3e3708ff22ed2d6162f2a8d59c26dc" id="r_a9d3e3708ff22ed2d6162f2a8d59c26dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d3e3708ff22ed2d6162f2a8d59c26dc">CLOCKS_ENABLED1_CLK_PERI_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9d3e3708ff22ed2d6162f2a8d59c26dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993a858207515d4cfa378cdde08f9c47" id="r_a993a858207515d4cfa378cdde08f9c47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a993a858207515d4cfa378cdde08f9c47">CLOCKS_ENABLED1_CLK_PERI_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a993a858207515d4cfa378cdde08f9c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d43444784e9b334e0f77562d513198b" id="r_a7d43444784e9b334e0f77562d513198b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d43444784e9b334e0f77562d513198b">CLOCKS_ENABLED1_CLK_PERI_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7d43444784e9b334e0f77562d513198b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5cf887b2360579f1cc2fec07549f03" id="r_a1c5cf887b2360579f1cc2fec07549f03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c5cf887b2360579f1cc2fec07549f03">CLOCKS_ENABLED1_CLK_PERI_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a1c5cf887b2360579f1cc2fec07549f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7748e4849b1ba375bece0b4753fc59" id="r_a4d7748e4849b1ba375bece0b4753fc59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d7748e4849b1ba375bece0b4753fc59">CLOCKS_ENABLED1_CLK_PERI_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4d7748e4849b1ba375bece0b4753fc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2d0467f184b08f767ed6cf67ae7369" id="r_a0e2d0467f184b08f767ed6cf67ae7369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e2d0467f184b08f767ed6cf67ae7369">CLOCKS_ENABLED1_CLK_PERI_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a0e2d0467f184b08f767ed6cf67ae7369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50be04f276403b7acf85f04c9c00e128" id="r_a50be04f276403b7acf85f04c9c00e128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a50be04f276403b7acf85f04c9c00e128">CLOCKS_ENABLED1_CLK_PERI_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a50be04f276403b7acf85f04c9c00e128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60ef5a2720d94b744dcb88506e270c8" id="r_af60ef5a2720d94b744dcb88506e270c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af60ef5a2720d94b744dcb88506e270c8">CLOCKS_ENABLED1_CLK_PERI_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af60ef5a2720d94b744dcb88506e270c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e4fde4f22011fd364daab5d75efd9" id="r_abb9e4fde4f22011fd364daab5d75efd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb9e4fde4f22011fd364daab5d75efd9">CLOCKS_ENABLED1_CLK_PERI_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:abb9e4fde4f22011fd364daab5d75efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4636687f0bd165a9fa5182c2b4fe397e" id="r_a4636687f0bd165a9fa5182c2b4fe397e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4636687f0bd165a9fa5182c2b4fe397e">CLOCKS_ENABLED1_CLK_PERI_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a4636687f0bd165a9fa5182c2b4fe397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ad014374ccc63660989460a651ef72" id="r_ab6ad014374ccc63660989460a651ef72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6ad014374ccc63660989460a651ef72">CLOCKS_ENABLED1_CLK_PERI_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ab6ad014374ccc63660989460a651ef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea05241fab77b11ce44a16f29cc580f" id="r_afea05241fab77b11ce44a16f29cc580f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afea05241fab77b11ce44a16f29cc580f">CLOCKS_ENABLED1_CLK_PERI_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afea05241fab77b11ce44a16f29cc580f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aed64403d45e5f255355676051e102" id="r_a80aed64403d45e5f255355676051e102"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80aed64403d45e5f255355676051e102">CLOCKS_ENABLED1_CLK_PERI_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a80aed64403d45e5f255355676051e102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfb5c8ca382f3e56428894bf214a4a7" id="r_abdfb5c8ca382f3e56428894bf214a4a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abdfb5c8ca382f3e56428894bf214a4a7">CLOCKS_ENABLED1_CLK_PERI_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:abdfb5c8ca382f3e56428894bf214a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4adc0e09caf6bee23116cab11544e0" id="r_aea4adc0e09caf6bee23116cab11544e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea4adc0e09caf6bee23116cab11544e0">CLOCKS_ENABLED1_CLK_PERI_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aea4adc0e09caf6bee23116cab11544e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68dab33a20b8bb331b5d921d3aa06fdd" id="r_a68dab33a20b8bb331b5d921d3aa06fdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68dab33a20b8bb331b5d921d3aa06fdd">CLOCKS_ENABLED1_CLK_PERI_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a68dab33a20b8bb331b5d921d3aa06fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0adb2512ca21f44f2d109e2a944528c" id="r_ae0adb2512ca21f44f2d109e2a944528c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0adb2512ca21f44f2d109e2a944528c">CLOCKS_ENABLED1_CLK_PERI_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae0adb2512ca21f44f2d109e2a944528c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e46b07f7e7d07a53ddcf3aeaec1dd63" id="r_a8e46b07f7e7d07a53ddcf3aeaec1dd63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e46b07f7e7d07a53ddcf3aeaec1dd63">CLOCKS_ENABLED1_CLK_REF_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8e46b07f7e7d07a53ddcf3aeaec1dd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab293f81b68c25137a9ffcd030787ca35" id="r_ab293f81b68c25137a9ffcd030787ca35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab293f81b68c25137a9ffcd030787ca35">CLOCKS_ENABLED1_CLK_REF_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ab293f81b68c25137a9ffcd030787ca35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df5b40f04a638dcdc9accf8f5a5e18b" id="r_a9df5b40f04a638dcdc9accf8f5a5e18b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9df5b40f04a638dcdc9accf8f5a5e18b">CLOCKS_ENABLED1_CLK_REF_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9df5b40f04a638dcdc9accf8f5a5e18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc12bb5cb7dc54e3f403f0602780ff8" id="r_afcc12bb5cb7dc54e3f403f0602780ff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcc12bb5cb7dc54e3f403f0602780ff8">CLOCKS_ENABLED1_CLK_REF_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:afcc12bb5cb7dc54e3f403f0602780ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc4a1fad4428435db8b11c235a41575" id="r_accc4a1fad4428435db8b11c235a41575"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accc4a1fad4428435db8b11c235a41575">CLOCKS_ENABLED1_CLK_REF_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:accc4a1fad4428435db8b11c235a41575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4387c030f0240522fc559a15fb928a03" id="r_a4387c030f0240522fc559a15fb928a03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4387c030f0240522fc559a15fb928a03">CLOCKS_ENABLED1_CLK_SYS_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4387c030f0240522fc559a15fb928a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a7dad86405f710501fb36287696d70" id="r_a07a7dad86405f710501fb36287696d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07a7dad86405f710501fb36287696d70">CLOCKS_ENABLED1_CLK_SYS_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a07a7dad86405f710501fb36287696d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514a57a1133f809c109b44a0f3553676" id="r_a514a57a1133f809c109b44a0f3553676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a514a57a1133f809c109b44a0f3553676">CLOCKS_ENABLED1_CLK_SYS_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a514a57a1133f809c109b44a0f3553676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e4b81c0b424147346a66fe01242c2b" id="r_a32e4b81c0b424147346a66fe01242c2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32e4b81c0b424147346a66fe01242c2b">CLOCKS_ENABLED1_CLK_SYS_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a32e4b81c0b424147346a66fe01242c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e87cca02eba76e3a4573e9b7add78d" id="r_a76e87cca02eba76e3a4573e9b7add78d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76e87cca02eba76e3a4573e9b7add78d">CLOCKS_ENABLED1_CLK_SYS_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76e87cca02eba76e3a4573e9b7add78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f2494d694e2afb1d40eabe6595e4bd" id="r_ac0f2494d694e2afb1d40eabe6595e4bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0f2494d694e2afb1d40eabe6595e4bd">CLOCKS_ENABLED1_CLK_SYS_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac0f2494d694e2afb1d40eabe6595e4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abade7bbb6a0698bf5000ff384c769b1d" id="r_abade7bbb6a0698bf5000ff384c769b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abade7bbb6a0698bf5000ff384c769b1d">CLOCKS_ENABLED1_CLK_SYS_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abade7bbb6a0698bf5000ff384c769b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d5f0dab9cebd5c7f0c7eefa165f0f9" id="r_ae3d5f0dab9cebd5c7f0c7eefa165f0f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3d5f0dab9cebd5c7f0c7eefa165f0f9">CLOCKS_ENABLED1_CLK_SYS_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae3d5f0dab9cebd5c7f0c7eefa165f0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa4fba16b2ddcb14a11cfe4cb409c94" id="r_a5fa4fba16b2ddcb14a11cfe4cb409c94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fa4fba16b2ddcb14a11cfe4cb409c94">CLOCKS_ENABLED1_CLK_SYS_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5fa4fba16b2ddcb14a11cfe4cb409c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c84f15188192e2edf996ddd5356b603" id="r_a7c84f15188192e2edf996ddd5356b603"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c84f15188192e2edf996ddd5356b603">CLOCKS_ENABLED1_CLK_SYS_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7c84f15188192e2edf996ddd5356b603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd7c3594df6dda471e18a7a0b255c90" id="r_a0dd7c3594df6dda471e18a7a0b255c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0dd7c3594df6dda471e18a7a0b255c90">CLOCKS_ENABLED1_CLK_SYS_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0dd7c3594df6dda471e18a7a0b255c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a3b07adcdbfed54290302b4c702cc4" id="r_ad1a3b07adcdbfed54290302b4c702cc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1a3b07adcdbfed54290302b4c702cc4">CLOCKS_ENABLED1_CLK_SYS_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad1a3b07adcdbfed54290302b4c702cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a3f0a5e41a57ad9d8db4a2f3aa4dae" id="r_ac3a3f0a5e41a57ad9d8db4a2f3aa4dae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3a3f0a5e41a57ad9d8db4a2f3aa4dae">CLOCKS_ENABLED1_CLK_SYS_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac3a3f0a5e41a57ad9d8db4a2f3aa4dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8214438f74a2eedc227f85713f0968" id="r_a5f8214438f74a2eedc227f85713f0968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f8214438f74a2eedc227f85713f0968">CLOCKS_ENABLED1_CLK_SYS_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a5f8214438f74a2eedc227f85713f0968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7bc36e60edae4a1294bc3039c4b170" id="r_a0a7bc36e60edae4a1294bc3039c4b170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a7bc36e60edae4a1294bc3039c4b170">CLOCKS_ENABLED1_CLK_SYS_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0a7bc36e60edae4a1294bc3039c4b170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcee6b4b8464b5e18c2b301a372c84f6" id="r_abcee6b4b8464b5e18c2b301a372c84f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abcee6b4b8464b5e18c2b301a372c84f6">CLOCKS_ENABLED1_CLK_SYS_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abcee6b4b8464b5e18c2b301a372c84f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab069cb42828912865d36b15935eafe30" id="r_ab069cb42828912865d36b15935eafe30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab069cb42828912865d36b15935eafe30">CLOCKS_ENABLED1_CLK_SYS_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ab069cb42828912865d36b15935eafe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d81b81976093b0024dccbd8a1391de" id="r_a96d81b81976093b0024dccbd8a1391de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96d81b81976093b0024dccbd8a1391de">CLOCKS_ENABLED1_CLK_SYS_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a96d81b81976093b0024dccbd8a1391de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbf9d4b5116014859860d2bf04c223a" id="r_a5cbf9d4b5116014859860d2bf04c223a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cbf9d4b5116014859860d2bf04c223a">CLOCKS_ENABLED1_CLK_SYS_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5cbf9d4b5116014859860d2bf04c223a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba75ca08eb903ceaef26a5ea45536cf" id="r_acba75ca08eb903ceaef26a5ea45536cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acba75ca08eb903ceaef26a5ea45536cf">CLOCKS_ENABLED1_CLK_SYS_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acba75ca08eb903ceaef26a5ea45536cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20d89501f718983b5123e62de9b080f" id="r_aa20d89501f718983b5123e62de9b080f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa20d89501f718983b5123e62de9b080f">CLOCKS_ENABLED1_CLK_SYS_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa20d89501f718983b5123e62de9b080f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb8fc2ea5f1de2606817bd7499a1cd8" id="r_afcb8fc2ea5f1de2606817bd7499a1cd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcb8fc2ea5f1de2606817bd7499a1cd8">CLOCKS_ENABLED1_CLK_SYS_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:afcb8fc2ea5f1de2606817bd7499a1cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8e681790ce3797e861bc84512e6551" id="r_a2d8e681790ce3797e861bc84512e6551"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d8e681790ce3797e861bc84512e6551">CLOCKS_ENABLED1_CLK_SYS_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2d8e681790ce3797e861bc84512e6551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f12b460678cb05913b3749c6a353ae" id="r_a36f12b460678cb05913b3749c6a353ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36f12b460678cb05913b3749c6a353ae">CLOCKS_ENABLED1_CLK_SYS_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a36f12b460678cb05913b3749c6a353ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae072604c641b1085d30ae4252be0f769" id="r_ae072604c641b1085d30ae4252be0f769"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae072604c641b1085d30ae4252be0f769">CLOCKS_ENABLED1_CLK_SYS_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae072604c641b1085d30ae4252be0f769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893eae870bd20d2ebf3560e5fa38b7d7" id="r_a893eae870bd20d2ebf3560e5fa38b7d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a893eae870bd20d2ebf3560e5fa38b7d7">CLOCKS_ENABLED1_CLK_SYS_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a893eae870bd20d2ebf3560e5fa38b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0834764e058645df01cd44ab9267c254" id="r_a0834764e058645df01cd44ab9267c254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0834764e058645df01cd44ab9267c254">CLOCKS_ENABLED1_CLK_SYS_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0834764e058645df01cd44ab9267c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848bb8623e4c13fb0df7d1e81ba53746" id="r_a848bb8623e4c13fb0df7d1e81ba53746"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a848bb8623e4c13fb0df7d1e81ba53746">CLOCKS_ENABLED1_CLK_SYS_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a848bb8623e4c13fb0df7d1e81ba53746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ee131757b62bb8fc4182e78288211a" id="r_ac5ee131757b62bb8fc4182e78288211a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5ee131757b62bb8fc4182e78288211a">CLOCKS_ENABLED1_CLK_SYS_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac5ee131757b62bb8fc4182e78288211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af380bef53008ee6428fc5622911c7c44" id="r_af380bef53008ee6428fc5622911c7c44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af380bef53008ee6428fc5622911c7c44">CLOCKS_ENABLED1_CLK_SYS_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af380bef53008ee6428fc5622911c7c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1ddc94b553990c431fa4d5aad3eb0f" id="r_afb1ddc94b553990c431fa4d5aad3eb0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afb1ddc94b553990c431fa4d5aad3eb0f">CLOCKS_ENABLED1_CLK_SYS_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afb1ddc94b553990c431fa4d5aad3eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8222da60e03630456a2af271f4004680" id="r_a8222da60e03630456a2af271f4004680"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8222da60e03630456a2af271f4004680">CLOCKS_ENABLED1_CLK_SYS_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a8222da60e03630456a2af271f4004680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b34b776bda22a237cf81adbb50a6e3" id="r_a58b34b776bda22a237cf81adbb50a6e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58b34b776bda22a237cf81adbb50a6e3">CLOCKS_ENABLED1_CLK_SYS_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a58b34b776bda22a237cf81adbb50a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6871040d5bedb360a5bfd436743644cc" id="r_a6871040d5bedb360a5bfd436743644cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6871040d5bedb360a5bfd436743644cc">CLOCKS_ENABLED1_CLK_SYS_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6871040d5bedb360a5bfd436743644cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bc4fb0ccde8a4d6dbb02401e741330" id="r_a37bc4fb0ccde8a4d6dbb02401e741330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37bc4fb0ccde8a4d6dbb02401e741330">CLOCKS_ENABLED1_CLK_SYS_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a37bc4fb0ccde8a4d6dbb02401e741330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cff36bec21b3c8b7235c7b220f73f3a" id="r_a7cff36bec21b3c8b7235c7b220f73f3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cff36bec21b3c8b7235c7b220f73f3a">CLOCKS_ENABLED1_CLK_SYS_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7cff36bec21b3c8b7235c7b220f73f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0159d67599259c7c74b2a8753575cff" id="r_ae0159d67599259c7c74b2a8753575cff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0159d67599259c7c74b2a8753575cff">CLOCKS_ENABLED1_CLK_SYS_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ae0159d67599259c7c74b2a8753575cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af148a74aebd397372f5effacff75707e" id="r_af148a74aebd397372f5effacff75707e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af148a74aebd397372f5effacff75707e">CLOCKS_ENABLED1_CLK_SYS_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:af148a74aebd397372f5effacff75707e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958c8b96e3b74ea3df734e0938d455d9" id="r_a958c8b96e3b74ea3df734e0938d455d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a958c8b96e3b74ea3df734e0938d455d9">CLOCKS_ENABLED1_CLK_SYS_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a958c8b96e3b74ea3df734e0938d455d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b75026d05442515b2531ca15a6a56a" id="r_aa2b75026d05442515b2531ca15a6a56a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2b75026d05442515b2531ca15a6a56a">CLOCKS_ENABLED1_CLK_SYS_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa2b75026d05442515b2531ca15a6a56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7654a8ce7bd0446790a7bbf366ec7d6c" id="r_a7654a8ce7bd0446790a7bbf366ec7d6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7654a8ce7bd0446790a7bbf366ec7d6c">CLOCKS_ENABLED1_CLK_SYS_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7654a8ce7bd0446790a7bbf366ec7d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0618887d57c9003fabfb1eea240aa189" id="r_a0618887d57c9003fabfb1eea240aa189"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0618887d57c9003fabfb1eea240aa189">CLOCKS_ENABLED1_CLK_SYS_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a0618887d57c9003fabfb1eea240aa189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994a1d87f119d1e5585345dbad92cb87" id="r_a994a1d87f119d1e5585345dbad92cb87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a994a1d87f119d1e5585345dbad92cb87">CLOCKS_ENABLED1_CLK_SYS_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a994a1d87f119d1e5585345dbad92cb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa3dd94e8e8890a32ee7df77ca89560" id="r_afaa3dd94e8e8890a32ee7df77ca89560"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaa3dd94e8e8890a32ee7df77ca89560">CLOCKS_ENABLED1_CLK_SYS_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afaa3dd94e8e8890a32ee7df77ca89560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb6103da25c4f2cbf75adf90805d2ce" id="r_a8bb6103da25c4f2cbf75adf90805d2ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8bb6103da25c4f2cbf75adf90805d2ce">CLOCKS_ENABLED1_CLK_SYS_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bb6103da25c4f2cbf75adf90805d2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82531873fed8e0fa24dfc7af354efd9f" id="r_a82531873fed8e0fa24dfc7af354efd9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82531873fed8e0fa24dfc7af354efd9f">CLOCKS_ENABLED1_CLK_SYS_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a82531873fed8e0fa24dfc7af354efd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a371c95afaf65271368b324955447a" id="r_a32a371c95afaf65271368b324955447a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32a371c95afaf65271368b324955447a">CLOCKS_ENABLED1_CLK_SYS_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a32a371c95afaf65271368b324955447a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dccb15bb3cb12bfb8f8cd56c8e8d722" id="r_a8dccb15bb3cb12bfb8f8cd56c8e8d722"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8dccb15bb3cb12bfb8f8cd56c8e8d722">CLOCKS_ENABLED1_CLK_SYS_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a8dccb15bb3cb12bfb8f8cd56c8e8d722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f148fe5088e47c3a41cc68ede6d54c" id="r_a10f148fe5088e47c3a41cc68ede6d54c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10f148fe5088e47c3a41cc68ede6d54c">CLOCKS_ENABLED1_CLK_SYS_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a10f148fe5088e47c3a41cc68ede6d54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6336ba8cdbcf6fef09be9f427063e5" id="r_a9c6336ba8cdbcf6fef09be9f427063e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c6336ba8cdbcf6fef09be9f427063e5">CLOCKS_ENABLED1_CLK_SYS_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9c6336ba8cdbcf6fef09be9f427063e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a1c21d1a30fa6c3ab87900166ddf31" id="r_a51a1c21d1a30fa6c3ab87900166ddf31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51a1c21d1a30fa6c3ab87900166ddf31">CLOCKS_ENABLED1_CLK_SYS_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a51a1c21d1a30fa6c3ab87900166ddf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af460b87e3b05517f5ca3b81b83cf4532" id="r_af460b87e3b05517f5ca3b81b83cf4532"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af460b87e3b05517f5ca3b81b83cf4532">CLOCKS_ENABLED1_CLK_SYS_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:af460b87e3b05517f5ca3b81b83cf4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045fddd3b98737f001d2b8f9e40d4b4b" id="r_a045fddd3b98737f001d2b8f9e40d4b4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a045fddd3b98737f001d2b8f9e40d4b4b">CLOCKS_ENABLED1_CLK_SYS_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a045fddd3b98737f001d2b8f9e40d4b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325f9ec600f75ad2ec097a38b1096b99" id="r_a325f9ec600f75ad2ec097a38b1096b99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a325f9ec600f75ad2ec097a38b1096b99">CLOCKS_ENABLED1_CLK_SYS_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a325f9ec600f75ad2ec097a38b1096b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ad53103af9e915602b08991d4c6d50" id="r_af0ad53103af9e915602b08991d4c6d50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0ad53103af9e915602b08991d4c6d50">CLOCKS_ENABLED1_CLK_SYS_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af0ad53103af9e915602b08991d4c6d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804743691be147f9e5f6bd0deb515f15" id="r_a804743691be147f9e5f6bd0deb515f15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a804743691be147f9e5f6bd0deb515f15">CLOCKS_ENABLED1_CLK_SYS_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a804743691be147f9e5f6bd0deb515f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0799ce090b55274e4b52250c428eb41" id="r_ad0799ce090b55274e4b52250c428eb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0799ce090b55274e4b52250c428eb41">CLOCKS_ENABLED1_CLK_SYS_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ad0799ce090b55274e4b52250c428eb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14a95158f135eb4802c41656786f6eb" id="r_ae14a95158f135eb4802c41656786f6eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae14a95158f135eb4802c41656786f6eb">CLOCKS_ENABLED1_CLK_SYS_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ae14a95158f135eb4802c41656786f6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2414881ca7240729b91414ee72e86246" id="r_a2414881ca7240729b91414ee72e86246"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2414881ca7240729b91414ee72e86246">CLOCKS_ENABLED1_CLK_SYS_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a2414881ca7240729b91414ee72e86246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc208a2d9f9b92d4bf077d4a12af239" id="r_a0bc208a2d9f9b92d4bf077d4a12af239"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0bc208a2d9f9b92d4bf077d4a12af239">CLOCKS_ENABLED1_CLK_SYS_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0bc208a2d9f9b92d4bf077d4a12af239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577ba10765ea942aa9a6eed6a1152473" id="r_a577ba10765ea942aa9a6eed6a1152473"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a577ba10765ea942aa9a6eed6a1152473">CLOCKS_ENABLED1_CLK_SYS_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a577ba10765ea942aa9a6eed6a1152473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5739ef83bc60af016e80707a77e59936" id="r_a5739ef83bc60af016e80707a77e59936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5739ef83bc60af016e80707a77e59936">CLOCKS_ENABLED1_CLK_SYS_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a5739ef83bc60af016e80707a77e59936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906696c5a8b35545f1e695054e5059d9" id="r_a906696c5a8b35545f1e695054e5059d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a906696c5a8b35545f1e695054e5059d9">CLOCKS_ENABLED1_CLK_SYS_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a906696c5a8b35545f1e695054e5059d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9476c4e5532dcc8550841cfc4770e964" id="r_a9476c4e5532dcc8550841cfc4770e964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9476c4e5532dcc8550841cfc4770e964">CLOCKS_ENABLED1_CLK_SYS_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a9476c4e5532dcc8550841cfc4770e964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf313ef99f205f07f54fb7c8c8f7cbca" id="r_adf313ef99f205f07f54fb7c8c8f7cbca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf313ef99f205f07f54fb7c8c8f7cbca">CLOCKS_ENABLED1_CLK_SYS_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adf313ef99f205f07f54fb7c8c8f7cbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f4a58f09fe4bbc9568a63f54e1916b" id="r_a07f4a58f09fe4bbc9568a63f54e1916b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07f4a58f09fe4bbc9568a63f54e1916b">CLOCKS_ENABLED1_CLK_SYS_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a07f4a58f09fe4bbc9568a63f54e1916b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5699f8e50331ac56a8197bc2d8ddc1" id="r_aac5699f8e50331ac56a8197bc2d8ddc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac5699f8e50331ac56a8197bc2d8ddc1">CLOCKS_ENABLED1_CLK_SYS_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:aac5699f8e50331ac56a8197bc2d8ddc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80ba24611eda7f7c9691e1c0a6fb9ae" id="r_af80ba24611eda7f7c9691e1c0a6fb9ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af80ba24611eda7f7c9691e1c0a6fb9ae">CLOCKS_ENABLED1_CLK_SYS_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af80ba24611eda7f7c9691e1c0a6fb9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12a33b6ec7d672c53de70252ba93874" id="r_af12a33b6ec7d672c53de70252ba93874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af12a33b6ec7d672c53de70252ba93874">CLOCKS_ENABLED1_CLK_SYS_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af12a33b6ec7d672c53de70252ba93874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb1f6b1946f27a27e3d63dad163f514" id="r_a0eb1f6b1946f27a27e3d63dad163f514"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0eb1f6b1946f27a27e3d63dad163f514">CLOCKS_ENABLED1_CLK_SYS_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0eb1f6b1946f27a27e3d63dad163f514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6705d2d04b89d85b451f16dddfcd1065" id="r_a6705d2d04b89d85b451f16dddfcd1065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6705d2d04b89d85b451f16dddfcd1065">CLOCKS_ENABLED1_CLK_SYS_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6705d2d04b89d85b451f16dddfcd1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726aaa8d63221a8099e1cedef0000f93" id="r_a726aaa8d63221a8099e1cedef0000f93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a726aaa8d63221a8099e1cedef0000f93">CLOCKS_ENABLED1_CLK_SYS_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a726aaa8d63221a8099e1cedef0000f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc573020a3268b3c739bd7c0f02fe708" id="r_adc573020a3268b3c739bd7c0f02fe708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc573020a3268b3c739bd7c0f02fe708">CLOCKS_ENABLED1_CLK_SYS_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:adc573020a3268b3c739bd7c0f02fe708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769180497155a5996008da14aa139835" id="r_a769180497155a5996008da14aa139835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a769180497155a5996008da14aa139835">CLOCKS_ENABLED1_CLK_SYS_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a769180497155a5996008da14aa139835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1bbeb7043a6c2e458adff7f0ff0593" id="r_a5b1bbeb7043a6c2e458adff7f0ff0593"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5b1bbeb7043a6c2e458adff7f0ff0593">CLOCKS_ENABLED1_CLK_SYS_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5b1bbeb7043a6c2e458adff7f0ff0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4abf47ada9817539d334e1f30cdd47f" id="r_aa4abf47ada9817539d334e1f30cdd47f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4abf47ada9817539d334e1f30cdd47f">CLOCKS_ENABLED1_CLK_SYS_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa4abf47ada9817539d334e1f30cdd47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad110eea1055676404c4ec086b62bc638" id="r_ad110eea1055676404c4ec086b62bc638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad110eea1055676404c4ec086b62bc638">CLOCKS_ENABLED1_CLK_SYS_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:ad110eea1055676404c4ec086b62bc638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71057fb783bb877bf43179152b0332a" id="r_aa71057fb783bb877bf43179152b0332a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa71057fb783bb877bf43179152b0332a">CLOCKS_ENABLED1_CLK_SYS_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aa71057fb783bb877bf43179152b0332a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef663e68ce5d371d5e865eb65dffda3" id="r_adef663e68ce5d371d5e865eb65dffda3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adef663e68ce5d371d5e865eb65dffda3">CLOCKS_ENABLED1_CLK_SYS_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:adef663e68ce5d371d5e865eb65dffda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2120a2efe6a6817cd829981934f9b2e8" id="r_a2120a2efe6a6817cd829981934f9b2e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2120a2efe6a6817cd829981934f9b2e8">CLOCKS_ENABLED1_CLK_SYS_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2120a2efe6a6817cd829981934f9b2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3a96e2da68602d986ac06845bfb2a5" id="r_a1a3a96e2da68602d986ac06845bfb2a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a3a96e2da68602d986ac06845bfb2a5">CLOCKS_ENABLED1_CLK_SYS_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1a3a96e2da68602d986ac06845bfb2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64e07f82a9c545021e1da2a85d61295" id="r_ac64e07f82a9c545021e1da2a85d61295"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac64e07f82a9c545021e1da2a85d61295">CLOCKS_ENABLED1_CLK_SYS_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ac64e07f82a9c545021e1da2a85d61295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a17e3bd7616be21fdaf225cdd10b02" id="r_a47a17e3bd7616be21fdaf225cdd10b02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47a17e3bd7616be21fdaf225cdd10b02">CLOCKS_ENABLED1_CLK_SYS_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a47a17e3bd7616be21fdaf225cdd10b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2a75d57b941a87b775b55b8b46a014" id="r_a9d2a75d57b941a87b775b55b8b46a014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d2a75d57b941a87b775b55b8b46a014">CLOCKS_ENABLED1_CLK_SYS_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a9d2a75d57b941a87b775b55b8b46a014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51025b48675de5ac7b0e4ab4a66b82f9" id="r_a51025b48675de5ac7b0e4ab4a66b82f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51025b48675de5ac7b0e4ab4a66b82f9">CLOCKS_ENABLED1_CLK_SYS_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a51025b48675de5ac7b0e4ab4a66b82f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17c84741f6bdb6f44b6ebd9d2695084" id="r_aa17c84741f6bdb6f44b6ebd9d2695084"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa17c84741f6bdb6f44b6ebd9d2695084">CLOCKS_ENABLED1_CLK_SYS_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa17c84741f6bdb6f44b6ebd9d2695084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e1763ce336bd1b8c9181b3fd6f124c" id="r_a52e1763ce336bd1b8c9181b3fd6f124c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52e1763ce336bd1b8c9181b3fd6f124c">CLOCKS_ENABLED1_CLK_SYS_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a52e1763ce336bd1b8c9181b3fd6f124c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c22abe0b14c65f43849be93cbc91b" id="r_add8c22abe0b14c65f43849be93cbc91b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add8c22abe0b14c65f43849be93cbc91b">CLOCKS_ENABLED1_CLK_SYS_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:add8c22abe0b14c65f43849be93cbc91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0164e55e3903fe7fb597641f4f91737c" id="r_a0164e55e3903fe7fb597641f4f91737c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0164e55e3903fe7fb597641f4f91737c">CLOCKS_ENABLED1_CLK_SYS_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a0164e55e3903fe7fb597641f4f91737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addac3350246de3ddc840309ebf8417b1" id="r_addac3350246de3ddc840309ebf8417b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#addac3350246de3ddc840309ebf8417b1">CLOCKS_ENABLED1_CLK_SYS_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:addac3350246de3ddc840309ebf8417b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3be82690a39842964a93cadc27247e5" id="r_ae3be82690a39842964a93cadc27247e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3be82690a39842964a93cadc27247e5">CLOCKS_ENABLED1_CLK_SYS_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae3be82690a39842964a93cadc27247e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e4b29d31ce0fda878a7fe5f1c300a1" id="r_a32e4b29d31ce0fda878a7fe5f1c300a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32e4b29d31ce0fda878a7fe5f1c300a1">CLOCKS_ENABLED1_CLK_SYS_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a32e4b29d31ce0fda878a7fe5f1c300a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df76c118cec11fdf1c8aed5b18f9f62" id="r_a7df76c118cec11fdf1c8aed5b18f9f62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7df76c118cec11fdf1c8aed5b18f9f62">CLOCKS_ENABLED1_CLK_SYS_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a7df76c118cec11fdf1c8aed5b18f9f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdbd7126913013b8c525826694641df" id="r_a3cdbd7126913013b8c525826694641df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cdbd7126913013b8c525826694641df">CLOCKS_ENABLED1_CLK_SYS_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a3cdbd7126913013b8c525826694641df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f72325c5507a707316142f6bcb3978" id="r_a42f72325c5507a707316142f6bcb3978"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42f72325c5507a707316142f6bcb3978">CLOCKS_ENABLED1_CLK_SYS_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42f72325c5507a707316142f6bcb3978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa61a767657be6afbfea7fcd992c8999" id="r_aaa61a767657be6afbfea7fcd992c8999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa61a767657be6afbfea7fcd992c8999">CLOCKS_ENABLED1_CLK_SYS_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aaa61a767657be6afbfea7fcd992c8999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7df442a31331edb2c76d30322d67961" id="r_aa7df442a31331edb2c76d30322d67961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7df442a31331edb2c76d30322d67961">CLOCKS_ENABLED1_CLK_SYS_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:aa7df442a31331edb2c76d30322d67961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135002f3d60c4e008cd1c760a24d3d95" id="r_a135002f3d60c4e008cd1c760a24d3d95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a135002f3d60c4e008cd1c760a24d3d95">CLOCKS_ENABLED1_CLK_SYS_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a135002f3d60c4e008cd1c760a24d3d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f45aa61d58b9996536a558efbdb5b0" id="r_a87f45aa61d58b9996536a558efbdb5b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87f45aa61d58b9996536a558efbdb5b0">CLOCKS_ENABLED1_CLK_SYS_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a87f45aa61d58b9996536a558efbdb5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb65c484642bc4e9006fe3479f55d86" id="r_a4bb65c484642bc4e9006fe3479f55d86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4bb65c484642bc4e9006fe3479f55d86">CLOCKS_ENABLED1_CLK_SYS_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4bb65c484642bc4e9006fe3479f55d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23ba5c729a52bb56f5b2e03c5b5b34e" id="r_ae23ba5c729a52bb56f5b2e03c5b5b34e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae23ba5c729a52bb56f5b2e03c5b5b34e">CLOCKS_ENABLED1_CLK_SYS_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae23ba5c729a52bb56f5b2e03c5b5b34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8339f14a0a71e04e5e93c5816ecb30" id="r_a6f8339f14a0a71e04e5e93c5816ecb30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f8339f14a0a71e04e5e93c5816ecb30">CLOCKS_ENABLED1_CLK_SYS_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a6f8339f14a0a71e04e5e93c5816ecb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2007a9ee3f664ed76e0bbef3484ff43d" id="r_a2007a9ee3f664ed76e0bbef3484ff43d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2007a9ee3f664ed76e0bbef3484ff43d">CLOCKS_ENABLED1_CLK_SYS_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a2007a9ee3f664ed76e0bbef3484ff43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d3da07a76230c4d2ea834b31ceef60" id="r_a41d3da07a76230c4d2ea834b31ceef60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41d3da07a76230c4d2ea834b31ceef60">CLOCKS_ENABLED1_CLK_SYS_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a41d3da07a76230c4d2ea834b31ceef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89dfea03a69ba03f2d793ae5542d60c" id="r_af89dfea03a69ba03f2d793ae5542d60c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af89dfea03a69ba03f2d793ae5542d60c">CLOCKS_ENABLED1_CLK_SYS_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af89dfea03a69ba03f2d793ae5542d60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4689ee950f6be0cde3a2f8900289f2a" id="r_af4689ee950f6be0cde3a2f8900289f2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4689ee950f6be0cde3a2f8900289f2a">CLOCKS_ENABLED1_CLK_SYS_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af4689ee950f6be0cde3a2f8900289f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c4337224594ffe034a370dc936a9e3" id="r_aa2c4337224594ffe034a370dc936a9e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2c4337224594ffe034a370dc936a9e3">CLOCKS_ENABLED1_CLK_SYS_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:aa2c4337224594ffe034a370dc936a9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d823e683b1b7641715debb57aaba54" id="r_ae0d823e683b1b7641715debb57aaba54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0d823e683b1b7641715debb57aaba54">CLOCKS_ENABLED1_CLK_SYS_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:ae0d823e683b1b7641715debb57aaba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc739379a55e0abd4ef3f8a10cbcb46d" id="r_acc739379a55e0abd4ef3f8a10cbcb46d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc739379a55e0abd4ef3f8a10cbcb46d">CLOCKS_ENABLED1_CLK_SYS_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:acc739379a55e0abd4ef3f8a10cbcb46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3644ce36887131e2e817a3ae31230025" id="r_a3644ce36887131e2e817a3ae31230025"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3644ce36887131e2e817a3ae31230025">CLOCKS_ENABLED1_CLK_SYS_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3644ce36887131e2e817a3ae31230025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad736c8eb2ab3a2681f47ee999463949d" id="r_ad736c8eb2ab3a2681f47ee999463949d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad736c8eb2ab3a2681f47ee999463949d">CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad736c8eb2ab3a2681f47ee999463949d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b844e84217620602748790946a5d58" id="r_ac8b844e84217620602748790946a5d58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8b844e84217620602748790946a5d58">CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ac8b844e84217620602748790946a5d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0aecb8098a697f465d7d3920c1fdfa3" id="r_ad0aecb8098a697f465d7d3920c1fdfa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0aecb8098a697f465d7d3920c1fdfa3">CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ad0aecb8098a697f465d7d3920c1fdfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7346193fcede70a8742b54f31a43fa7f" id="r_a7346193fcede70a8742b54f31a43fa7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7346193fcede70a8742b54f31a43fa7f">CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a7346193fcede70a8742b54f31a43fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1749fefeb269ba47c8f20ed3ad1481" id="r_adb1749fefeb269ba47c8f20ed3ad1481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb1749fefeb269ba47c8f20ed3ad1481">CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adb1749fefeb269ba47c8f20ed3ad1481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d623df31e05237738d1ab62deac989" id="r_af0d623df31e05237738d1ab62deac989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0d623df31e05237738d1ab62deac989">CLOCKS_ENABLED1_CLK_SYS_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af0d623df31e05237738d1ab62deac989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8bbe59fad4120d06870ddb4da3a4f4" id="r_afc8bbe59fad4120d06870ddb4da3a4f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8bbe59fad4120d06870ddb4da3a4f4">CLOCKS_ENABLED1_CLK_SYS_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:afc8bbe59fad4120d06870ddb4da3a4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac779344ee3513b7fc5e42638ecfbd057" id="r_ac779344ee3513b7fc5e42638ecfbd057"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac779344ee3513b7fc5e42638ecfbd057">CLOCKS_ENABLED1_CLK_SYS_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ac779344ee3513b7fc5e42638ecfbd057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee256f9c11b0b74c0127bb96bdc10239" id="r_aee256f9c11b0b74c0127bb96bdc10239"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee256f9c11b0b74c0127bb96bdc10239">CLOCKS_ENABLED1_CLK_SYS_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aee256f9c11b0b74c0127bb96bdc10239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c6d351b9bdb8f01928afc9ea195279" id="r_a54c6d351b9bdb8f01928afc9ea195279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54c6d351b9bdb8f01928afc9ea195279">CLOCKS_ENABLED1_CLK_SYS_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a54c6d351b9bdb8f01928afc9ea195279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad7b7716f2d8b6920e25b62b1258e57" id="r_abad7b7716f2d8b6920e25b62b1258e57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abad7b7716f2d8b6920e25b62b1258e57">CLOCKS_ENABLED1_CLK_SYS_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abad7b7716f2d8b6920e25b62b1258e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b05fd7d387427348f9c1b53a35a7724" id="r_a9b05fd7d387427348f9c1b53a35a7724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b05fd7d387427348f9c1b53a35a7724">CLOCKS_ENABLED1_CLK_SYS_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a9b05fd7d387427348f9c1b53a35a7724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e33ddd66860ffabe23ec1849d6dae2" id="r_a98e33ddd66860ffabe23ec1849d6dae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98e33ddd66860ffabe23ec1849d6dae2">CLOCKS_ENABLED1_CLK_SYS_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a98e33ddd66860ffabe23ec1849d6dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf3db6798788b581346ced6f85fce19" id="r_a4cf3db6798788b581346ced6f85fce19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cf3db6798788b581346ced6f85fce19">CLOCKS_ENABLED1_CLK_SYS_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a4cf3db6798788b581346ced6f85fce19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e60c9532a25354ea1b5aec29bb12790" id="r_a8e60c9532a25354ea1b5aec29bb12790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e60c9532a25354ea1b5aec29bb12790">CLOCKS_ENABLED1_CLK_SYS_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e60c9532a25354ea1b5aec29bb12790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d33bc98c463244b9099cd53abb8218" id="r_a45d33bc98c463244b9099cd53abb8218"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45d33bc98c463244b9099cd53abb8218">CLOCKS_ENABLED1_CLK_USB_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a45d33bc98c463244b9099cd53abb8218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273ba1884744de3d70fded72ffc9c145" id="r_a273ba1884744de3d70fded72ffc9c145"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a273ba1884744de3d70fded72ffc9c145">CLOCKS_ENABLED1_CLK_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a273ba1884744de3d70fded72ffc9c145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae086c9c373c6fea42bedb73cbd353fd2" id="r_ae086c9c373c6fea42bedb73cbd353fd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae086c9c373c6fea42bedb73cbd353fd2">CLOCKS_ENABLED1_CLK_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:ae086c9c373c6fea42bedb73cbd353fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce55d9de9d66429085a4fb7f5308a8a" id="r_a5ce55d9de9d66429085a4fb7f5308a8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ce55d9de9d66429085a4fb7f5308a8a">CLOCKS_ENABLED1_CLK_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a5ce55d9de9d66429085a4fb7f5308a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93e29d5d6663bde0c27b9ec88453c16" id="r_ad93e29d5d6663bde0c27b9ec88453c16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad93e29d5d6663bde0c27b9ec88453c16">CLOCKS_ENABLED1_CLK_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad93e29d5d6663bde0c27b9ec88453c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad427d13100ee65301db7827c0e9ea795" id="r_ad427d13100ee65301db7827c0e9ea795"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad427d13100ee65301db7827c0e9ea795">CLOCKS_ENABLED1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td></tr>
<tr class="separator:ad427d13100ee65301db7827c0e9ea795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97715a1caa4274fc5d72b816e4f11d86" id="r_a97715a1caa4274fc5d72b816e4f11d86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97715a1caa4274fc5d72b816e4f11d86">CLOCKS_ENABLED1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a97715a1caa4274fc5d72b816e4f11d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01f5905cb28fe882687a69e47ea0bb1" id="r_ad01f5905cb28fe882687a69e47ea0bb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad01f5905cb28fe882687a69e47ea0bb1">CLOCKS_FC0_DELAY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad01f5905cb28fe882687a69e47ea0bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698c5789282644eacff02118eb4d3fe2" id="r_a698c5789282644eacff02118eb4d3fe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a698c5789282644eacff02118eb4d3fe2">CLOCKS_FC0_DELAY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a698c5789282644eacff02118eb4d3fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2091c4cf595f3e62fbda7dca1cff7f75" id="r_a2091c4cf595f3e62fbda7dca1cff7f75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2091c4cf595f3e62fbda7dca1cff7f75">CLOCKS_FC0_DELAY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2091c4cf595f3e62fbda7dca1cff7f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc37f30fbdcbe0e4077644b896f3de1" id="r_aebc37f30fbdcbe0e4077644b896f3de1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebc37f30fbdcbe0e4077644b896f3de1">CLOCKS_FC0_DELAY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aebc37f30fbdcbe0e4077644b896f3de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426bd1f6f947753fabb98bbbfdf94235" id="r_a426bd1f6f947753fabb98bbbfdf94235"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a426bd1f6f947753fabb98bbbfdf94235">CLOCKS_FC0_DELAY_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:a426bd1f6f947753fabb98bbbfdf94235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af611a1d5d45597f8ae721bb64a5e549c" id="r_af611a1d5d45597f8ae721bb64a5e549c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af611a1d5d45597f8ae721bb64a5e549c">CLOCKS_FC0_DELAY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af611a1d5d45597f8ae721bb64a5e549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5012dee87ba2f93f9ff8db1b1882ccd8" id="r_a5012dee87ba2f93f9ff8db1b1882ccd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5012dee87ba2f93f9ff8db1b1882ccd8">CLOCKS_FC0_INTERVAL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5012dee87ba2f93f9ff8db1b1882ccd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a27ea6f35638241a483e7635324bbe" id="r_ac4a27ea6f35638241a483e7635324bbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4a27ea6f35638241a483e7635324bbe">CLOCKS_FC0_INTERVAL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:ac4a27ea6f35638241a483e7635324bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986086219f2130cbeaafad95946af204" id="r_a986086219f2130cbeaafad95946af204"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a986086219f2130cbeaafad95946af204">CLOCKS_FC0_INTERVAL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a986086219f2130cbeaafad95946af204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61302c91ce3fd14e39b22576b0a48a5b" id="r_a61302c91ce3fd14e39b22576b0a48a5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61302c91ce3fd14e39b22576b0a48a5b">CLOCKS_FC0_INTERVAL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a61302c91ce3fd14e39b22576b0a48a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3430015efd0a303497363435b657d47" id="r_aa3430015efd0a303497363435b657d47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3430015efd0a303497363435b657d47">CLOCKS_FC0_INTERVAL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:aa3430015efd0a303497363435b657d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d834d2624fa55cc32f29f1907f13c79" id="r_a4d834d2624fa55cc32f29f1907f13c79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d834d2624fa55cc32f29f1907f13c79">CLOCKS_FC0_INTERVAL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a4d834d2624fa55cc32f29f1907f13c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae3c52d614118679ef6faa9da92206c" id="r_a0ae3c52d614118679ef6faa9da92206c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ae3c52d614118679ef6faa9da92206c">CLOCKS_FC0_MAX_KHZ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ae3c52d614118679ef6faa9da92206c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cb2380094b468f5301dd2af0573043" id="r_af0cb2380094b468f5301dd2af0573043"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0cb2380094b468f5301dd2af0573043">CLOCKS_FC0_MAX_KHZ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:af0cb2380094b468f5301dd2af0573043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8eddbab9af53d2a8512b5c55bf3565a" id="r_ab8eddbab9af53d2a8512b5c55bf3565a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8eddbab9af53d2a8512b5c55bf3565a">CLOCKS_FC0_MAX_KHZ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab8eddbab9af53d2a8512b5c55bf3565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60c63f325b4128fb3dfa0d2aa42b014" id="r_af60c63f325b4128fb3dfa0d2aa42b014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af60c63f325b4128fb3dfa0d2aa42b014">CLOCKS_FC0_MAX_KHZ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:af60c63f325b4128fb3dfa0d2aa42b014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3481e7b83002b35af95ade69d17a1aa" id="r_af3481e7b83002b35af95ade69d17a1aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3481e7b83002b35af95ade69d17a1aa">CLOCKS_FC0_MAX_KHZ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:af3481e7b83002b35af95ade69d17a1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963a2c0289e4f705a044052a8e0ba843" id="r_a963a2c0289e4f705a044052a8e0ba843"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a963a2c0289e4f705a044052a8e0ba843">CLOCKS_FC0_MAX_KHZ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:a963a2c0289e4f705a044052a8e0ba843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b952a5b1f84024781a73d9d4288e78" id="r_a33b952a5b1f84024781a73d9d4288e78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33b952a5b1f84024781a73d9d4288e78">CLOCKS_FC0_MIN_KHZ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a33b952a5b1f84024781a73d9d4288e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dbfb22f0943344a2103e62a9fe05aa" id="r_a37dbfb22f0943344a2103e62a9fe05aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37dbfb22f0943344a2103e62a9fe05aa">CLOCKS_FC0_MIN_KHZ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:a37dbfb22f0943344a2103e62a9fe05aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a577e0a92862d93b44f67bd04d7f51" id="r_a89a577e0a92862d93b44f67bd04d7f51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a89a577e0a92862d93b44f67bd04d7f51">CLOCKS_FC0_MIN_KHZ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a89a577e0a92862d93b44f67bd04d7f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bcd0c2a698673a92e404ed4526bb1e" id="r_ab0bcd0c2a698673a92e404ed4526bb1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0bcd0c2a698673a92e404ed4526bb1e">CLOCKS_FC0_MIN_KHZ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ab0bcd0c2a698673a92e404ed4526bb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbe4528e56e6ccb7e6d93075f66a673" id="r_a3cbe4528e56e6ccb7e6d93075f66a673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cbe4528e56e6ccb7e6d93075f66a673">CLOCKS_FC0_MIN_KHZ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:a3cbe4528e56e6ccb7e6d93075f66a673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff17c103849d306b17b5a12c05592d8b" id="r_aff17c103849d306b17b5a12c05592d8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff17c103849d306b17b5a12c05592d8b">CLOCKS_FC0_MIN_KHZ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aff17c103849d306b17b5a12c05592d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f83f3a986f60482447ad981f8e4181" id="r_a10f83f3a986f60482447ad981f8e4181"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10f83f3a986f60482447ad981f8e4181">CLOCKS_FC0_REF_KHZ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a10f83f3a986f60482447ad981f8e4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c5feebf41287aafe5f5888906c58da" id="r_ab8c5feebf41287aafe5f5888906c58da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8c5feebf41287aafe5f5888906c58da">CLOCKS_FC0_REF_KHZ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000fffff)</td></tr>
<tr class="separator:ab8c5feebf41287aafe5f5888906c58da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea77a49177c430c6af6615efaeac8a55" id="r_aea77a49177c430c6af6615efaeac8a55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea77a49177c430c6af6615efaeac8a55">CLOCKS_FC0_REF_KHZ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aea77a49177c430c6af6615efaeac8a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc13afa18209d72124b0dc55ab8ce010" id="r_afc13afa18209d72124b0dc55ab8ce010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc13afa18209d72124b0dc55ab8ce010">CLOCKS_FC0_REF_KHZ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:afc13afa18209d72124b0dc55ab8ce010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3547957171f931a1554b18b18d6f87dd" id="r_a3547957171f931a1554b18b18d6f87dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3547957171f931a1554b18b18d6f87dd">CLOCKS_FC0_REF_KHZ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:a3547957171f931a1554b18b18d6f87dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ba7ea3ecf996bc2aa7fe337056494c" id="r_a17ba7ea3ecf996bc2aa7fe337056494c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17ba7ea3ecf996bc2aa7fe337056494c">CLOCKS_FC0_REF_KHZ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a17ba7ea3ecf996bc2aa7fe337056494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676dba675f27a09283e8ba27787d0981" id="r_a676dba675f27a09283e8ba27787d0981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a676dba675f27a09283e8ba27787d0981">CLOCKS_FC0_RESULT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3fffffff)</td></tr>
<tr class="separator:a676dba675f27a09283e8ba27787d0981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47e7ca37c45d5010c06e78a8441cda7" id="r_ad47e7ca37c45d5010c06e78a8441cda7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad47e7ca37c45d5010c06e78a8441cda7">CLOCKS_FC0_RESULT_FRAC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad47e7ca37c45d5010c06e78a8441cda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55515981c9942691d5a285d74d4cc0d5" id="r_a55515981c9942691d5a285d74d4cc0d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a55515981c9942691d5a285d74d4cc0d5">CLOCKS_FC0_RESULT_FRAC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a55515981c9942691d5a285d74d4cc0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40685324efdfbd12c15655aa53983f94" id="r_a40685324efdfbd12c15655aa53983f94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40685324efdfbd12c15655aa53983f94">CLOCKS_FC0_RESULT_FRAC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a40685324efdfbd12c15655aa53983f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b5e7896889f6455876653d187d50c1" id="r_ac0b5e7896889f6455876653d187d50c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0b5e7896889f6455876653d187d50c1">CLOCKS_FC0_RESULT_FRAC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac0b5e7896889f6455876653d187d50c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d92862293c19c21b647b85c975e8c5" id="r_a34d92862293c19c21b647b85c975e8c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34d92862293c19c21b647b85c975e8c5">CLOCKS_FC0_RESULT_FRAC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a34d92862293c19c21b647b85c975e8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbf3cb5d2867222d93a0131041ea73e" id="r_a2cbf3cb5d2867222d93a0131041ea73e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cbf3cb5d2867222d93a0131041ea73e">CLOCKS_FC0_RESULT_KHZ_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2cbf3cb5d2867222d93a0131041ea73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c37c6dc808ac5d0054ffc27a9a76a6" id="r_a02c37c6dc808ac5d0054ffc27a9a76a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02c37c6dc808ac5d0054ffc27a9a76a6">CLOCKS_FC0_RESULT_KHZ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3fffffe0)</td></tr>
<tr class="separator:a02c37c6dc808ac5d0054ffc27a9a76a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636cb0b7acbffb660630bd89fc5e862a" id="r_a636cb0b7acbffb660630bd89fc5e862a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a636cb0b7acbffb660630bd89fc5e862a">CLOCKS_FC0_RESULT_KHZ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a636cb0b7acbffb660630bd89fc5e862a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62a4eb30c7cd03b315dad07326539f3" id="r_ae62a4eb30c7cd03b315dad07326539f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae62a4eb30c7cd03b315dad07326539f3">CLOCKS_FC0_RESULT_KHZ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ae62a4eb30c7cd03b315dad07326539f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be2ee5f324c19433943613bcabbd23b" id="r_a5be2ee5f324c19433943613bcabbd23b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5be2ee5f324c19433943613bcabbd23b">CLOCKS_FC0_RESULT_KHZ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000)</td></tr>
<tr class="separator:a5be2ee5f324c19433943613bcabbd23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78b8a8ca7e8beb6d7c5b579a59af7c2" id="r_ac78b8a8ca7e8beb6d7c5b579a59af7c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac78b8a8ca7e8beb6d7c5b579a59af7c2">CLOCKS_FC0_RESULT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:ac78b8a8ca7e8beb6d7c5b579a59af7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14005875e896b03097ffe7bd22454d4c" id="r_a14005875e896b03097ffe7bd22454d4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14005875e896b03097ffe7bd22454d4c">CLOCKS_FC0_RESULT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a14005875e896b03097ffe7bd22454d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bd9447831b6726136b50c8f744651b" id="r_a83bd9447831b6726136b50c8f744651b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83bd9447831b6726136b50c8f744651b">CLOCKS_FC0_SRC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a83bd9447831b6726136b50c8f744651b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff811eca971ae932648d7f5d132d3be8" id="r_aff811eca971ae932648d7f5d132d3be8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff811eca971ae932648d7f5d132d3be8">CLOCKS_FC0_SRC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aff811eca971ae932648d7f5d132d3be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96030d2569ccce201714776912953386" id="r_a96030d2569ccce201714776912953386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96030d2569ccce201714776912953386">CLOCKS_FC0_SRC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a96030d2569ccce201714776912953386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b90df5349a3ab553e728cdf19da0c0e" id="r_a2b90df5349a3ab553e728cdf19da0c0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b90df5349a3ab553e728cdf19da0c0e">CLOCKS_FC0_SRC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a2b90df5349a3ab553e728cdf19da0c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dd90eb028d111d9da55823699537e9" id="r_ae0dd90eb028d111d9da55823699537e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0dd90eb028d111d9da55823699537e9">CLOCKS_FC0_SRC_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:ae0dd90eb028d111d9da55823699537e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a71270c23b8e93e1192d54b6b05557" id="r_ab8a71270c23b8e93e1192d54b6b05557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8a71270c23b8e93e1192d54b6b05557">CLOCKS_FC0_SRC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab8a71270c23b8e93e1192d54b6b05557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ba1a9158ca874fdf23f4ef43994bf9" id="r_af7ba1a9158ca874fdf23f4ef43994bf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7ba1a9158ca874fdf23f4ef43994bf9">CLOCKS_FC0_SRC_VALUE_CLK_ADC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0c)</td></tr>
<tr class="separator:af7ba1a9158ca874fdf23f4ef43994bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54a4a573746e5ab438603f2046ef2bf" id="r_ae54a4a573746e5ab438603f2046ef2bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae54a4a573746e5ab438603f2046ef2bf">CLOCKS_FC0_SRC_VALUE_CLK_HSTX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td></tr>
<tr class="separator:ae54a4a573746e5ab438603f2046ef2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecf2c31fbe632c2c660466df860478d" id="r_acecf2c31fbe632c2c660466df860478d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acecf2c31fbe632c2c660466df860478d">CLOCKS_FC0_SRC_VALUE_CLK_PERI</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0a)</td></tr>
<tr class="separator:acecf2c31fbe632c2c660466df860478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dcb18490a608be05d2fa62ee17c64e" id="r_a10dcb18490a608be05d2fa62ee17c64e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10dcb18490a608be05d2fa62ee17c64e">CLOCKS_FC0_SRC_VALUE_CLK_REF</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08)</td></tr>
<tr class="separator:a10dcb18490a608be05d2fa62ee17c64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac373437ba470e72810c5ba21b0765538" id="r_ac373437ba470e72810c5ba21b0765538"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac373437ba470e72810c5ba21b0765538">CLOCKS_FC0_SRC_VALUE_CLK_SYS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x09)</td></tr>
<tr class="separator:ac373437ba470e72810c5ba21b0765538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fbcdba32b7e16c83f2c98d61de045d" id="r_aa0fbcdba32b7e16c83f2c98d61de045d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0fbcdba32b7e16c83f2c98d61de045d">CLOCKS_FC0_SRC_VALUE_CLK_USB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td></tr>
<tr class="separator:aa0fbcdba32b7e16c83f2c98d61de045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434b60b9162123bc921632d4ed3e9c56" id="r_a434b60b9162123bc921632d4ed3e9c56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a434b60b9162123bc921632d4ed3e9c56">CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x06)</td></tr>
<tr class="separator:a434b60b9162123bc921632d4ed3e9c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b35aa1f58c673efa2c7c9e4c4154c4f" id="r_a7b35aa1f58c673efa2c7c9e4c4154c4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b35aa1f58c673efa2c7c9e4c4154c4f">CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x07)</td></tr>
<tr class="separator:a7b35aa1f58c673efa2c7c9e4c4154c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad050efc58b8ab2431421daedb9d25774" id="r_ad050efc58b8ab2431421daedb9d25774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad050efc58b8ab2431421daedb9d25774">CLOCKS_FC0_SRC_VALUE_LPOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0e)</td></tr>
<tr class="separator:ad050efc58b8ab2431421daedb9d25774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad9145f31c4668fee4820507eba4691" id="r_acad9145f31c4668fee4820507eba4691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acad9145f31c4668fee4820507eba4691">CLOCKS_FC0_SRC_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:acad9145f31c4668fee4820507eba4691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd09af42d3b0b6c98b5baa9d5b269f97" id="r_afd09af42d3b0b6c98b5baa9d5b269f97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd09af42d3b0b6c98b5baa9d5b269f97">CLOCKS_FC0_SRC_VALUE_OTP_CLK2FC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0f)</td></tr>
<tr class="separator:afd09af42d3b0b6c98b5baa9d5b269f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bcb2ca44698354e96fa3ee5b01d3b0" id="r_a91bcb2ca44698354e96fa3ee5b01d3b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91bcb2ca44698354e96fa3ee5b01d3b0">CLOCKS_FC0_SRC_VALUE_PLL_SYS_CLKSRC_PRIMARY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td></tr>
<tr class="separator:a91bcb2ca44698354e96fa3ee5b01d3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4701548570384643e71b2b9bb686438" id="r_aa4701548570384643e71b2b9bb686438"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4701548570384643e71b2b9bb686438">CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:aa4701548570384643e71b2b9bb686438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa9c385e3bfd57e9f1b20a328822cfc" id="r_a3aa9c385e3bfd57e9f1b20a328822cfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3aa9c385e3bfd57e9f1b20a328822cfc">CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY_DFT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10)</td></tr>
<tr class="separator:a3aa9c385e3bfd57e9f1b20a328822cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05446e1e53bb150d828d47c4fa1c4949" id="r_a05446e1e53bb150d828d47c4fa1c4949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05446e1e53bb150d828d47c4fa1c4949">CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a05446e1e53bb150d828d47c4fa1c4949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99f3c3e1c26f792db2ec6b4c61ba3c9" id="r_ae99f3c3e1c26f792db2ec6b4c61ba3c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae99f3c3e1c26f792db2ec6b4c61ba3c9">CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC_PH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04)</td></tr>
<tr class="separator:ae99f3c3e1c26f792db2ec6b4c61ba3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d2bb29cba69381de6689a3427d1022" id="r_ac1d2bb29cba69381de6689a3427d1022"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1d2bb29cba69381de6689a3427d1022">CLOCKS_FC0_SRC_VALUE_XOSC_CLKSRC</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:ac1d2bb29cba69381de6689a3427d1022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc0e72658a884abd9ec10997f722c00" id="r_a6fc0e72658a884abd9ec10997f722c00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6fc0e72658a884abd9ec10997f722c00">CLOCKS_FC0_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x11111111)</td></tr>
<tr class="separator:a6fc0e72658a884abd9ec10997f722c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fc02119b440e6a3f3c1907f8d968e6" id="r_ab6fc02119b440e6a3f3c1907f8d968e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6fc02119b440e6a3f3c1907f8d968e6">CLOCKS_FC0_STATUS_DIED_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab6fc02119b440e6a3f3c1907f8d968e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea5f2780b07dac0ab8c2d33642faa72" id="r_abea5f2780b07dac0ab8c2d33642faa72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abea5f2780b07dac0ab8c2d33642faa72">CLOCKS_FC0_STATUS_DIED_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:abea5f2780b07dac0ab8c2d33642faa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de9cec413222d870ae5a98255fbe6e2" id="r_a6de9cec413222d870ae5a98255fbe6e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6de9cec413222d870ae5a98255fbe6e2">CLOCKS_FC0_STATUS_DIED_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a6de9cec413222d870ae5a98255fbe6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5ee7857c67654bff1add2b16ef031b" id="r_aeb5ee7857c67654bff1add2b16ef031b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb5ee7857c67654bff1add2b16ef031b">CLOCKS_FC0_STATUS_DIED_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aeb5ee7857c67654bff1add2b16ef031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25f2836eb799c468cbc977d38d87042" id="r_ae25f2836eb799c468cbc977d38d87042"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae25f2836eb799c468cbc977d38d87042">CLOCKS_FC0_STATUS_DIED_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae25f2836eb799c468cbc977d38d87042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17941c0305a3d28203220c7c16b7ba2c" id="r_a17941c0305a3d28203220c7c16b7ba2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17941c0305a3d28203220c7c16b7ba2c">CLOCKS_FC0_STATUS_DONE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a17941c0305a3d28203220c7c16b7ba2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca8caf8c0f74d02635d82d87f7bbcf2" id="r_a5ca8caf8c0f74d02635d82d87f7bbcf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ca8caf8c0f74d02635d82d87f7bbcf2">CLOCKS_FC0_STATUS_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5ca8caf8c0f74d02635d82d87f7bbcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f5eebf0c8a281d35183d5e6c6f0657" id="r_aa7f5eebf0c8a281d35183d5e6c6f0657"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7f5eebf0c8a281d35183d5e6c6f0657">CLOCKS_FC0_STATUS_DONE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa7f5eebf0c8a281d35183d5e6c6f0657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1f452de760ed3ce3524981b4a04e62" id="r_ade1f452de760ed3ce3524981b4a04e62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade1f452de760ed3ce3524981b4a04e62">CLOCKS_FC0_STATUS_DONE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ade1f452de760ed3ce3524981b4a04e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933361552d8eff52341921cc19eb0a6f" id="r_a933361552d8eff52341921cc19eb0a6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a933361552d8eff52341921cc19eb0a6f">CLOCKS_FC0_STATUS_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a933361552d8eff52341921cc19eb0a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1ae9fe3813a3c96b048c0043dab492" id="r_a4a1ae9fe3813a3c96b048c0043dab492"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a1ae9fe3813a3c96b048c0043dab492">CLOCKS_FC0_STATUS_FAIL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4a1ae9fe3813a3c96b048c0043dab492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd1facfb46b3160a0dec2e400f7e9c5" id="r_abdd1facfb46b3160a0dec2e400f7e9c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abdd1facfb46b3160a0dec2e400f7e9c5">CLOCKS_FC0_STATUS_FAIL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:abdd1facfb46b3160a0dec2e400f7e9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee1fe63139267b5fdc880f48485cb4f" id="r_a2ee1fe63139267b5fdc880f48485cb4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ee1fe63139267b5fdc880f48485cb4f">CLOCKS_FC0_STATUS_FAIL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a2ee1fe63139267b5fdc880f48485cb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb66fa8b99b5c0676620fc1289aa193b" id="r_acb66fa8b99b5c0676620fc1289aa193b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb66fa8b99b5c0676620fc1289aa193b">CLOCKS_FC0_STATUS_FAIL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:acb66fa8b99b5c0676620fc1289aa193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8c30cbfdb62fa08a15bced32d8bfcf" id="r_adf8c30cbfdb62fa08a15bced32d8bfcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf8c30cbfdb62fa08a15bced32d8bfcf">CLOCKS_FC0_STATUS_FAIL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adf8c30cbfdb62fa08a15bced32d8bfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a64816e5e1075bc7c3371f6ae85272c" id="r_a8a64816e5e1075bc7c3371f6ae85272c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a64816e5e1075bc7c3371f6ae85272c">CLOCKS_FC0_STATUS_FAST_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8a64816e5e1075bc7c3371f6ae85272c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807a7cb2ce298ea06cecd144a56cd9eb" id="r_a807a7cb2ce298ea06cecd144a56cd9eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a807a7cb2ce298ea06cecd144a56cd9eb">CLOCKS_FC0_STATUS_FAST_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a807a7cb2ce298ea06cecd144a56cd9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33568d0e3b6cd73713342be4a041be6d" id="r_a33568d0e3b6cd73713342be4a041be6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33568d0e3b6cd73713342be4a041be6d">CLOCKS_FC0_STATUS_FAST_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a33568d0e3b6cd73713342be4a041be6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5675fee5d300755f171ca1aa8f2fd71b" id="r_a5675fee5d300755f171ca1aa8f2fd71b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5675fee5d300755f171ca1aa8f2fd71b">CLOCKS_FC0_STATUS_FAST_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a5675fee5d300755f171ca1aa8f2fd71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a61641d7f9a8c14667f13a0c7ecf10d" id="r_a5a61641d7f9a8c14667f13a0c7ecf10d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a61641d7f9a8c14667f13a0c7ecf10d">CLOCKS_FC0_STATUS_FAST_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5a61641d7f9a8c14667f13a0c7ecf10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae441f453feba4dd3b98e870e19cb6658" id="r_ae441f453feba4dd3b98e870e19cb6658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae441f453feba4dd3b98e870e19cb6658">CLOCKS_FC0_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td></tr>
<tr class="separator:ae441f453feba4dd3b98e870e19cb6658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4df96b076594edaeb70befe7fdc36e" id="r_aad4df96b076594edaeb70befe7fdc36e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad4df96b076594edaeb70befe7fdc36e">CLOCKS_FC0_STATUS_PASS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aad4df96b076594edaeb70befe7fdc36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a4748e99017387418c3b495e8e4701" id="r_a86a4748e99017387418c3b495e8e4701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86a4748e99017387418c3b495e8e4701">CLOCKS_FC0_STATUS_PASS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a86a4748e99017387418c3b495e8e4701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60610f5510556c78db9d9cf2d1cde78e" id="r_a60610f5510556c78db9d9cf2d1cde78e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60610f5510556c78db9d9cf2d1cde78e">CLOCKS_FC0_STATUS_PASS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a60610f5510556c78db9d9cf2d1cde78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcba738e5ecd49f0bacfe948bbe5a546" id="r_adcba738e5ecd49f0bacfe948bbe5a546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcba738e5ecd49f0bacfe948bbe5a546">CLOCKS_FC0_STATUS_PASS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adcba738e5ecd49f0bacfe948bbe5a546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5059c1425f6816b08a0c2b0e83fc21b9" id="r_a5059c1425f6816b08a0c2b0e83fc21b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5059c1425f6816b08a0c2b0e83fc21b9">CLOCKS_FC0_STATUS_PASS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5059c1425f6816b08a0c2b0e83fc21b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3029579560d2352a790ea9015ccdc02e" id="r_a3029579560d2352a790ea9015ccdc02e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3029579560d2352a790ea9015ccdc02e">CLOCKS_FC0_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3029579560d2352a790ea9015ccdc02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e848073e732b50bf5e708b03001388" id="r_ab7e848073e732b50bf5e708b03001388"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7e848073e732b50bf5e708b03001388">CLOCKS_FC0_STATUS_RUNNING_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab7e848073e732b50bf5e708b03001388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d5e9c9046595e523506bd0d7f89ca3" id="r_a50d5e9c9046595e523506bd0d7f89ca3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a50d5e9c9046595e523506bd0d7f89ca3">CLOCKS_FC0_STATUS_RUNNING_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a50d5e9c9046595e523506bd0d7f89ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279c44b04b3cba9d47ca3ba59f8310ce" id="r_a279c44b04b3cba9d47ca3ba59f8310ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a279c44b04b3cba9d47ca3ba59f8310ce">CLOCKS_FC0_STATUS_RUNNING_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a279c44b04b3cba9d47ca3ba59f8310ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94977598eebadae7d342c3536ac323cd" id="r_a94977598eebadae7d342c3536ac323cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a94977598eebadae7d342c3536ac323cd">CLOCKS_FC0_STATUS_RUNNING_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a94977598eebadae7d342c3536ac323cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c4e4b94f36f07c1684cb342122272e" id="r_ab7c4e4b94f36f07c1684cb342122272e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7c4e4b94f36f07c1684cb342122272e">CLOCKS_FC0_STATUS_RUNNING_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab7c4e4b94f36f07c1684cb342122272e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fda3ab908503389f137da4972a5693f" id="r_a3fda3ab908503389f137da4972a5693f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fda3ab908503389f137da4972a5693f">CLOCKS_FC0_STATUS_SLOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3fda3ab908503389f137da4972a5693f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf749aa4215a7bc97521d232a6fe000d" id="r_adf749aa4215a7bc97521d232a6fe000d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf749aa4215a7bc97521d232a6fe000d">CLOCKS_FC0_STATUS_SLOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:adf749aa4215a7bc97521d232a6fe000d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab072060cc06787bb8099ce12eceb5e40" id="r_ab072060cc06787bb8099ce12eceb5e40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab072060cc06787bb8099ce12eceb5e40">CLOCKS_FC0_STATUS_SLOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ab072060cc06787bb8099ce12eceb5e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaebb73084475411002c176cbe46acc0" id="r_aeaebb73084475411002c176cbe46acc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeaebb73084475411002c176cbe46acc0">CLOCKS_FC0_STATUS_SLOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aeaebb73084475411002c176cbe46acc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c3c8106fcb4d5b2d61ebff593c2a97" id="r_a80c3c8106fcb4d5b2d61ebff593c2a97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80c3c8106fcb4d5b2d61ebff593c2a97">CLOCKS_FC0_STATUS_SLOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a80c3c8106fcb4d5b2d61ebff593c2a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fb7231ba794842ed488234e9ee08d6" id="r_a59fb7231ba794842ed488234e9ee08d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59fb7231ba794842ed488234e9ee08d6">CLOCKS_FC0_STATUS_WAITING_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a59fb7231ba794842ed488234e9ee08d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134d31e10f10f265b8eb54a19c847278" id="r_a134d31e10f10f265b8eb54a19c847278"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a134d31e10f10f265b8eb54a19c847278">CLOCKS_FC0_STATUS_WAITING_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a134d31e10f10f265b8eb54a19c847278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c54e9a2cb6c26d4f4733ada383238ab" id="r_a4c54e9a2cb6c26d4f4733ada383238ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c54e9a2cb6c26d4f4733ada383238ab">CLOCKS_FC0_STATUS_WAITING_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4c54e9a2cb6c26d4f4733ada383238ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a163a2ab1465a6897fa7fb6da92025f" id="r_a3a163a2ab1465a6897fa7fb6da92025f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a163a2ab1465a6897fa7fb6da92025f">CLOCKS_FC0_STATUS_WAITING_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a3a163a2ab1465a6897fa7fb6da92025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade52ccd63f118ce4c3ad339564d3c8a0" id="r_ade52ccd63f118ce4c3ad339564d3c8a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade52ccd63f118ce4c3ad339564d3c8a0">CLOCKS_FC0_STATUS_WAITING_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ade52ccd63f118ce4c3ad339564d3c8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bf93dcf10ae61628c2ee5291b8f3b1" id="r_a94bf93dcf10ae61628c2ee5291b8f3b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a94bf93dcf10ae61628c2ee5291b8f3b1">CLOCKS_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a94bf93dcf10ae61628c2ee5291b8f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b44b0180edf3b96ff5eb17206920b3" id="r_a01b44b0180edf3b96ff5eb17206920b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01b44b0180edf3b96ff5eb17206920b3">CLOCKS_INTE_CLK_SYS_RESUS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a01b44b0180edf3b96ff5eb17206920b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327cb08259ffa0d376f211d97de8203c" id="r_a327cb08259ffa0d376f211d97de8203c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a327cb08259ffa0d376f211d97de8203c">CLOCKS_INTE_CLK_SYS_RESUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a327cb08259ffa0d376f211d97de8203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9530586fafd87b4927dcf1f414602da" id="r_ad9530586fafd87b4927dcf1f414602da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9530586fafd87b4927dcf1f414602da">CLOCKS_INTE_CLK_SYS_RESUS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad9530586fafd87b4927dcf1f414602da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0de2c89f8fa690a517f277631f35794" id="r_ab0de2c89f8fa690a517f277631f35794"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0de2c89f8fa690a517f277631f35794">CLOCKS_INTE_CLK_SYS_RESUS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab0de2c89f8fa690a517f277631f35794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2538e83c903044f11c94930a53bc0c" id="r_a7d2538e83c903044f11c94930a53bc0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d2538e83c903044f11c94930a53bc0c">CLOCKS_INTE_CLK_SYS_RESUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d2538e83c903044f11c94930a53bc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe98175958483c7d2f8c0d67d990d20d" id="r_abe98175958483c7d2f8c0d67d990d20d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe98175958483c7d2f8c0d67d990d20d">CLOCKS_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td></tr>
<tr class="separator:abe98175958483c7d2f8c0d67d990d20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1319928e61b41e4a7d76f5e2d88144" id="r_a3c1319928e61b41e4a7d76f5e2d88144"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c1319928e61b41e4a7d76f5e2d88144">CLOCKS_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3c1319928e61b41e4a7d76f5e2d88144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9095b5ee791e4e68a66e027807280b" id="r_add9095b5ee791e4e68a66e027807280b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add9095b5ee791e4e68a66e027807280b">CLOCKS_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:add9095b5ee791e4e68a66e027807280b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b28084cb75dcc0c219efa864eaac9b" id="r_a53b28084cb75dcc0c219efa864eaac9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53b28084cb75dcc0c219efa864eaac9b">CLOCKS_INTF_CLK_SYS_RESUS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a53b28084cb75dcc0c219efa864eaac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8790475cc8cda881319f360ac813bcc7" id="r_a8790475cc8cda881319f360ac813bcc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8790475cc8cda881319f360ac813bcc7">CLOCKS_INTF_CLK_SYS_RESUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8790475cc8cda881319f360ac813bcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274527bf31b5d7d8b179f1f9b5afb3de" id="r_a274527bf31b5d7d8b179f1f9b5afb3de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a274527bf31b5d7d8b179f1f9b5afb3de">CLOCKS_INTF_CLK_SYS_RESUS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a274527bf31b5d7d8b179f1f9b5afb3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aae74a2501cc7672f9949328b47c0b" id="r_a09aae74a2501cc7672f9949328b47c0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09aae74a2501cc7672f9949328b47c0b">CLOCKS_INTF_CLK_SYS_RESUS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a09aae74a2501cc7672f9949328b47c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823e074d981cdecbd53fdde82ab12b65" id="r_a823e074d981cdecbd53fdde82ab12b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a823e074d981cdecbd53fdde82ab12b65">CLOCKS_INTF_CLK_SYS_RESUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a823e074d981cdecbd53fdde82ab12b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18c3225fbe8d45f1d1315993833ec89" id="r_ad18c3225fbe8d45f1d1315993833ec89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad18c3225fbe8d45f1d1315993833ec89">CLOCKS_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td></tr>
<tr class="separator:ad18c3225fbe8d45f1d1315993833ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0b830e01de9a1ac906d73232fbb295" id="r_aee0b830e01de9a1ac906d73232fbb295"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee0b830e01de9a1ac906d73232fbb295">CLOCKS_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aee0b830e01de9a1ac906d73232fbb295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa429fd3c280d019f549c32d7b8b87d7f" id="r_aa429fd3c280d019f549c32d7b8b87d7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa429fd3c280d019f549c32d7b8b87d7f">CLOCKS_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa429fd3c280d019f549c32d7b8b87d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217fc7bab1c3fde6d7056b74e5aa9394" id="r_a217fc7bab1c3fde6d7056b74e5aa9394"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a217fc7bab1c3fde6d7056b74e5aa9394">CLOCKS_INTR_CLK_SYS_RESUS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a217fc7bab1c3fde6d7056b74e5aa9394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45e62e449caae5c287d7cdc56c7f2a2" id="r_aa45e62e449caae5c287d7cdc56c7f2a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa45e62e449caae5c287d7cdc56c7f2a2">CLOCKS_INTR_CLK_SYS_RESUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa45e62e449caae5c287d7cdc56c7f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99897f3831c3635bca83a7330517e86c" id="r_a99897f3831c3635bca83a7330517e86c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a99897f3831c3635bca83a7330517e86c">CLOCKS_INTR_CLK_SYS_RESUS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a99897f3831c3635bca83a7330517e86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273f9aa747e3d53e3d8c9c5e92bc253e" id="r_a273f9aa747e3d53e3d8c9c5e92bc253e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a273f9aa747e3d53e3d8c9c5e92bc253e">CLOCKS_INTR_CLK_SYS_RESUS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a273f9aa747e3d53e3d8c9c5e92bc253e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0bc01e75d625668945a02b9082f49f" id="r_acf0bc01e75d625668945a02b9082f49f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf0bc01e75d625668945a02b9082f49f">CLOCKS_INTR_CLK_SYS_RESUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acf0bc01e75d625668945a02b9082f49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22b29f2842c02b7ffbfdef7b2f7e026" id="r_af22b29f2842c02b7ffbfdef7b2f7e026"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af22b29f2842c02b7ffbfdef7b2f7e026">CLOCKS_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td></tr>
<tr class="separator:af22b29f2842c02b7ffbfdef7b2f7e026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94637003bd813ddc16dc1ae51bfd7a2" id="r_ae94637003bd813ddc16dc1ae51bfd7a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae94637003bd813ddc16dc1ae51bfd7a2">CLOCKS_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae94637003bd813ddc16dc1ae51bfd7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fff656324d5411a40d557ce961cee11" id="r_a4fff656324d5411a40d557ce961cee11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4fff656324d5411a40d557ce961cee11">CLOCKS_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4fff656324d5411a40d557ce961cee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f80befa1376f3b5b9bee397767702a7" id="r_a0f80befa1376f3b5b9bee397767702a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f80befa1376f3b5b9bee397767702a7">CLOCKS_INTS_CLK_SYS_RESUS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0f80befa1376f3b5b9bee397767702a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7260abda236fd7175c49624a29fd9dff" id="r_a7260abda236fd7175c49624a29fd9dff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7260abda236fd7175c49624a29fd9dff">CLOCKS_INTS_CLK_SYS_RESUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7260abda236fd7175c49624a29fd9dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2795dd74b268d461946d60a0851ac725" id="r_a2795dd74b268d461946d60a0851ac725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2795dd74b268d461946d60a0851ac725">CLOCKS_INTS_CLK_SYS_RESUS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2795dd74b268d461946d60a0851ac725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adced71c26dca598cc2427183ef746451" id="r_adced71c26dca598cc2427183ef746451"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adced71c26dca598cc2427183ef746451">CLOCKS_INTS_CLK_SYS_RESUS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adced71c26dca598cc2427183ef746451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8d6a7595faf29c09e8de814a3a414a" id="r_a5d8d6a7595faf29c09e8de814a3a414a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d8d6a7595faf29c09e8de814a3a414a">CLOCKS_INTS_CLK_SYS_RESUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d8d6a7595faf29c09e8de814a3a414a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55cdf26399909969ef28a985b70a0b0" id="r_aa55cdf26399909969ef28a985b70a0b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa55cdf26399909969ef28a985b70a0b0">CLOCKS_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td></tr>
<tr class="separator:aa55cdf26399909969ef28a985b70a0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348c06a781c1426a7eeb29730038ab9f" id="r_a348c06a781c1426a7eeb29730038ab9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a348c06a781c1426a7eeb29730038ab9f">CLOCKS_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a348c06a781c1426a7eeb29730038ab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7de6087a03ec7844d59a00d055c920" id="r_a2b7de6087a03ec7844d59a00d055c920"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b7de6087a03ec7844d59a00d055c920">CLOCKS_SLEEP_EN0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2b7de6087a03ec7844d59a00d055c920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7372e8215a45958c2735d0eb4431f71" id="r_ad7372e8215a45958c2735d0eb4431f71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7372e8215a45958c2735d0eb4431f71">CLOCKS_SLEEP_EN0_CLK_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7372e8215a45958c2735d0eb4431f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ef44fb2355b188a9c0d945f5897171" id="r_ae3ef44fb2355b188a9c0d945f5897171"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3ef44fb2355b188a9c0d945f5897171">CLOCKS_SLEEP_EN0_CLK_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ae3ef44fb2355b188a9c0d945f5897171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02471976316d25d6cb658d5d8913b5eb" id="r_a02471976316d25d6cb658d5d8913b5eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02471976316d25d6cb658d5d8913b5eb">CLOCKS_SLEEP_EN0_CLK_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a02471976316d25d6cb658d5d8913b5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45dd881e3ac00924b357edf051a59c97" id="r_a45dd881e3ac00924b357edf051a59c97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45dd881e3ac00924b357edf051a59c97">CLOCKS_SLEEP_EN0_CLK_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a45dd881e3ac00924b357edf051a59c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4775afcb7ff5cc8d7bc5385f9f49586b" id="r_a4775afcb7ff5cc8d7bc5385f9f49586b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4775afcb7ff5cc8d7bc5385f9f49586b">CLOCKS_SLEEP_EN0_CLK_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4775afcb7ff5cc8d7bc5385f9f49586b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f4900bd09a2e116166b9c27e99f8a5" id="r_ab9f4900bd09a2e116166b9c27e99f8a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9f4900bd09a2e116166b9c27e99f8a5">CLOCKS_SLEEP_EN0_CLK_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab9f4900bd09a2e116166b9c27e99f8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fe0f24b53fbfce185e4df387045596" id="r_a25fe0f24b53fbfce185e4df387045596"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25fe0f24b53fbfce185e4df387045596">CLOCKS_SLEEP_EN0_CLK_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a25fe0f24b53fbfce185e4df387045596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f68e8947753ffaa162761895925beba" id="r_a8f68e8947753ffaa162761895925beba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f68e8947753ffaa162761895925beba">CLOCKS_SLEEP_EN0_CLK_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a8f68e8947753ffaa162761895925beba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cef67ca41c539fd96d5e2d94c602e9c" id="r_a9cef67ca41c539fd96d5e2d94c602e9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9cef67ca41c539fd96d5e2d94c602e9c">CLOCKS_SLEEP_EN0_CLK_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9cef67ca41c539fd96d5e2d94c602e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c272253b6d72f80698086921a195b7" id="r_a13c272253b6d72f80698086921a195b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13c272253b6d72f80698086921a195b7">CLOCKS_SLEEP_EN0_CLK_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a13c272253b6d72f80698086921a195b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d37e519bfc30501f06357bf8e64b92" id="r_ad5d37e519bfc30501f06357bf8e64b92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5d37e519bfc30501f06357bf8e64b92">CLOCKS_SLEEP_EN0_CLK_REF_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad5d37e519bfc30501f06357bf8e64b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c786764bab6fa37ec5f40cc8b3173ab" id="r_a0c786764bab6fa37ec5f40cc8b3173ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0c786764bab6fa37ec5f40cc8b3173ab">CLOCKS_SLEEP_EN0_CLK_REF_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a0c786764bab6fa37ec5f40cc8b3173ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45304841753ad9166bd625625828d742" id="r_a45304841753ad9166bd625625828d742"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45304841753ad9166bd625625828d742">CLOCKS_SLEEP_EN0_CLK_REF_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a45304841753ad9166bd625625828d742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc46e8fb6cad58763a6486b895c70d70" id="r_afc46e8fb6cad58763a6486b895c70d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc46e8fb6cad58763a6486b895c70d70">CLOCKS_SLEEP_EN0_CLK_REF_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:afc46e8fb6cad58763a6486b895c70d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb4f0eb1f09d743fb682016fbeb86d9" id="r_a3fb4f0eb1f09d743fb682016fbeb86d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fb4f0eb1f09d743fb682016fbeb86d9">CLOCKS_SLEEP_EN0_CLK_REF_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3fb4f0eb1f09d743fb682016fbeb86d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b43871f42008ae3e459910cdec17841" id="r_a4b43871f42008ae3e459910cdec17841"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4b43871f42008ae3e459910cdec17841">CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b43871f42008ae3e459910cdec17841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a901b77aaa34371e790f743e4d5517c" id="r_a8a901b77aaa34371e790f743e4d5517c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a901b77aaa34371e790f743e4d5517c">CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a8a901b77aaa34371e790f743e4d5517c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9b6f901e0472d5ab06b484178b8cae" id="r_a6d9b6f901e0472d5ab06b484178b8cae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d9b6f901e0472d5ab06b484178b8cae">CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a6d9b6f901e0472d5ab06b484178b8cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbba638b8e2f4fb7055b974163c3f711" id="r_adbba638b8e2f4fb7055b974163c3f711"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbba638b8e2f4fb7055b974163c3f711">CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:adbba638b8e2f4fb7055b974163c3f711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a8ffbf2c0f4b2da8f37d9728575e29" id="r_aa2a8ffbf2c0f4b2da8f37d9728575e29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2a8ffbf2c0f4b2da8f37d9728575e29">CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa2a8ffbf2c0f4b2da8f37d9728575e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1adbdcf4a221e3be486f1dafc711c8" id="r_aaf1adbdcf4a221e3be486f1dafc711c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf1adbdcf4a221e3be486f1dafc711c8">CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf1adbdcf4a221e3be486f1dafc711c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8c0d7da9210930d34383c49f553f5f" id="r_aeb8c0d7da9210930d34383c49f553f5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb8c0d7da9210930d34383c49f553f5f">CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aeb8c0d7da9210930d34383c49f553f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5eb7bf4a07aa66a066ca8cff16dede9" id="r_ac5eb7bf4a07aa66a066ca8cff16dede9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5eb7bf4a07aa66a066ca8cff16dede9">CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac5eb7bf4a07aa66a066ca8cff16dede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87df441fd44dcff22b5f9b5609bea35" id="r_aa87df441fd44dcff22b5f9b5609bea35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa87df441fd44dcff22b5f9b5609bea35">CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa87df441fd44dcff22b5f9b5609bea35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705e74faa9f4a776a6cd8a6024c7b891" id="r_a705e74faa9f4a776a6cd8a6024c7b891"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a705e74faa9f4a776a6cd8a6024c7b891">CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a705e74faa9f4a776a6cd8a6024c7b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5013a62468a99679f088d7b7dda42277" id="r_a5013a62468a99679f088d7b7dda42277"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5013a62468a99679f088d7b7dda42277">CLOCKS_SLEEP_EN0_CLK_SYS_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5013a62468a99679f088d7b7dda42277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6e2670950f469cf00446ac54ddc38c" id="r_adc6e2670950f469cf00446ac54ddc38c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc6e2670950f469cf00446ac54ddc38c">CLOCKS_SLEEP_EN0_CLK_SYS_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:adc6e2670950f469cf00446ac54ddc38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11134951debb9f4a0e0e051d3cf9987c" id="r_a11134951debb9f4a0e0e051d3cf9987c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11134951debb9f4a0e0e051d3cf9987c">CLOCKS_SLEEP_EN0_CLK_SYS_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a11134951debb9f4a0e0e051d3cf9987c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f7d5af1054197b7030303bd76b347b" id="r_ab7f7d5af1054197b7030303bd76b347b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7f7d5af1054197b7030303bd76b347b">CLOCKS_SLEEP_EN0_CLK_SYS_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab7f7d5af1054197b7030303bd76b347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818f92cdb6c5173dc3a66dbecf641a19" id="r_a818f92cdb6c5173dc3a66dbecf641a19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a818f92cdb6c5173dc3a66dbecf641a19">CLOCKS_SLEEP_EN0_CLK_SYS_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a818f92cdb6c5173dc3a66dbecf641a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb80051ba5357cff4f3e031846251b3" id="r_a5eb80051ba5357cff4f3e031846251b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5eb80051ba5357cff4f3e031846251b3">CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5eb80051ba5357cff4f3e031846251b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbfbcae18f25cf590e7946e3a3d7cbe3" id="r_afbfbcae18f25cf590e7946e3a3d7cbe3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afbfbcae18f25cf590e7946e3a3d7cbe3">CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:afbfbcae18f25cf590e7946e3a3d7cbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2235a89805a2cc2c2538ad19c09a9bb" id="r_ac2235a89805a2cc2c2538ad19c09a9bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2235a89805a2cc2c2538ad19c09a9bb">CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac2235a89805a2cc2c2538ad19c09a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9f4aafb484b6231d93a28bc18a8230" id="r_a1f9f4aafb484b6231d93a28bc18a8230"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f9f4aafb484b6231d93a28bc18a8230">CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1f9f4aafb484b6231d93a28bc18a8230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7860cde00a3763b94fef19db5e9e1815" id="r_a7860cde00a3763b94fef19db5e9e1815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7860cde00a3763b94fef19db5e9e1815">CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7860cde00a3763b94fef19db5e9e1815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba86b2db63d37c0e567e8497c17696c" id="r_a6ba86b2db63d37c0e567e8497c17696c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ba86b2db63d37c0e567e8497c17696c">CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6ba86b2db63d37c0e567e8497c17696c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af901a292eb9e7dc20cac44a4e5b71168" id="r_af901a292eb9e7dc20cac44a4e5b71168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af901a292eb9e7dc20cac44a4e5b71168">CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:af901a292eb9e7dc20cac44a4e5b71168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81aa260ec3445d0d5f911e4af2eddb5" id="r_ab81aa260ec3445d0d5f911e4af2eddb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab81aa260ec3445d0d5f911e4af2eddb5">CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab81aa260ec3445d0d5f911e4af2eddb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fd8f877c232b8f8fe2913e77337db" id="r_a569fd8f877c232b8f8fe2913e77337db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a569fd8f877c232b8f8fe2913e77337db">CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a569fd8f877c232b8f8fe2913e77337db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373a2f6bd19224f869d8286c13a3e6b6" id="r_a373a2f6bd19224f869d8286c13a3e6b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a373a2f6bd19224f869d8286c13a3e6b6">CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a373a2f6bd19224f869d8286c13a3e6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf943b19d3eaa4281784accb2e5a1c02" id="r_abf943b19d3eaa4281784accb2e5a1c02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf943b19d3eaa4281784accb2e5a1c02">CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf943b19d3eaa4281784accb2e5a1c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6683e39a4e8b009475c195f4d3e5b1" id="r_adf6683e39a4e8b009475c195f4d3e5b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf6683e39a4e8b009475c195f4d3e5b1">CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:adf6683e39a4e8b009475c195f4d3e5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1f6c2b86194815435dd16c5c41e04c" id="r_a9b1f6c2b86194815435dd16c5c41e04c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b1f6c2b86194815435dd16c5c41e04c">CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9b1f6c2b86194815435dd16c5c41e04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12023ae7db4964938c15f8cf272cde92" id="r_a12023ae7db4964938c15f8cf272cde92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12023ae7db4964938c15f8cf272cde92">CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a12023ae7db4964938c15f8cf272cde92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef7e25fd52d1cc652542cd1f3318bfe" id="r_a5ef7e25fd52d1cc652542cd1f3318bfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ef7e25fd52d1cc652542cd1f3318bfe">CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5ef7e25fd52d1cc652542cd1f3318bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458a0ed4ef961766461e554982abcd0e" id="r_a458a0ed4ef961766461e554982abcd0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a458a0ed4ef961766461e554982abcd0e">CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a458a0ed4ef961766461e554982abcd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3997d5fc255de8e3a12d5f6ff85bed" id="r_a2f3997d5fc255de8e3a12d5f6ff85bed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f3997d5fc255de8e3a12d5f6ff85bed">CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a2f3997d5fc255de8e3a12d5f6ff85bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb1b43049229a5dbc7fc455f985369d" id="r_aafb1b43049229a5dbc7fc455f985369d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafb1b43049229a5dbc7fc455f985369d">CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aafb1b43049229a5dbc7fc455f985369d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4583dce369c06d7d9867f9c6df4177" id="r_aeb4583dce369c06d7d9867f9c6df4177"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb4583dce369c06d7d9867f9c6df4177">CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb4583dce369c06d7d9867f9c6df4177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e79a1c06c1f047091f756080b3eeb82" id="r_a4e79a1c06c1f047091f756080b3eeb82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e79a1c06c1f047091f756080b3eeb82">CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4e79a1c06c1f047091f756080b3eeb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e8985b7db57385faf35b17f6dcd2c3" id="r_a79e8985b7db57385faf35b17f6dcd2c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79e8985b7db57385faf35b17f6dcd2c3">CLOCKS_SLEEP_EN0_CLK_SYS_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79e8985b7db57385faf35b17f6dcd2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948a49a344afff2e4a4a64340ce14934" id="r_a948a49a344afff2e4a4a64340ce14934"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a948a49a344afff2e4a4a64340ce14934">CLOCKS_SLEEP_EN0_CLK_SYS_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a948a49a344afff2e4a4a64340ce14934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74df86edfa7cc1d611b188476e661233" id="r_a74df86edfa7cc1d611b188476e661233"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a74df86edfa7cc1d611b188476e661233">CLOCKS_SLEEP_EN0_CLK_SYS_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a74df86edfa7cc1d611b188476e661233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcff607422a14a94991a2f6e9905642b" id="r_afcff607422a14a94991a2f6e9905642b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcff607422a14a94991a2f6e9905642b">CLOCKS_SLEEP_EN0_CLK_SYS_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afcff607422a14a94991a2f6e9905642b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8223d027e88d933e30992b5c9172e4f5" id="r_a8223d027e88d933e30992b5c9172e4f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8223d027e88d933e30992b5c9172e4f5">CLOCKS_SLEEP_EN0_CLK_SYS_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8223d027e88d933e30992b5c9172e4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b2ddc50037fa04bfc3cb9b9f4ba3c0" id="r_a02b2ddc50037fa04bfc3cb9b9f4ba3c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02b2ddc50037fa04bfc3cb9b9f4ba3c0">CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02b2ddc50037fa04bfc3cb9b9f4ba3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80bbe90c468609205b96698ddd85161" id="r_ae80bbe90c468609205b96698ddd85161"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae80bbe90c468609205b96698ddd85161">CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae80bbe90c468609205b96698ddd85161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136d8e354faff9ed0e15233c1087087e" id="r_a136d8e354faff9ed0e15233c1087087e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a136d8e354faff9ed0e15233c1087087e">CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a136d8e354faff9ed0e15233c1087087e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a14ab8ef75759055a0788bfed727489" id="r_a2a14ab8ef75759055a0788bfed727489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a14ab8ef75759055a0788bfed727489">CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a2a14ab8ef75759055a0788bfed727489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ecbffce28a054117773a3573462431" id="r_a57ecbffce28a054117773a3573462431"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57ecbffce28a054117773a3573462431">CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a57ecbffce28a054117773a3573462431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafb2210858c830172a9447cae581370" id="r_afafb2210858c830172a9447cae581370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afafb2210858c830172a9447cae581370">CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afafb2210858c830172a9447cae581370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c835e61d87479af49c3abe202ccb46e" id="r_a2c835e61d87479af49c3abe202ccb46e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c835e61d87479af49c3abe202ccb46e">CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a2c835e61d87479af49c3abe202ccb46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c0a7a7cbaa3461f3d7e5c2f5563b27" id="r_a39c0a7a7cbaa3461f3d7e5c2f5563b27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a39c0a7a7cbaa3461f3d7e5c2f5563b27">CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a39c0a7a7cbaa3461f3d7e5c2f5563b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdacd560f0637e861b40b07ac0e4405" id="r_accdacd560f0637e861b40b07ac0e4405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accdacd560f0637e861b40b07ac0e4405">CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:accdacd560f0637e861b40b07ac0e4405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbc234a6db23f0bf7e5fa94d2bb10c8" id="r_abcbc234a6db23f0bf7e5fa94d2bb10c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abcbc234a6db23f0bf7e5fa94d2bb10c8">CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abcbc234a6db23f0bf7e5fa94d2bb10c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19a34aabdb5b87ede9480887c21ae04" id="r_aa19a34aabdb5b87ede9480887c21ae04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa19a34aabdb5b87ede9480887c21ae04">CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa19a34aabdb5b87ede9480887c21ae04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbb146a46c034583172a8859bb2e5b5" id="r_a2cbb146a46c034583172a8859bb2e5b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cbb146a46c034583172a8859bb2e5b5">CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a2cbb146a46c034583172a8859bb2e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae620623f195a1be8d3a168dad5632e50" id="r_ae620623f195a1be8d3a168dad5632e50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae620623f195a1be8d3a168dad5632e50">CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ae620623f195a1be8d3a168dad5632e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96cb2f03099a6d144f6a315ed8d1445c" id="r_a96cb2f03099a6d144f6a315ed8d1445c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96cb2f03099a6d144f6a315ed8d1445c">CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a96cb2f03099a6d144f6a315ed8d1445c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144b4efd58b5a83947c82d4d67428fee" id="r_a144b4efd58b5a83947c82d4d67428fee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a144b4efd58b5a83947c82d4d67428fee">CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a144b4efd58b5a83947c82d4d67428fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af243d0bb8049c2afd6e756dcc690b219" id="r_af243d0bb8049c2afd6e756dcc690b219"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af243d0bb8049c2afd6e756dcc690b219">CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af243d0bb8049c2afd6e756dcc690b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f3ea6f7c2304c51dd8b8e5f3d757ed" id="r_a71f3ea6f7c2304c51dd8b8e5f3d757ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71f3ea6f7c2304c51dd8b8e5f3d757ed">CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a71f3ea6f7c2304c51dd8b8e5f3d757ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864103c071bb3f5eeed8ad5d9136a418" id="r_a864103c071bb3f5eeed8ad5d9136a418"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a864103c071bb3f5eeed8ad5d9136a418">CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a864103c071bb3f5eeed8ad5d9136a418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8be7d9d6cd945fc2334e6488ab08746" id="r_ae8be7d9d6cd945fc2334e6488ab08746"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8be7d9d6cd945fc2334e6488ab08746">CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ae8be7d9d6cd945fc2334e6488ab08746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23cf51c1cf2ca8d427bfd20f3ad2d9c1" id="r_a23cf51c1cf2ca8d427bfd20f3ad2d9c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23cf51c1cf2ca8d427bfd20f3ad2d9c1">CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a23cf51c1cf2ca8d427bfd20f3ad2d9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634302e1e19371780ac136ad99171681" id="r_a634302e1e19371780ac136ad99171681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a634302e1e19371780ac136ad99171681">CLOCKS_SLEEP_EN0_CLK_SYS_IO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a634302e1e19371780ac136ad99171681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb70ae73bc9673699c2b355cae8aa5d" id="r_a9cb70ae73bc9673699c2b355cae8aa5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9cb70ae73bc9673699c2b355cae8aa5d">CLOCKS_SLEEP_EN0_CLK_SYS_IO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a9cb70ae73bc9673699c2b355cae8aa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289c4bc70ab08830825e52bbba7a119e" id="r_a289c4bc70ab08830825e52bbba7a119e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a289c4bc70ab08830825e52bbba7a119e">CLOCKS_SLEEP_EN0_CLK_SYS_IO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a289c4bc70ab08830825e52bbba7a119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ddf57dda2d03a470be2f7d8953e4f7" id="r_ac5ddf57dda2d03a470be2f7d8953e4f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5ddf57dda2d03a470be2f7d8953e4f7">CLOCKS_SLEEP_EN0_CLK_SYS_IO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ac5ddf57dda2d03a470be2f7d8953e4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c2c3fc7822a8b86eb14311230c3579" id="r_a07c2c3fc7822a8b86eb14311230c3579"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07c2c3fc7822a8b86eb14311230c3579">CLOCKS_SLEEP_EN0_CLK_SYS_IO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a07c2c3fc7822a8b86eb14311230c3579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bc8a87ac3347b20ffa5c553db22ce5" id="r_aa6bc8a87ac3347b20ffa5c553db22ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6bc8a87ac3347b20ffa5c553db22ce5">CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa6bc8a87ac3347b20ffa5c553db22ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3daf1e5d6f956dcb07e041b5596aa0" id="r_a5f3daf1e5d6f956dcb07e041b5596aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f3daf1e5d6f956dcb07e041b5596aa0">CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a5f3daf1e5d6f956dcb07e041b5596aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8db87f7e16adffae0420282ce4cfbd" id="r_a9a8db87f7e16adffae0420282ce4cfbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a8db87f7e16adffae0420282ce4cfbd">CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a9a8db87f7e16adffae0420282ce4cfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b563250e4f2fbaa30b43436e994c68c" id="r_a6b563250e4f2fbaa30b43436e994c68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6b563250e4f2fbaa30b43436e994c68c">CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a6b563250e4f2fbaa30b43436e994c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9a72666d3973deab67be675873bf82" id="r_a2d9a72666d3973deab67be675873bf82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d9a72666d3973deab67be675873bf82">CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2d9a72666d3973deab67be675873bf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5683e19a77efbbadcf784ec9593078" id="r_a8f5683e19a77efbbadcf784ec9593078"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f5683e19a77efbbadcf784ec9593078">CLOCKS_SLEEP_EN0_CLK_SYS_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8f5683e19a77efbbadcf784ec9593078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5be538c25a6ec13715a651718eefd74" id="r_af5be538c25a6ec13715a651718eefd74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af5be538c25a6ec13715a651718eefd74">CLOCKS_SLEEP_EN0_CLK_SYS_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:af5be538c25a6ec13715a651718eefd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52eac1794e2eb09e89e0d82beb21a428" id="r_a52eac1794e2eb09e89e0d82beb21a428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52eac1794e2eb09e89e0d82beb21a428">CLOCKS_SLEEP_EN0_CLK_SYS_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a52eac1794e2eb09e89e0d82beb21a428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718646d07f6221b554ab466dc19ea739" id="r_a718646d07f6221b554ab466dc19ea739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a718646d07f6221b554ab466dc19ea739">CLOCKS_SLEEP_EN0_CLK_SYS_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a718646d07f6221b554ab466dc19ea739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ba4a08750e34fa0f5a91f06769e4a8" id="r_a67ba4a08750e34fa0f5a91f06769e4a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67ba4a08750e34fa0f5a91f06769e4a8">CLOCKS_SLEEP_EN0_CLK_SYS_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a67ba4a08750e34fa0f5a91f06769e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad312d829465c238b01d57a5642c5784e" id="r_ad312d829465c238b01d57a5642c5784e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad312d829465c238b01d57a5642c5784e">CLOCKS_SLEEP_EN0_CLK_SYS_PADS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad312d829465c238b01d57a5642c5784e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64aa2923d96fe821c46eba0e15538283" id="r_a64aa2923d96fe821c46eba0e15538283"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64aa2923d96fe821c46eba0e15538283">CLOCKS_SLEEP_EN0_CLK_SYS_PADS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a64aa2923d96fe821c46eba0e15538283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb7f0b8f2740bfdd04ea4f22e5228c2" id="r_acdb7f0b8f2740bfdd04ea4f22e5228c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb7f0b8f2740bfdd04ea4f22e5228c2">CLOCKS_SLEEP_EN0_CLK_SYS_PADS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:acdb7f0b8f2740bfdd04ea4f22e5228c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49eaa821decb7ab3fc83d8d26410c19f" id="r_a49eaa821decb7ab3fc83d8d26410c19f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49eaa821decb7ab3fc83d8d26410c19f">CLOCKS_SLEEP_EN0_CLK_SYS_PADS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a49eaa821decb7ab3fc83d8d26410c19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7ce10d8a6c2172b2f10e48c57ddbd7" id="r_a2e7ce10d8a6c2172b2f10e48c57ddbd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e7ce10d8a6c2172b2f10e48c57ddbd7">CLOCKS_SLEEP_EN0_CLK_SYS_PADS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2e7ce10d8a6c2172b2f10e48c57ddbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61685f35e57a902370de69808fb62f2b" id="r_a61685f35e57a902370de69808fb62f2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61685f35e57a902370de69808fb62f2b">CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a61685f35e57a902370de69808fb62f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee49c00f8976d9ba4f84ca311d49de1" id="r_aeee49c00f8976d9ba4f84ca311d49de1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeee49c00f8976d9ba4f84ca311d49de1">CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:aeee49c00f8976d9ba4f84ca311d49de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d61a0b0ccb5ed8c21332a7a6826907" id="r_ab0d61a0b0ccb5ed8c21332a7a6826907"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0d61a0b0ccb5ed8c21332a7a6826907">CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ab0d61a0b0ccb5ed8c21332a7a6826907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e72d8fb8478a7883695acd52199c91" id="r_a47e72d8fb8478a7883695acd52199c91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47e72d8fb8478a7883695acd52199c91">CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a47e72d8fb8478a7883695acd52199c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adaf101fb2d9dc165726423cf4ff67a" id="r_a5adaf101fb2d9dc165726423cf4ff67a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5adaf101fb2d9dc165726423cf4ff67a">CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5adaf101fb2d9dc165726423cf4ff67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af764a3cc93056c34b96abb0a81de135d" id="r_af764a3cc93056c34b96abb0a81de135d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af764a3cc93056c34b96abb0a81de135d">CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af764a3cc93056c34b96abb0a81de135d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4746fa4fbc304c984d528c7f11146723" id="r_a4746fa4fbc304c984d528c7f11146723"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4746fa4fbc304c984d528c7f11146723">CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a4746fa4fbc304c984d528c7f11146723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8daa7108ce8395a6d898b0284e1be191" id="r_a8daa7108ce8395a6d898b0284e1be191"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8daa7108ce8395a6d898b0284e1be191">CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a8daa7108ce8395a6d898b0284e1be191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6ae3a553afbc3e0512398d5058d260" id="r_abb6ae3a553afbc3e0512398d5058d260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb6ae3a553afbc3e0512398d5058d260">CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:abb6ae3a553afbc3e0512398d5058d260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9901559c76fe77c86ed9e7bd72659165" id="r_a9901559c76fe77c86ed9e7bd72659165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9901559c76fe77c86ed9e7bd72659165">CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9901559c76fe77c86ed9e7bd72659165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e19d069d73b2df3d2d18dc31fa218e7" id="r_a7e19d069d73b2df3d2d18dc31fa218e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e19d069d73b2df3d2d18dc31fa218e7">CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7e19d069d73b2df3d2d18dc31fa218e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a8b723b054fa707c1946316744a841" id="r_ae7a8b723b054fa707c1946316744a841"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae7a8b723b054fa707c1946316744a841">CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:ae7a8b723b054fa707c1946316744a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4dfbd86177342dc1ac12fce7d7bed5" id="r_a1d4dfbd86177342dc1ac12fce7d7bed5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d4dfbd86177342dc1ac12fce7d7bed5">CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a1d4dfbd86177342dc1ac12fce7d7bed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfab45c7ac090308300fa37368a3957a" id="r_acfab45c7ac090308300fa37368a3957a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfab45c7ac090308300fa37368a3957a">CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:acfab45c7ac090308300fa37368a3957a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24f347788985c19561deecd4b44d851" id="r_ad24f347788985c19561deecd4b44d851"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad24f347788985c19561deecd4b44d851">CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad24f347788985c19561deecd4b44d851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2255b62d97a636671a527b2d2d9c6c" id="r_a6e2255b62d97a636671a527b2d2d9c6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e2255b62d97a636671a527b2d2d9c6c">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e2255b62d97a636671a527b2d2d9c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbde9412cea95b7285f1303608121e6c" id="r_acbde9412cea95b7285f1303608121e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbde9412cea95b7285f1303608121e6c">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:acbde9412cea95b7285f1303608121e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fec1c90eda8240ea84e3db0ecd70594" id="r_a2fec1c90eda8240ea84e3db0ecd70594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2fec1c90eda8240ea84e3db0ecd70594">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2fec1c90eda8240ea84e3db0ecd70594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bf4215429d1a138843fc5f7fbf4133" id="r_ad9bf4215429d1a138843fc5f7fbf4133"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9bf4215429d1a138843fc5f7fbf4133">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad9bf4215429d1a138843fc5f7fbf4133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d71ba4e6d01f73121d7f95bd0dd9b1" id="r_a67d71ba4e6d01f73121d7f95bd0dd9b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67d71ba4e6d01f73121d7f95bd0dd9b1">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a67d71ba4e6d01f73121d7f95bd0dd9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627165d8b6cd258707d586f10e23ea53" id="r_a627165d8b6cd258707d586f10e23ea53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a627165d8b6cd258707d586f10e23ea53">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a627165d8b6cd258707d586f10e23ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f9d2a5cec6aed1e30340deb68c70e7" id="r_a08f9d2a5cec6aed1e30340deb68c70e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a08f9d2a5cec6aed1e30340deb68c70e7">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a08f9d2a5cec6aed1e30340deb68c70e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2702db14b0f65dcf0e17527f6af2811" id="r_af2702db14b0f65dcf0e17527f6af2811"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2702db14b0f65dcf0e17527f6af2811">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:af2702db14b0f65dcf0e17527f6af2811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0add24d6338581b074cf28f56d42b0d" id="r_aa0add24d6338581b074cf28f56d42b0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0add24d6338581b074cf28f56d42b0d">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aa0add24d6338581b074cf28f56d42b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84503b1439e57f37e61f24495f7e5052" id="r_a84503b1439e57f37e61f24495f7e5052"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84503b1439e57f37e61f24495f7e5052">CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a84503b1439e57f37e61f24495f7e5052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee7e50ae47321c4906294da2e9615ad" id="r_a8ee7e50ae47321c4906294da2e9615ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ee7e50ae47321c4906294da2e9615ad">CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8ee7e50ae47321c4906294da2e9615ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674cd8419cdb119eea16b0caa4df6611" id="r_a674cd8419cdb119eea16b0caa4df6611"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a674cd8419cdb119eea16b0caa4df6611">CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a674cd8419cdb119eea16b0caa4df6611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a0db7569d6b7a9064e87b232a94b09" id="r_a73a0db7569d6b7a9064e87b232a94b09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73a0db7569d6b7a9064e87b232a94b09">CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a73a0db7569d6b7a9064e87b232a94b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac252578cab65969cd572d482e6f37c" id="r_a3ac252578cab65969cd572d482e6f37c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3ac252578cab65969cd572d482e6f37c">CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a3ac252578cab65969cd572d482e6f37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09d929ca03e034b476545de0e64f16c" id="r_af09d929ca03e034b476545de0e64f16c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af09d929ca03e034b476545de0e64f16c">CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af09d929ca03e034b476545de0e64f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd890ab7a6f626128f18409fadada25" id="r_acdd890ab7a6f626128f18409fadada25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdd890ab7a6f626128f18409fadada25">CLOCKS_SLEEP_EN0_CLK_SYS_PSM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acdd890ab7a6f626128f18409fadada25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989125746570faf00a9128e745af4883" id="r_a989125746570faf00a9128e745af4883"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a989125746570faf00a9128e745af4883">CLOCKS_SLEEP_EN0_CLK_SYS_PSM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a989125746570faf00a9128e745af4883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151237b2144b0e41d4a687b636d45f68" id="r_a151237b2144b0e41d4a687b636d45f68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a151237b2144b0e41d4a687b636d45f68">CLOCKS_SLEEP_EN0_CLK_SYS_PSM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a151237b2144b0e41d4a687b636d45f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b576c8f67c18a6a8f312fd52bc2bf76" id="r_a9b576c8f67c18a6a8f312fd52bc2bf76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b576c8f67c18a6a8f312fd52bc2bf76">CLOCKS_SLEEP_EN0_CLK_SYS_PSM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a9b576c8f67c18a6a8f312fd52bc2bf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5233bed63b42c5ddb82caf3d1da265d3" id="r_a5233bed63b42c5ddb82caf3d1da265d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5233bed63b42c5ddb82caf3d1da265d3">CLOCKS_SLEEP_EN0_CLK_SYS_PSM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5233bed63b42c5ddb82caf3d1da265d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c10799aeac56fb896a9c0e7fd864b4" id="r_a51c10799aeac56fb896a9c0e7fd864b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51c10799aeac56fb896a9c0e7fd864b4">CLOCKS_SLEEP_EN0_CLK_SYS_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a51c10799aeac56fb896a9c0e7fd864b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af197f7a13d165a894071cb65ebd1b2" id="r_a8af197f7a13d165a894071cb65ebd1b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8af197f7a13d165a894071cb65ebd1b2">CLOCKS_SLEEP_EN0_CLK_SYS_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a8af197f7a13d165a894071cb65ebd1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa606860332c698b083ea2738202c1b5" id="r_aaa606860332c698b083ea2738202c1b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa606860332c698b083ea2738202c1b5">CLOCKS_SLEEP_EN0_CLK_SYS_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:aaa606860332c698b083ea2738202c1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa385cb67e822ac9860725828af2489d2" id="r_aa385cb67e822ac9860725828af2489d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa385cb67e822ac9860725828af2489d2">CLOCKS_SLEEP_EN0_CLK_SYS_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:aa385cb67e822ac9860725828af2489d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a857b7a7de89b9eb63055a2017f2d3b" id="r_a0a857b7a7de89b9eb63055a2017f2d3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a857b7a7de89b9eb63055a2017f2d3b">CLOCKS_SLEEP_EN0_CLK_SYS_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0a857b7a7de89b9eb63055a2017f2d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b8deca37d2681bd4ea4528ce816774" id="r_ac9b8deca37d2681bd4ea4528ce816774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9b8deca37d2681bd4ea4528ce816774">CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac9b8deca37d2681bd4ea4528ce816774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163eaa769ee1803a42e0f5c478db6939" id="r_a163eaa769ee1803a42e0f5c478db6939"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a163eaa769ee1803a42e0f5c478db6939">CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a163eaa769ee1803a42e0f5c478db6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd4df90c81f468f42234beb36183fbd" id="r_a4cd4df90c81f468f42234beb36183fbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cd4df90c81f468f42234beb36183fbd">CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a4cd4df90c81f468f42234beb36183fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d925232d5d129f56cc5dce8cc2fc32" id="r_a98d925232d5d129f56cc5dce8cc2fc32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98d925232d5d129f56cc5dce8cc2fc32">CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a98d925232d5d129f56cc5dce8cc2fc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae661e8fbf4911c7068c839bb29d8a402" id="r_ae661e8fbf4911c7068c839bb29d8a402"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae661e8fbf4911c7068c839bb29d8a402">CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae661e8fbf4911c7068c839bb29d8a402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff57b51adf80cbdf31c0f95c6feb654" id="r_a1ff57b51adf80cbdf31c0f95c6feb654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1ff57b51adf80cbdf31c0f95c6feb654">CLOCKS_SLEEP_EN0_CLK_SYS_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1ff57b51adf80cbdf31c0f95c6feb654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105df7b563068a4b68e15fb8041a6697" id="r_a105df7b563068a4b68e15fb8041a6697"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a105df7b563068a4b68e15fb8041a6697">CLOCKS_SLEEP_EN0_CLK_SYS_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a105df7b563068a4b68e15fb8041a6697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c21bfa6291ebc02790ee86c975ce3be" id="r_a2c21bfa6291ebc02790ee86c975ce3be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c21bfa6291ebc02790ee86c975ce3be">CLOCKS_SLEEP_EN0_CLK_SYS_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a2c21bfa6291ebc02790ee86c975ce3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52cf514df0649677f2cd33757cc17e26" id="r_a52cf514df0649677f2cd33757cc17e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52cf514df0649677f2cd33757cc17e26">CLOCKS_SLEEP_EN0_CLK_SYS_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a52cf514df0649677f2cd33757cc17e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dc42802e7f2b3602347c5c78c9c6af" id="r_a69dc42802e7f2b3602347c5c78c9c6af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69dc42802e7f2b3602347c5c78c9c6af">CLOCKS_SLEEP_EN0_CLK_SYS_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a69dc42802e7f2b3602347c5c78c9c6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d7429636d87435df430cb3556138b6" id="r_ac6d7429636d87435df430cb3556138b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6d7429636d87435df430cb3556138b6">CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6d7429636d87435df430cb3556138b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e608464341424259e2d83101262a47" id="r_a34e608464341424259e2d83101262a47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34e608464341424259e2d83101262a47">CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a34e608464341424259e2d83101262a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c03498a24618f52c3b0102c38914cbd" id="r_a6c03498a24618f52c3b0102c38914cbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c03498a24618f52c3b0102c38914cbd">CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a6c03498a24618f52c3b0102c38914cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad52faabe8e7e04d92f944dbb247755" id="r_a8ad52faabe8e7e04d92f944dbb247755"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ad52faabe8e7e04d92f944dbb247755">CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a8ad52faabe8e7e04d92f944dbb247755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fef5453820c4f558390b55ea7c18c3" id="r_ae0fef5453820c4f558390b55ea7c18c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0fef5453820c4f558390b55ea7c18c3">CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae0fef5453820c4f558390b55ea7c18c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d020461ace08341ffa8acccbd5cf0d" id="r_ac0d020461ace08341ffa8acccbd5cf0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0d020461ace08341ffa8acccbd5cf0d">CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac0d020461ace08341ffa8acccbd5cf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe91fd3af5a90ed81606120bf4e87a4" id="r_abbe91fd3af5a90ed81606120bf4e87a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe91fd3af5a90ed81606120bf4e87a4">CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:abbe91fd3af5a90ed81606120bf4e87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94e42b59a13de2d8b5829f8766285a3" id="r_ae94e42b59a13de2d8b5829f8766285a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae94e42b59a13de2d8b5829f8766285a3">CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:ae94e42b59a13de2d8b5829f8766285a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617f2e3f01ee858cd4f909d1e5659dce" id="r_a617f2e3f01ee858cd4f909d1e5659dce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a617f2e3f01ee858cd4f909d1e5659dce">CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a617f2e3f01ee858cd4f909d1e5659dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aab19c067c0bcdd56fe8e93050e7e0f" id="r_a8aab19c067c0bcdd56fe8e93050e7e0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8aab19c067c0bcdd56fe8e93050e7e0f">CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8aab19c067c0bcdd56fe8e93050e7e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ea6d99cfc7764fea11f48e25b0987f" id="r_ac8ea6d99cfc7764fea11f48e25b0987f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8ea6d99cfc7764fea11f48e25b0987f">CLOCKS_SLEEP_EN0_CLK_SYS_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac8ea6d99cfc7764fea11f48e25b0987f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ab7c2d81767464016bc2e738b25ae3" id="r_a36ab7c2d81767464016bc2e738b25ae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36ab7c2d81767464016bc2e738b25ae3">CLOCKS_SLEEP_EN0_CLK_SYS_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a36ab7c2d81767464016bc2e738b25ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa1cb483188834480399978d69ac252" id="r_a6aa1cb483188834480399978d69ac252"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aa1cb483188834480399978d69ac252">CLOCKS_SLEEP_EN0_CLK_SYS_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6aa1cb483188834480399978d69ac252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c1b62701ae5ca73f4341e466473628" id="r_a20c1b62701ae5ca73f4341e466473628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20c1b62701ae5ca73f4341e466473628">CLOCKS_SLEEP_EN0_CLK_SYS_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a20c1b62701ae5ca73f4341e466473628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df4038d2820ca6f8d1817f771f604ca" id="r_a4df4038d2820ca6f8d1817f771f604ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4df4038d2820ca6f8d1817f771f604ca">CLOCKS_SLEEP_EN0_CLK_SYS_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4df4038d2820ca6f8d1817f771f604ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8365f6d5be8c0c79cf1c85e26506b034" id="r_a8365f6d5be8c0c79cf1c85e26506b034"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8365f6d5be8c0c79cf1c85e26506b034">CLOCKS_SLEEP_EN0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td></tr>
<tr class="separator:a8365f6d5be8c0c79cf1c85e26506b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888bab8179ab16a9567029a87c1af5df" id="r_a888bab8179ab16a9567029a87c1af5df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a888bab8179ab16a9567029a87c1af5df">CLOCKS_SLEEP_EN0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a888bab8179ab16a9567029a87c1af5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8739c95a886e029b4775e7a3d96a1fdb" id="r_a8739c95a886e029b4775e7a3d96a1fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8739c95a886e029b4775e7a3d96a1fdb">CLOCKS_SLEEP_EN1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td></tr>
<tr class="separator:a8739c95a886e029b4775e7a3d96a1fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813dca2ac7af7733562d1be84ef35206" id="r_a813dca2ac7af7733562d1be84ef35206"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a813dca2ac7af7733562d1be84ef35206">CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a813dca2ac7af7733562d1be84ef35206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a53f307c8b2e4679645bae4199dc4e" id="r_a83a53f307c8b2e4679645bae4199dc4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83a53f307c8b2e4679645bae4199dc4e">CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a83a53f307c8b2e4679645bae4199dc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8519e49bb5290a83ef93b58089ab0681" id="r_a8519e49bb5290a83ef93b58089ab0681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8519e49bb5290a83ef93b58089ab0681">CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8519e49bb5290a83ef93b58089ab0681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7896ee12df99de69938f4647fddf818d" id="r_a7896ee12df99de69938f4647fddf818d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7896ee12df99de69938f4647fddf818d">CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7896ee12df99de69938f4647fddf818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858fbc4d2ede754251582e532bb1b237" id="r_a858fbc4d2ede754251582e532bb1b237"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a858fbc4d2ede754251582e532bb1b237">CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a858fbc4d2ede754251582e532bb1b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9841a991cda6d3f262b36e77e512aa0" id="r_ae9841a991cda6d3f262b36e77e512aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9841a991cda6d3f262b36e77e512aa0">CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae9841a991cda6d3f262b36e77e512aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab758f2164812f8ecfa92aca668df84da" id="r_ab758f2164812f8ecfa92aca668df84da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab758f2164812f8ecfa92aca668df84da">CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab758f2164812f8ecfa92aca668df84da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbb7f8e4f24df824a95a9a8291567d" id="r_aeedbb7f8e4f24df824a95a9a8291567d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeedbb7f8e4f24df824a95a9a8291567d">CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aeedbb7f8e4f24df824a95a9a8291567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affabec35497c32946ffef50cd02b2ddd" id="r_affabec35497c32946ffef50cd02b2ddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affabec35497c32946ffef50cd02b2ddd">CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:affabec35497c32946ffef50cd02b2ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cee02ad7c567ea38b87f017bacf5a4b" id="r_a5cee02ad7c567ea38b87f017bacf5a4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cee02ad7c567ea38b87f017bacf5a4b">CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5cee02ad7c567ea38b87f017bacf5a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3748389f810c75c6dd4ca11777ae12" id="r_aca3748389f810c75c6dd4ca11777ae12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aca3748389f810c75c6dd4ca11777ae12">CLOCKS_SLEEP_EN1_CLK_PERI_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca3748389f810c75c6dd4ca11777ae12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1906b30a3060c72f9172031d0484e9ec" id="r_a1906b30a3060c72f9172031d0484e9ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1906b30a3060c72f9172031d0484e9ec">CLOCKS_SLEEP_EN1_CLK_PERI_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a1906b30a3060c72f9172031d0484e9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e8ea298833411db4a83610eda50da2" id="r_a54e8ea298833411db4a83610eda50da2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54e8ea298833411db4a83610eda50da2">CLOCKS_SLEEP_EN1_CLK_PERI_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a54e8ea298833411db4a83610eda50da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098eb1212f56062f3055316dbebc300d" id="r_a098eb1212f56062f3055316dbebc300d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a098eb1212f56062f3055316dbebc300d">CLOCKS_SLEEP_EN1_CLK_PERI_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a098eb1212f56062f3055316dbebc300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6bcb6c432baf504e457ba904478416" id="r_afe6bcb6c432baf504e457ba904478416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe6bcb6c432baf504e457ba904478416">CLOCKS_SLEEP_EN1_CLK_PERI_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afe6bcb6c432baf504e457ba904478416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01c7263fa6dd720fc62085a75b3865a" id="r_aa01c7263fa6dd720fc62085a75b3865a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa01c7263fa6dd720fc62085a75b3865a">CLOCKS_SLEEP_EN1_CLK_PERI_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa01c7263fa6dd720fc62085a75b3865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72917e9187c90fea129949c575b57c1" id="r_aa72917e9187c90fea129949c575b57c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa72917e9187c90fea129949c575b57c1">CLOCKS_SLEEP_EN1_CLK_PERI_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:aa72917e9187c90fea129949c575b57c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307d800ea154b7e4d52f28f6d41ecb7a" id="r_a307d800ea154b7e4d52f28f6d41ecb7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a307d800ea154b7e4d52f28f6d41ecb7a">CLOCKS_SLEEP_EN1_CLK_PERI_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a307d800ea154b7e4d52f28f6d41ecb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cc13466796bf8190b41792f04aa243" id="r_ac4cc13466796bf8190b41792f04aa243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4cc13466796bf8190b41792f04aa243">CLOCKS_SLEEP_EN1_CLK_PERI_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ac4cc13466796bf8190b41792f04aa243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326a5ac2d7552fc873a83b3f9aec533b" id="r_a326a5ac2d7552fc873a83b3f9aec533b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a326a5ac2d7552fc873a83b3f9aec533b">CLOCKS_SLEEP_EN1_CLK_PERI_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a326a5ac2d7552fc873a83b3f9aec533b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c3cbccf52c58fccf63854e844c460c" id="r_a91c3cbccf52c58fccf63854e844c460c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91c3cbccf52c58fccf63854e844c460c">CLOCKS_SLEEP_EN1_CLK_REF_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a91c3cbccf52c58fccf63854e844c460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669a15c729c035e61e14067b2650cedf" id="r_a669a15c729c035e61e14067b2650cedf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a669a15c729c035e61e14067b2650cedf">CLOCKS_SLEEP_EN1_CLK_REF_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a669a15c729c035e61e14067b2650cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9ce9ebde0a24efcb555a7edf2897c8" id="r_a8a9ce9ebde0a24efcb555a7edf2897c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a9ce9ebde0a24efcb555a7edf2897c8">CLOCKS_SLEEP_EN1_CLK_REF_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a8a9ce9ebde0a24efcb555a7edf2897c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b5c67703ed79d06401670774a9743" id="r_ada7b5c67703ed79d06401670774a9743"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada7b5c67703ed79d06401670774a9743">CLOCKS_SLEEP_EN1_CLK_REF_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ada7b5c67703ed79d06401670774a9743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6f38ed1ace01ace6ab637d9f9a0970" id="r_a7f6f38ed1ace01ace6ab637d9f9a0970"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f6f38ed1ace01ace6ab637d9f9a0970">CLOCKS_SLEEP_EN1_CLK_REF_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7f6f38ed1ace01ace6ab637d9f9a0970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af516fab63ba5bdd30190ac0a259f8fa8" id="r_af516fab63ba5bdd30190ac0a259f8fa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af516fab63ba5bdd30190ac0a259f8fa8">CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af516fab63ba5bdd30190ac0a259f8fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d22b83b726c80595301afb496aaf2e" id="r_ad0d22b83b726c80595301afb496aaf2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0d22b83b726c80595301afb496aaf2e">CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad0d22b83b726c80595301afb496aaf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899724513ad5891cf40367347dcc2e58" id="r_a899724513ad5891cf40367347dcc2e58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a899724513ad5891cf40367347dcc2e58">CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a899724513ad5891cf40367347dcc2e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d39f1aa15696d5f51452bcc6a88b33" id="r_a60d39f1aa15696d5f51452bcc6a88b33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60d39f1aa15696d5f51452bcc6a88b33">CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a60d39f1aa15696d5f51452bcc6a88b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4670f423395c3b08a0737f4cbb5248c" id="r_ae4670f423395c3b08a0737f4cbb5248c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4670f423395c3b08a0737f4cbb5248c">CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae4670f423395c3b08a0737f4cbb5248c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee8fdd243cd53aec1fa3990b9b73d5c" id="r_a2ee8fdd243cd53aec1fa3990b9b73d5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ee8fdd243cd53aec1fa3990b9b73d5c">CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2ee8fdd243cd53aec1fa3990b9b73d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf78f3f90cd621f21dcb7d1f107736f" id="r_afaf78f3f90cd621f21dcb7d1f107736f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaf78f3f90cd621f21dcb7d1f107736f">CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:afaf78f3f90cd621f21dcb7d1f107736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee39525372c5a7de98c542e7dc025f67" id="r_aee39525372c5a7de98c542e7dc025f67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee39525372c5a7de98c542e7dc025f67">CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aee39525372c5a7de98c542e7dc025f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00c4bbed9dfadc0a354f87eb09b1195" id="r_ae00c4bbed9dfadc0a354f87eb09b1195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae00c4bbed9dfadc0a354f87eb09b1195">CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae00c4bbed9dfadc0a354f87eb09b1195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93e3b5c7fa70c03db47c96d8f0cd882" id="r_ad93e3b5c7fa70c03db47c96d8f0cd882"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad93e3b5c7fa70c03db47c96d8f0cd882">CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad93e3b5c7fa70c03db47c96d8f0cd882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301e4d97b5cf376b6575262cfb752710" id="r_a301e4d97b5cf376b6575262cfb752710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a301e4d97b5cf376b6575262cfb752710">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a301e4d97b5cf376b6575262cfb752710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9473984aeef070d023f286f897c4a76" id="r_ac9473984aeef070d023f286f897c4a76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9473984aeef070d023f286f897c4a76">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ac9473984aeef070d023f286f897c4a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbc212b453bf3bdb7023b03cd0a785d" id="r_a8fbc212b453bf3bdb7023b03cd0a785d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fbc212b453bf3bdb7023b03cd0a785d">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a8fbc212b453bf3bdb7023b03cd0a785d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f8c6215832bcfc23750eaaa9eb726e" id="r_a52f8c6215832bcfc23750eaaa9eb726e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52f8c6215832bcfc23750eaaa9eb726e">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a52f8c6215832bcfc23750eaaa9eb726e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01502cd00e6976dcf6fc26c1e113f168" id="r_a01502cd00e6976dcf6fc26c1e113f168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01502cd00e6976dcf6fc26c1e113f168">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a01502cd00e6976dcf6fc26c1e113f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aad68e29f2bf2e488d5a3ebbbf2a716" id="r_a6aad68e29f2bf2e488d5a3ebbbf2a716"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aad68e29f2bf2e488d5a3ebbbf2a716">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6aad68e29f2bf2e488d5a3ebbbf2a716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5750d1cb420a9adbd9845fb1c5b4d9" id="r_abe5750d1cb420a9adbd9845fb1c5b4d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe5750d1cb420a9adbd9845fb1c5b4d9">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:abe5750d1cb420a9adbd9845fb1c5b4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ada6895a65b90cca46eaa491a3e30d7" id="r_a3ada6895a65b90cca46eaa491a3e30d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3ada6895a65b90cca46eaa491a3e30d7">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3ada6895a65b90cca46eaa491a3e30d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a236768118baf3c520a6ad2ada3841" id="r_a38a236768118baf3c520a6ad2ada3841"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a38a236768118baf3c520a6ad2ada3841">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a38a236768118baf3c520a6ad2ada3841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d11602c6ecb378b0aa75a03f966330" id="r_ad0d11602c6ecb378b0aa75a03f966330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0d11602c6ecb378b0aa75a03f966330">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad0d11602c6ecb378b0aa75a03f966330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ef4a6e0b2f373d78f1c19fdec7185c" id="r_a71ef4a6e0b2f373d78f1c19fdec7185c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71ef4a6e0b2f373d78f1c19fdec7185c">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a71ef4a6e0b2f373d78f1c19fdec7185c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc105c3793c8c4cd5cfd9655aa26e6b8" id="r_afc105c3793c8c4cd5cfd9655aa26e6b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc105c3793c8c4cd5cfd9655aa26e6b8">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:afc105c3793c8c4cd5cfd9655aa26e6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d99213e894473d84f8d17bd7a596e5d" id="r_a9d99213e894473d84f8d17bd7a596e5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d99213e894473d84f8d17bd7a596e5d">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9d99213e894473d84f8d17bd7a596e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4463a49c21ca5edf78b494c55978a4bc" id="r_a4463a49c21ca5edf78b494c55978a4bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4463a49c21ca5edf78b494c55978a4bc">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a4463a49c21ca5edf78b494c55978a4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac023835a38bf1cd525b58f8372c7311f" id="r_ac023835a38bf1cd525b58f8372c7311f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac023835a38bf1cd525b58f8372c7311f">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac023835a38bf1cd525b58f8372c7311f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af624c7d1c9bb52e15b6fb449ebb1ced9" id="r_af624c7d1c9bb52e15b6fb449ebb1ced9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af624c7d1c9bb52e15b6fb449ebb1ced9">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af624c7d1c9bb52e15b6fb449ebb1ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0313deaf80839ecb6e51034f56e0f17c" id="r_a0313deaf80839ecb6e51034f56e0f17c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0313deaf80839ecb6e51034f56e0f17c">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a0313deaf80839ecb6e51034f56e0f17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fae2d37f5bc436469f8553894a67d6" id="r_a34fae2d37f5bc436469f8553894a67d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34fae2d37f5bc436469f8553894a67d6">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a34fae2d37f5bc436469f8553894a67d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa480b181a8eed4c3688e9d301381347" id="r_afa480b181a8eed4c3688e9d301381347"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa480b181a8eed4c3688e9d301381347">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afa480b181a8eed4c3688e9d301381347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828fa137fad0e0f017e9a4515ff2c5c0" id="r_a828fa137fad0e0f017e9a4515ff2c5c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a828fa137fad0e0f017e9a4515ff2c5c0">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a828fa137fad0e0f017e9a4515ff2c5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7359dff99551621316d5a550b59bd0" id="r_a0a7359dff99551621316d5a550b59bd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a7359dff99551621316d5a550b59bd0">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0a7359dff99551621316d5a550b59bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1afad0673a8aa6c6329b034cb787549" id="r_ab1afad0673a8aa6c6329b034cb787549"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1afad0673a8aa6c6329b034cb787549">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ab1afad0673a8aa6c6329b034cb787549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb176052dde4b762042d8460456e03c1" id="r_adb176052dde4b762042d8460456e03c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb176052dde4b762042d8460456e03c1">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:adb176052dde4b762042d8460456e03c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd37d1295b6d93184ec1c85ce1a5036" id="r_a6cd37d1295b6d93184ec1c85ce1a5036"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6cd37d1295b6d93184ec1c85ce1a5036">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a6cd37d1295b6d93184ec1c85ce1a5036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bec9de58a4fa5efc773b4a05047f7f" id="r_a71bec9de58a4fa5efc773b4a05047f7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71bec9de58a4fa5efc773b4a05047f7f">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a71bec9de58a4fa5efc773b4a05047f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f5a4054ecc887b9ef131116a098bed" id="r_a61f5a4054ecc887b9ef131116a098bed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61f5a4054ecc887b9ef131116a098bed">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a61f5a4054ecc887b9ef131116a098bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6757a08b9a1ff6c2590c617a333902" id="r_a9b6757a08b9a1ff6c2590c617a333902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b6757a08b9a1ff6c2590c617a333902">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a9b6757a08b9a1ff6c2590c617a333902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b20af6218f378b7b37c3d2ae1bc998" id="r_ab2b20af6218f378b7b37c3d2ae1bc998"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2b20af6218f378b7b37c3d2ae1bc998">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab2b20af6218f378b7b37c3d2ae1bc998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b929179e0a5494fb3552c2a987b7b9" id="r_a31b929179e0a5494fb3552c2a987b7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31b929179e0a5494fb3552c2a987b7b9">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a31b929179e0a5494fb3552c2a987b7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5bbc382e2bd56269b36f6f19b59baa" id="r_aec5bbc382e2bd56269b36f6f19b59baa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aec5bbc382e2bd56269b36f6f19b59baa">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aec5bbc382e2bd56269b36f6f19b59baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac342ff0b85c3b1403779e0f47393605" id="r_aac342ff0b85c3b1403779e0f47393605"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac342ff0b85c3b1403779e0f47393605">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aac342ff0b85c3b1403779e0f47393605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9aab05f508c707c09cb791447c8de6" id="r_a0d9aab05f508c707c09cb791447c8de6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d9aab05f508c707c09cb791447c8de6">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a0d9aab05f508c707c09cb791447c8de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89fcc100e33ff5a90634eb3e5f9c790" id="r_ad89fcc100e33ff5a90634eb3e5f9c790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad89fcc100e33ff5a90634eb3e5f9c790">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad89fcc100e33ff5a90634eb3e5f9c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941e14636cf47f9574861e247bfa12e8" id="r_a941e14636cf47f9574861e247bfa12e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941e14636cf47f9574861e247bfa12e8">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a941e14636cf47f9574861e247bfa12e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb9eb8385490e625c718c8106c3b6cb" id="r_acdb9eb8385490e625c718c8106c3b6cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb9eb8385490e625c718c8106c3b6cb">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acdb9eb8385490e625c718c8106c3b6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1097cfbf3367254085c0177928f23d" id="r_a3f1097cfbf3367254085c0177928f23d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f1097cfbf3367254085c0177928f23d">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3f1097cfbf3367254085c0177928f23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fcb5d68a1e3e70b37a4a8f4e5fddd5" id="r_a24fcb5d68a1e3e70b37a4a8f4e5fddd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24fcb5d68a1e3e70b37a4a8f4e5fddd5">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a24fcb5d68a1e3e70b37a4a8f4e5fddd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f028a9c1c425a46bae8c8f256841d2f" id="r_a7f028a9c1c425a46bae8c8f256841d2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f028a9c1c425a46bae8c8f256841d2f">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a7f028a9c1c425a46bae8c8f256841d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf121739efb53e31b9c62d8f85f87aa6" id="r_adf121739efb53e31b9c62d8f85f87aa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf121739efb53e31b9c62d8f85f87aa6">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:adf121739efb53e31b9c62d8f85f87aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaedef12af486d2a443a481dd11b01cc" id="r_abaedef12af486d2a443a481dd11b01cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abaedef12af486d2a443a481dd11b01cc">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abaedef12af486d2a443a481dd11b01cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c09dac3dc0570fc123118017d4dbe42" id="r_a1c09dac3dc0570fc123118017d4dbe42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c09dac3dc0570fc123118017d4dbe42">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1c09dac3dc0570fc123118017d4dbe42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2902f818e9f00f39e06787e3bf3ca745" id="r_a2902f818e9f00f39e06787e3bf3ca745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2902f818e9f00f39e06787e3bf3ca745">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a2902f818e9f00f39e06787e3bf3ca745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a95f377f396da5da0b5582cde98ae9" id="r_a66a95f377f396da5da0b5582cde98ae9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66a95f377f396da5da0b5582cde98ae9">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a66a95f377f396da5da0b5582cde98ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ac357be455cb7a5347a4302e99a349" id="r_ad8ac357be455cb7a5347a4302e99a349"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8ac357be455cb7a5347a4302e99a349">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad8ac357be455cb7a5347a4302e99a349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0ba430a0e54066111e8ec4785ba307" id="r_adb0ba430a0e54066111e8ec4785ba307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb0ba430a0e54066111e8ec4785ba307">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adb0ba430a0e54066111e8ec4785ba307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af029a1e632bc996b0383b6adb339a7" id="r_a5af029a1e632bc996b0383b6adb339a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5af029a1e632bc996b0383b6adb339a7">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5af029a1e632bc996b0383b6adb339a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af626ffb57b0be10c04b712a0a98e5abb" id="r_af626ffb57b0be10c04b712a0a98e5abb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af626ffb57b0be10c04b712a0a98e5abb">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:af626ffb57b0be10c04b712a0a98e5abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f32f93c7e9dfa77ff3e072f4acaa43" id="r_a42f32f93c7e9dfa77ff3e072f4acaa43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42f32f93c7e9dfa77ff3e072f4acaa43">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a42f32f93c7e9dfa77ff3e072f4acaa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1765660ca162aa11e0a8318d8ad27d67" id="r_a1765660ca162aa11e0a8318d8ad27d67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1765660ca162aa11e0a8318d8ad27d67">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a1765660ca162aa11e0a8318d8ad27d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ede9b3a4e3d16c5bbbd59c98db548b6" id="r_a2ede9b3a4e3d16c5bbbd59c98db548b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ede9b3a4e3d16c5bbbd59c98db548b6">CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2ede9b3a4e3d16c5bbbd59c98db548b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de28423c2f24d6241255af58ed2e188" id="r_a5de28423c2f24d6241255af58ed2e188"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de28423c2f24d6241255af58ed2e188">CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5de28423c2f24d6241255af58ed2e188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10304243855d9e609485215151b7ef67" id="r_a10304243855d9e609485215151b7ef67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10304243855d9e609485215151b7ef67">CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a10304243855d9e609485215151b7ef67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6dc915836eef8b46a541879fe87d30" id="r_a1e6dc915836eef8b46a541879fe87d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1e6dc915836eef8b46a541879fe87d30">CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a1e6dc915836eef8b46a541879fe87d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec46258368a3674cf08dd66721f765f" id="r_adec46258368a3674cf08dd66721f765f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adec46258368a3674cf08dd66721f765f">CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:adec46258368a3674cf08dd66721f765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc1b296b8e393dd1f8799f066af1c58" id="r_adfc1b296b8e393dd1f8799f066af1c58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfc1b296b8e393dd1f8799f066af1c58">CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adfc1b296b8e393dd1f8799f066af1c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c9ce7ff440fc6ff71452ef2267f98" id="r_ac05c9ce7ff440fc6ff71452ef2267f98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac05c9ce7ff440fc6ff71452ef2267f98">CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac05c9ce7ff440fc6ff71452ef2267f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dce15abc2dfd91fea9f8cfb384dac8f" id="r_a7dce15abc2dfd91fea9f8cfb384dac8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7dce15abc2dfd91fea9f8cfb384dac8f">CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a7dce15abc2dfd91fea9f8cfb384dac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb80418420472b1f6005844d81639587" id="r_adb80418420472b1f6005844d81639587"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb80418420472b1f6005844d81639587">CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:adb80418420472b1f6005844d81639587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b66acd83ccdbbb97336f5086451ba8" id="r_ae9b66acd83ccdbbb97336f5086451ba8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9b66acd83ccdbbb97336f5086451ba8">CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae9b66acd83ccdbbb97336f5086451ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb3fea699302486cde4000b114a358f" id="r_adbb3fea699302486cde4000b114a358f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbb3fea699302486cde4000b114a358f">CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:adbb3fea699302486cde4000b114a358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32413c7404920a3b40918b2c46bada10" id="r_a32413c7404920a3b40918b2c46bada10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32413c7404920a3b40918b2c46bada10">CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32413c7404920a3b40918b2c46bada10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391a9beed9ff1dbe73a6d557403b9c8e" id="r_a391a9beed9ff1dbe73a6d557403b9c8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a391a9beed9ff1dbe73a6d557403b9c8e">CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a391a9beed9ff1dbe73a6d557403b9c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931c07bb769e4b0c0b079d53db3a0603" id="r_a931c07bb769e4b0c0b079d53db3a0603"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a931c07bb769e4b0c0b079d53db3a0603">CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a931c07bb769e4b0c0b079d53db3a0603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3c3ba4109c5f6f621cc98451282f59" id="r_a1a3c3ba4109c5f6f621cc98451282f59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a3c3ba4109c5f6f621cc98451282f59">CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a1a3c3ba4109c5f6f621cc98451282f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49fd9e8404dd1b54fc2d939d96165db" id="r_ad49fd9e8404dd1b54fc2d939d96165db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad49fd9e8404dd1b54fc2d939d96165db">CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad49fd9e8404dd1b54fc2d939d96165db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c811c06b9a20f94484f7e604071336" id="r_ab0c811c06b9a20f94484f7e604071336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0c811c06b9a20f94484f7e604071336">CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab0c811c06b9a20f94484f7e604071336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f2782ebdee671ca89227d15ba947dc" id="r_a68f2782ebdee671ca89227d15ba947dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68f2782ebdee671ca89227d15ba947dc">CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a68f2782ebdee671ca89227d15ba947dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd5e68a05390524faa72f80993b797e" id="r_aebd5e68a05390524faa72f80993b797e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebd5e68a05390524faa72f80993b797e">CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aebd5e68a05390524faa72f80993b797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25626e050d858f0f98640649fb28502d" id="r_a25626e050d858f0f98640649fb28502d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25626e050d858f0f98640649fb28502d">CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a25626e050d858f0f98640649fb28502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d108381e3cfbfe3cf4155f1d7acb90a" id="r_a0d108381e3cfbfe3cf4155f1d7acb90a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d108381e3cfbfe3cf4155f1d7acb90a">CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0d108381e3cfbfe3cf4155f1d7acb90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3631abe80c7281e248b04edd52dc04" id="r_a7d3631abe80c7281e248b04edd52dc04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d3631abe80c7281e248b04edd52dc04">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7d3631abe80c7281e248b04edd52dc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa258f44770400dcd5978c90d2e75d771" id="r_aa258f44770400dcd5978c90d2e75d771"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa258f44770400dcd5978c90d2e75d771">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:aa258f44770400dcd5978c90d2e75d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2080381c44bb3759ba852d697761c050" id="r_a2080381c44bb3759ba852d697761c050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2080381c44bb3759ba852d697761c050">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a2080381c44bb3759ba852d697761c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d4da12a3ba7026d32af15d76a792b0" id="r_a97d4da12a3ba7026d32af15d76a792b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97d4da12a3ba7026d32af15d76a792b0">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a97d4da12a3ba7026d32af15d76a792b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9591b0013bc75acefefbcfbbdcd59490" id="r_a9591b0013bc75acefefbcfbbdcd59490"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9591b0013bc75acefefbcfbbdcd59490">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9591b0013bc75acefefbcfbbdcd59490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83038cce2b448187be881ddc32884405" id="r_a83038cce2b448187be881ddc32884405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83038cce2b448187be881ddc32884405">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a83038cce2b448187be881ddc32884405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de158ac72dba58b39698b05611ce7b0" id="r_a5de158ac72dba58b39698b05611ce7b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de158ac72dba58b39698b05611ce7b0">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a5de158ac72dba58b39698b05611ce7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d91690efdb2abcfd0c859cdbb8168e" id="r_a84d91690efdb2abcfd0c859cdbb8168e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84d91690efdb2abcfd0c859cdbb8168e">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a84d91690efdb2abcfd0c859cdbb8168e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f9cfbaa3aedc45dbb32a9423c4c4d3" id="r_a90f9cfbaa3aedc45dbb32a9423c4c4d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a90f9cfbaa3aedc45dbb32a9423c4c4d3">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a90f9cfbaa3aedc45dbb32a9423c4c4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0e41a51c056bc1996241a83dc5c82f" id="r_aaa0e41a51c056bc1996241a83dc5c82f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa0e41a51c056bc1996241a83dc5c82f">CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aaa0e41a51c056bc1996241a83dc5c82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d845ffcfcad01e8c537a86a3fdb0a27" id="r_a7d845ffcfcad01e8c537a86a3fdb0a27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d845ffcfcad01e8c537a86a3fdb0a27">CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7d845ffcfcad01e8c537a86a3fdb0a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0619767384118e027decfb5e9b83a99b" id="r_a0619767384118e027decfb5e9b83a99b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0619767384118e027decfb5e9b83a99b">CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a0619767384118e027decfb5e9b83a99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a217f2a2f7b528632b1c15f5cafb276" id="r_a4a217f2a2f7b528632b1c15f5cafb276"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a217f2a2f7b528632b1c15f5cafb276">CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a4a217f2a2f7b528632b1c15f5cafb276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d397a8e4821dfffd6d642beb2d1859" id="r_ac7d397a8e4821dfffd6d642beb2d1859"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7d397a8e4821dfffd6d642beb2d1859">CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ac7d397a8e4821dfffd6d642beb2d1859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094b83434306077433c02f825bbdc1d9" id="r_a094b83434306077433c02f825bbdc1d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a094b83434306077433c02f825bbdc1d9">CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a094b83434306077433c02f825bbdc1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba36674326b8f5400a6ea6559dc97c4" id="r_a4ba36674326b8f5400a6ea6559dc97c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ba36674326b8f5400a6ea6559dc97c4">CLOCKS_SLEEP_EN1_CLK_SYS_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4ba36674326b8f5400a6ea6559dc97c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a6ab672e901b66051291e5cd90489" id="r_a727a6ab672e901b66051291e5cd90489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a727a6ab672e901b66051291e5cd90489">CLOCKS_SLEEP_EN1_CLK_SYS_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a727a6ab672e901b66051291e5cd90489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb818a205e8036fd8af93448d131e2b9" id="r_adb818a205e8036fd8af93448d131e2b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb818a205e8036fd8af93448d131e2b9">CLOCKS_SLEEP_EN1_CLK_SYS_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:adb818a205e8036fd8af93448d131e2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846c656a409c3ba03c0a360a512c9cbc" id="r_a846c656a409c3ba03c0a360a512c9cbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a846c656a409c3ba03c0a360a512c9cbc">CLOCKS_SLEEP_EN1_CLK_SYS_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a846c656a409c3ba03c0a360a512c9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e9a480d5a1185496a3e5c44a4c72c4" id="r_a01e9a480d5a1185496a3e5c44a4c72c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01e9a480d5a1185496a3e5c44a4c72c4">CLOCKS_SLEEP_EN1_CLK_SYS_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a01e9a480d5a1185496a3e5c44a4c72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f344b1d2e6c380e5b0a730b48355501" id="r_a6f344b1d2e6c380e5b0a730b48355501"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f344b1d2e6c380e5b0a730b48355501">CLOCKS_SLEEP_EN1_CLK_SYS_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6f344b1d2e6c380e5b0a730b48355501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58be44ac48948e74c454b4e3470b114d" id="r_a58be44ac48948e74c454b4e3470b114d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58be44ac48948e74c454b4e3470b114d">CLOCKS_SLEEP_EN1_CLK_SYS_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a58be44ac48948e74c454b4e3470b114d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6290b3f5ca64bc71df13b6300e798c67" id="r_a6290b3f5ca64bc71df13b6300e798c67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6290b3f5ca64bc71df13b6300e798c67">CLOCKS_SLEEP_EN1_CLK_SYS_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a6290b3f5ca64bc71df13b6300e798c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09078af9f8f4777bdfbde3a8efd161ba" id="r_a09078af9f8f4777bdfbde3a8efd161ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09078af9f8f4777bdfbde3a8efd161ba">CLOCKS_SLEEP_EN1_CLK_SYS_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a09078af9f8f4777bdfbde3a8efd161ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad462b0e6c4029c80f0fe60899347d2c8" id="r_ad462b0e6c4029c80f0fe60899347d2c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad462b0e6c4029c80f0fe60899347d2c8">CLOCKS_SLEEP_EN1_CLK_SYS_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad462b0e6c4029c80f0fe60899347d2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b08369d41309398f94992f1edb6803a" id="r_a1b08369d41309398f94992f1edb6803a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b08369d41309398f94992f1edb6803a">CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1b08369d41309398f94992f1edb6803a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d30ee0c4522c6f61ea35086dbbcee3" id="r_a93d30ee0c4522c6f61ea35086dbbcee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93d30ee0c4522c6f61ea35086dbbcee3">CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a93d30ee0c4522c6f61ea35086dbbcee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2851fecb8e4144c4e550361b2f7665" id="r_a6a2851fecb8e4144c4e550361b2f7665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6a2851fecb8e4144c4e550361b2f7665">CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a6a2851fecb8e4144c4e550361b2f7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ad0c6e154ed887241d4b42ec968463" id="r_a20ad0c6e154ed887241d4b42ec968463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20ad0c6e154ed887241d4b42ec968463">CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a20ad0c6e154ed887241d4b42ec968463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d39d6c03987d943d2dfe4132bf8849" id="r_aa3d39d6c03987d943d2dfe4132bf8849"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3d39d6c03987d943d2dfe4132bf8849">CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa3d39d6c03987d943d2dfe4132bf8849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fcbdf8df5f4afda144f26a4d8907124" id="r_a5fcbdf8df5f4afda144f26a4d8907124"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fcbdf8df5f4afda144f26a4d8907124">CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5fcbdf8df5f4afda144f26a4d8907124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8dfcc904ff9d1e2df9aa7d24f54604" id="r_abd8dfcc904ff9d1e2df9aa7d24f54604"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd8dfcc904ff9d1e2df9aa7d24f54604">CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:abd8dfcc904ff9d1e2df9aa7d24f54604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa298420141b78c2da255f510f47bd22" id="r_afa298420141b78c2da255f510f47bd22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa298420141b78c2da255f510f47bd22">CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:afa298420141b78c2da255f510f47bd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf03bf4db1f92f701d143612ac6684a" id="r_adbf03bf4db1f92f701d143612ac6684a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbf03bf4db1f92f701d143612ac6684a">CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:adbf03bf4db1f92f701d143612ac6684a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0131d7d122ce3f76ac2a98bc4b7e2c5" id="r_ab0131d7d122ce3f76ac2a98bc4b7e2c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0131d7d122ce3f76ac2a98bc4b7e2c5">CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab0131d7d122ce3f76ac2a98bc4b7e2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270052ec08e15d23357eeea02ef1e664" id="r_a270052ec08e15d23357eeea02ef1e664"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a270052ec08e15d23357eeea02ef1e664">CLOCKS_SLEEP_EN1_CLK_SYS_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a270052ec08e15d23357eeea02ef1e664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92eab4c645ee95efdc641fe8f4836651" id="r_a92eab4c645ee95efdc641fe8f4836651"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a92eab4c645ee95efdc641fe8f4836651">CLOCKS_SLEEP_EN1_CLK_SYS_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a92eab4c645ee95efdc641fe8f4836651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf83023f8efd23dbc15abc19a1b668c" id="r_adcf83023f8efd23dbc15abc19a1b668c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcf83023f8efd23dbc15abc19a1b668c">CLOCKS_SLEEP_EN1_CLK_SYS_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:adcf83023f8efd23dbc15abc19a1b668c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2193039db783cedab13300ebaa1c75" id="r_aab2193039db783cedab13300ebaa1c75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab2193039db783cedab13300ebaa1c75">CLOCKS_SLEEP_EN1_CLK_SYS_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aab2193039db783cedab13300ebaa1c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace34060480a7fc6ddf4eaf41878d5c75" id="r_ace34060480a7fc6ddf4eaf41878d5c75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace34060480a7fc6ddf4eaf41878d5c75">CLOCKS_SLEEP_EN1_CLK_SYS_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ace34060480a7fc6ddf4eaf41878d5c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e7e46b6a7210a38a2e46ecc3448ce0" id="r_af2e7e46b6a7210a38a2e46ecc3448ce0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2e7e46b6a7210a38a2e46ecc3448ce0">CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af2e7e46b6a7210a38a2e46ecc3448ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac823fea5ed73a87f596b880a7433a1eb" id="r_ac823fea5ed73a87f596b880a7433a1eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac823fea5ed73a87f596b880a7433a1eb">CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:ac823fea5ed73a87f596b880a7433a1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052c29efbe130ed59b3eba356c1696f7" id="r_a052c29efbe130ed59b3eba356c1696f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a052c29efbe130ed59b3eba356c1696f7">CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a052c29efbe130ed59b3eba356c1696f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4746c0fc8b270c622d6594081725cb98" id="r_a4746c0fc8b270c622d6594081725cb98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4746c0fc8b270c622d6594081725cb98">CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a4746c0fc8b270c622d6594081725cb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedae7a6a262e1dbcb3145808aee6e136" id="r_aedae7a6a262e1dbcb3145808aee6e136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedae7a6a262e1dbcb3145808aee6e136">CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aedae7a6a262e1dbcb3145808aee6e136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80191816b0f43305d8273068121d4ffc" id="r_a80191816b0f43305d8273068121d4ffc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80191816b0f43305d8273068121d4ffc">CLOCKS_SLEEP_EN1_CLK_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80191816b0f43305d8273068121d4ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959221a6e49d9deaec4350dfc15cdfe0" id="r_a959221a6e49d9deaec4350dfc15cdfe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a959221a6e49d9deaec4350dfc15cdfe0">CLOCKS_SLEEP_EN1_CLK_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a959221a6e49d9deaec4350dfc15cdfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373dc002d17101ba73ca4cd97f436ba3" id="r_a373dc002d17101ba73ca4cd97f436ba3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a373dc002d17101ba73ca4cd97f436ba3">CLOCKS_SLEEP_EN1_CLK_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a373dc002d17101ba73ca4cd97f436ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee4ea5ba961bea6bfc89df3f153455" id="r_a7aee4ea5ba961bea6bfc89df3f153455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7aee4ea5ba961bea6bfc89df3f153455">CLOCKS_SLEEP_EN1_CLK_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a7aee4ea5ba961bea6bfc89df3f153455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850453b832a163bfa50d6349f459db28" id="r_a850453b832a163bfa50d6349f459db28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a850453b832a163bfa50d6349f459db28">CLOCKS_SLEEP_EN1_CLK_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a850453b832a163bfa50d6349f459db28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5204ef7029e0af348f6b6c58b740c4f" id="r_ab5204ef7029e0af348f6b6c58b740c4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5204ef7029e0af348f6b6c58b740c4f">CLOCKS_SLEEP_EN1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td></tr>
<tr class="separator:ab5204ef7029e0af348f6b6c58b740c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ad9f57ef66692eb49dc55af588a96c" id="r_a28ad9f57ef66692eb49dc55af588a96c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a28ad9f57ef66692eb49dc55af588a96c">CLOCKS_SLEEP_EN1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td></tr>
<tr class="separator:a28ad9f57ef66692eb49dc55af588a96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd135bf21185a077e3a0bd074b7161a" id="r_a7cd135bf21185a077e3a0bd074b7161a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cd135bf21185a077e3a0bd074b7161a">CLOCKS_WAKE_EN0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7cd135bf21185a077e3a0bd074b7161a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a50f4fe139c915b0e66027696afe1" id="r_add1a50f4fe139c915b0e66027696afe1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add1a50f4fe139c915b0e66027696afe1">CLOCKS_WAKE_EN0_CLK_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:add1a50f4fe139c915b0e66027696afe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570ddfd4e34b02b9efe4b1acce69d493" id="r_a570ddfd4e34b02b9efe4b1acce69d493"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a570ddfd4e34b02b9efe4b1acce69d493">CLOCKS_WAKE_EN0_CLK_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a570ddfd4e34b02b9efe4b1acce69d493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bfe24df7ca9aa81944af2d3c2ab2ed" id="r_a35bfe24df7ca9aa81944af2d3c2ab2ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a35bfe24df7ca9aa81944af2d3c2ab2ed">CLOCKS_WAKE_EN0_CLK_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a35bfe24df7ca9aa81944af2d3c2ab2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fd028a0615f4d57dd289f05d2e7c77" id="r_a55fd028a0615f4d57dd289f05d2e7c77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a55fd028a0615f4d57dd289f05d2e7c77">CLOCKS_WAKE_EN0_CLK_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a55fd028a0615f4d57dd289f05d2e7c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e11455a5e172c5675e8587b35e1007f" id="r_a7e11455a5e172c5675e8587b35e1007f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e11455a5e172c5675e8587b35e1007f">CLOCKS_WAKE_EN0_CLK_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7e11455a5e172c5675e8587b35e1007f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ff645685cc00729ff63d84d751cdc0" id="r_ac3ff645685cc00729ff63d84d751cdc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3ff645685cc00729ff63d84d751cdc0">CLOCKS_WAKE_EN0_CLK_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac3ff645685cc00729ff63d84d751cdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba17cf12d384c0814dfdedd72b4a2ce" id="r_a8ba17cf12d384c0814dfdedd72b4a2ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ba17cf12d384c0814dfdedd72b4a2ce">CLOCKS_WAKE_EN0_CLK_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a8ba17cf12d384c0814dfdedd72b4a2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4964e2d19d38aec4698164385a5858c" id="r_ad4964e2d19d38aec4698164385a5858c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4964e2d19d38aec4698164385a5858c">CLOCKS_WAKE_EN0_CLK_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad4964e2d19d38aec4698164385a5858c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa254e53ade8b5a90cb2c5fae078bb024" id="r_aa254e53ade8b5a90cb2c5fae078bb024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa254e53ade8b5a90cb2c5fae078bb024">CLOCKS_WAKE_EN0_CLK_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aa254e53ade8b5a90cb2c5fae078bb024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c5462a3317c5019072118c3dc0a421" id="r_a18c5462a3317c5019072118c3dc0a421"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a18c5462a3317c5019072118c3dc0a421">CLOCKS_WAKE_EN0_CLK_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a18c5462a3317c5019072118c3dc0a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21dd336f9beb91082f3801f0ede5824" id="r_aa21dd336f9beb91082f3801f0ede5824"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa21dd336f9beb91082f3801f0ede5824">CLOCKS_WAKE_EN0_CLK_REF_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa21dd336f9beb91082f3801f0ede5824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e6932f6a0db1c21a09b89ee090480f" id="r_ab5e6932f6a0db1c21a09b89ee090480f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5e6932f6a0db1c21a09b89ee090480f">CLOCKS_WAKE_EN0_CLK_REF_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:ab5e6932f6a0db1c21a09b89ee090480f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f38268db438b574cfa8f987f57afb0" id="r_a95f38268db438b574cfa8f987f57afb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95f38268db438b574cfa8f987f57afb0">CLOCKS_WAKE_EN0_CLK_REF_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a95f38268db438b574cfa8f987f57afb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dd900b3ebad18adf3d3e37ffcaefdb" id="r_a09dd900b3ebad18adf3d3e37ffcaefdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09dd900b3ebad18adf3d3e37ffcaefdb">CLOCKS_WAKE_EN0_CLK_REF_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a09dd900b3ebad18adf3d3e37ffcaefdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd596779caacd7026ae9b07ad93d00a4" id="r_abd596779caacd7026ae9b07ad93d00a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd596779caacd7026ae9b07ad93d00a4">CLOCKS_WAKE_EN0_CLK_REF_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abd596779caacd7026ae9b07ad93d00a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7681b90e5d2212856c026764b8168a78" id="r_a7681b90e5d2212856c026764b8168a78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7681b90e5d2212856c026764b8168a78">CLOCKS_WAKE_EN0_CLK_REF_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7681b90e5d2212856c026764b8168a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9bed6e4e7a0b06944fef0e5a41b6eb" id="r_a9d9bed6e4e7a0b06944fef0e5a41b6eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d9bed6e4e7a0b06944fef0e5a41b6eb">CLOCKS_WAKE_EN0_CLK_REF_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a9d9bed6e4e7a0b06944fef0e5a41b6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb2555796e84ecfcb37c7abc0d0fa0f" id="r_a3cb2555796e84ecfcb37c7abc0d0fa0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cb2555796e84ecfcb37c7abc0d0fa0f">CLOCKS_WAKE_EN0_CLK_REF_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a3cb2555796e84ecfcb37c7abc0d0fa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80cfee11b7a006f519f083cff8f6e2e" id="r_ab80cfee11b7a006f519f083cff8f6e2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab80cfee11b7a006f519f083cff8f6e2e">CLOCKS_WAKE_EN0_CLK_REF_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ab80cfee11b7a006f519f083cff8f6e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d22e0ba40a166f76aab367f9ffb2e3" id="r_ad6d22e0ba40a166f76aab367f9ffb2e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad6d22e0ba40a166f76aab367f9ffb2e3">CLOCKS_WAKE_EN0_CLK_REF_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad6d22e0ba40a166f76aab367f9ffb2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2c953451f6b24b66e0613bd53f1809" id="r_a9e2c953451f6b24b66e0613bd53f1809"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e2c953451f6b24b66e0613bd53f1809">CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9e2c953451f6b24b66e0613bd53f1809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6a4533991779d35227b4727e07263d" id="r_aad6a4533991779d35227b4727e07263d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad6a4533991779d35227b4727e07263d">CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aad6a4533991779d35227b4727e07263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf80c166b031a64217930a290be99f1" id="r_aadf80c166b031a64217930a290be99f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aadf80c166b031a64217930a290be99f1">CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aadf80c166b031a64217930a290be99f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e3530a4331e7a3ab5607e979947e46" id="r_ac9e3530a4331e7a3ab5607e979947e46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9e3530a4331e7a3ab5607e979947e46">CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac9e3530a4331e7a3ab5607e979947e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dcf9a00ad765aeb51aaf6a357752c7" id="r_a69dcf9a00ad765aeb51aaf6a357752c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69dcf9a00ad765aeb51aaf6a357752c7">CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a69dcf9a00ad765aeb51aaf6a357752c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716a57962da9b1b882f73e62f3d57356" id="r_a716a57962da9b1b882f73e62f3d57356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a716a57962da9b1b882f73e62f3d57356">CLOCKS_WAKE_EN0_CLK_SYS_ADC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a716a57962da9b1b882f73e62f3d57356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6a8dd06983446daf0420d0aabe78c8" id="r_a6e6a8dd06983446daf0420d0aabe78c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e6a8dd06983446daf0420d0aabe78c8">CLOCKS_WAKE_EN0_CLK_SYS_ADC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6e6a8dd06983446daf0420d0aabe78c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffc6c4ce651a279e6f26792e72384bf" id="r_abffc6c4ce651a279e6f26792e72384bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abffc6c4ce651a279e6f26792e72384bf">CLOCKS_WAKE_EN0_CLK_SYS_ADC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abffc6c4ce651a279e6f26792e72384bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0897dda614670d970bc689e9e1579d" id="r_a3c0897dda614670d970bc689e9e1579d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c0897dda614670d970bc689e9e1579d">CLOCKS_WAKE_EN0_CLK_SYS_ADC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3c0897dda614670d970bc689e9e1579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34ce1296aabe36937fd65dde5a2439" id="r_a3f34ce1296aabe36937fd65dde5a2439"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f34ce1296aabe36937fd65dde5a2439">CLOCKS_WAKE_EN0_CLK_SYS_ADC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3f34ce1296aabe36937fd65dde5a2439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5561215f1be0692bd06ffe3aa0f2a0" id="r_a0b5561215f1be0692bd06ffe3aa0f2a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b5561215f1be0692bd06ffe3aa0f2a0">CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0b5561215f1be0692bd06ffe3aa0f2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31458cdaa3544185a4dddc9e3eaa7870" id="r_a31458cdaa3544185a4dddc9e3eaa7870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31458cdaa3544185a4dddc9e3eaa7870">CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a31458cdaa3544185a4dddc9e3eaa7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278f14233fa1679057bb0f3a71ecaad9" id="r_a278f14233fa1679057bb0f3a71ecaad9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a278f14233fa1679057bb0f3a71ecaad9">CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a278f14233fa1679057bb0f3a71ecaad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3d9311e58aa696bb5722c06d6727c0" id="r_a1c3d9311e58aa696bb5722c06d6727c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c3d9311e58aa696bb5722c06d6727c0">CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1c3d9311e58aa696bb5722c06d6727c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ea8238b6bb270ddc834284f8e106eb" id="r_a72ea8238b6bb270ddc834284f8e106eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a72ea8238b6bb270ddc834284f8e106eb">CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a72ea8238b6bb270ddc834284f8e106eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e8cf61433ddf049cb02d7d022b438c" id="r_ae3e8cf61433ddf049cb02d7d022b438c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3e8cf61433ddf049cb02d7d022b438c">CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae3e8cf61433ddf049cb02d7d022b438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0571a47e867a48c717dfa5e6e0d1a760" id="r_a0571a47e867a48c717dfa5e6e0d1a760"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0571a47e867a48c717dfa5e6e0d1a760">CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a0571a47e867a48c717dfa5e6e0d1a760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a366acb73a97a0cafdd1e1fb832cef7" id="r_a5a366acb73a97a0cafdd1e1fb832cef7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a366acb73a97a0cafdd1e1fb832cef7">CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a5a366acb73a97a0cafdd1e1fb832cef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676472e3016829fe7b491fdf7dd6491f" id="r_a676472e3016829fe7b491fdf7dd6491f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a676472e3016829fe7b491fdf7dd6491f">CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a676472e3016829fe7b491fdf7dd6491f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e614b2540287c6e654571b6a009012" id="r_a25e614b2540287c6e654571b6a009012"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25e614b2540287c6e654571b6a009012">CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a25e614b2540287c6e654571b6a009012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339866010d6b7bf282ddfc79c28aec4e" id="r_a339866010d6b7bf282ddfc79c28aec4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a339866010d6b7bf282ddfc79c28aec4e">CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a339866010d6b7bf282ddfc79c28aec4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf08c949ebd1811550be1afe150861ff" id="r_abf08c949ebd1811550be1afe150861ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf08c949ebd1811550be1afe150861ff">CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:abf08c949ebd1811550be1afe150861ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ccfc08b834f27972d4825c801dfcf5" id="r_a89ccfc08b834f27972d4825c801dfcf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a89ccfc08b834f27972d4825c801dfcf5">CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a89ccfc08b834f27972d4825c801dfcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c752d4d84c181ff055da133ce3f6d05" id="r_a5c752d4d84c181ff055da133ce3f6d05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5c752d4d84c181ff055da133ce3f6d05">CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a5c752d4d84c181ff055da133ce3f6d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab9a625e0d163f74f36f9f875ebd8ee" id="r_a5ab9a625e0d163f74f36f9f875ebd8ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ab9a625e0d163f74f36f9f875ebd8ee">CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5ab9a625e0d163f74f36f9f875ebd8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8674460cb7eea63d094f44c7f9feab83" id="r_a8674460cb7eea63d094f44c7f9feab83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8674460cb7eea63d094f44c7f9feab83">CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8674460cb7eea63d094f44c7f9feab83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e265004a6953f707c0893ffac0eb4e5" id="r_a5e265004a6953f707c0893ffac0eb4e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5e265004a6953f707c0893ffac0eb4e5">CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5e265004a6953f707c0893ffac0eb4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5e0ec49b61968d0d5f74d742d3ae30" id="r_a1c5e0ec49b61968d0d5f74d742d3ae30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c5e0ec49b61968d0d5f74d742d3ae30">CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1c5e0ec49b61968d0d5f74d742d3ae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b8760176ab04aeb12f8224e091c06" id="r_a903b8760176ab04aeb12f8224e091c06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a903b8760176ab04aeb12f8224e091c06">CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a903b8760176ab04aeb12f8224e091c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3e809521336f12d4a4d1f19e8c612d" id="r_a9e3e809521336f12d4a4d1f19e8c612d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e3e809521336f12d4a4d1f19e8c612d">CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9e3e809521336f12d4a4d1f19e8c612d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98519e45bb0c927a89e3e0c6529592e7" id="r_a98519e45bb0c927a89e3e0c6529592e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98519e45bb0c927a89e3e0c6529592e7">CLOCKS_WAKE_EN0_CLK_SYS_DMA_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a98519e45bb0c927a89e3e0c6529592e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ceaf04994894bd137fc998ffd2e28f8" id="r_a7ceaf04994894bd137fc998ffd2e28f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ceaf04994894bd137fc998ffd2e28f8">CLOCKS_WAKE_EN0_CLK_SYS_DMA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7ceaf04994894bd137fc998ffd2e28f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42a7a82f3616564bc23fa1257deae09" id="r_aa42a7a82f3616564bc23fa1257deae09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa42a7a82f3616564bc23fa1257deae09">CLOCKS_WAKE_EN0_CLK_SYS_DMA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa42a7a82f3616564bc23fa1257deae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847b3714ef5584ed632562beca33ae41" id="r_a847b3714ef5584ed632562beca33ae41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a847b3714ef5584ed632562beca33ae41">CLOCKS_WAKE_EN0_CLK_SYS_DMA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a847b3714ef5584ed632562beca33ae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f4e2d68ad8edc640d22cc2a4fb3086" id="r_a66f4e2d68ad8edc640d22cc2a4fb3086"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66f4e2d68ad8edc640d22cc2a4fb3086">CLOCKS_WAKE_EN0_CLK_SYS_DMA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a66f4e2d68ad8edc640d22cc2a4fb3086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfff2b08546d781e368c49d5c966d6b" id="r_adcfff2b08546d781e368c49d5c966d6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcfff2b08546d781e368c49d5c966d6b">CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adcfff2b08546d781e368c49d5c966d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef715ea0dcbd1aed9bb5675e647deeab" id="r_aef715ea0dcbd1aed9bb5675e647deeab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef715ea0dcbd1aed9bb5675e647deeab">CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aef715ea0dcbd1aed9bb5675e647deeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c68f8e79adf3c4095e2a00747a64ef" id="r_a81c68f8e79adf3c4095e2a00747a64ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81c68f8e79adf3c4095e2a00747a64ef">CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a81c68f8e79adf3c4095e2a00747a64ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4d0ddeaffc2888c781fa000cefe589" id="r_afe4d0ddeaffc2888c781fa000cefe589"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe4d0ddeaffc2888c781fa000cefe589">CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afe4d0ddeaffc2888c781fa000cefe589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65551281d1efb6691b8f129a36c60e9a" id="r_a65551281d1efb6691b8f129a36c60e9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65551281d1efb6691b8f129a36c60e9a">CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a65551281d1efb6691b8f129a36c60e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63955e8ca12d6433761221e9972adaa2" id="r_a63955e8ca12d6433761221e9972adaa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63955e8ca12d6433761221e9972adaa2">CLOCKS_WAKE_EN0_CLK_SYS_HSTX_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a63955e8ca12d6433761221e9972adaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2719ddf7a258e27bfc6e4fcac5e1d30" id="r_ae2719ddf7a258e27bfc6e4fcac5e1d30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae2719ddf7a258e27bfc6e4fcac5e1d30">CLOCKS_WAKE_EN0_CLK_SYS_HSTX_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ae2719ddf7a258e27bfc6e4fcac5e1d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3118cb1b3bcf223ffc6b5a07ec9415f" id="r_af3118cb1b3bcf223ffc6b5a07ec9415f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3118cb1b3bcf223ffc6b5a07ec9415f">CLOCKS_WAKE_EN0_CLK_SYS_HSTX_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:af3118cb1b3bcf223ffc6b5a07ec9415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ac50a6778f64c2c605450f4d44d60b" id="r_ab5ac50a6778f64c2c605450f4d44d60b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5ac50a6778f64c2c605450f4d44d60b">CLOCKS_WAKE_EN0_CLK_SYS_HSTX_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab5ac50a6778f64c2c605450f4d44d60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7832a2f95b10bcbc630735f135db071f" id="r_a7832a2f95b10bcbc630735f135db071f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7832a2f95b10bcbc630735f135db071f">CLOCKS_WAKE_EN0_CLK_SYS_HSTX_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7832a2f95b10bcbc630735f135db071f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c0bff5154ac7dda2873ef87e210b24" id="r_a64c0bff5154ac7dda2873ef87e210b24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64c0bff5154ac7dda2873ef87e210b24">CLOCKS_WAKE_EN0_CLK_SYS_I2C0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a64c0bff5154ac7dda2873ef87e210b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af650834c4d5c592c9446520f0cab6d51" id="r_af650834c4d5c592c9446520f0cab6d51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af650834c4d5c592c9446520f0cab6d51">CLOCKS_WAKE_EN0_CLK_SYS_I2C0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:af650834c4d5c592c9446520f0cab6d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9133dbadbe3c95e69a17ba62e497ea" id="r_aef9133dbadbe3c95e69a17ba62e497ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef9133dbadbe3c95e69a17ba62e497ea">CLOCKS_WAKE_EN0_CLK_SYS_I2C0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aef9133dbadbe3c95e69a17ba62e497ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330e12369cbacfb8a6eecbaa39bb9677" id="r_a330e12369cbacfb8a6eecbaa39bb9677"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a330e12369cbacfb8a6eecbaa39bb9677">CLOCKS_WAKE_EN0_CLK_SYS_I2C0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a330e12369cbacfb8a6eecbaa39bb9677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b66a42223e512c79171dbe64bba58b" id="r_a17b66a42223e512c79171dbe64bba58b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17b66a42223e512c79171dbe64bba58b">CLOCKS_WAKE_EN0_CLK_SYS_I2C0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a17b66a42223e512c79171dbe64bba58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f115da925373d7f6ba383b18ef04187" id="r_a5f115da925373d7f6ba383b18ef04187"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f115da925373d7f6ba383b18ef04187">CLOCKS_WAKE_EN0_CLK_SYS_I2C1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f115da925373d7f6ba383b18ef04187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95787a99c657db681d9029a9f8e668ff" id="r_a95787a99c657db681d9029a9f8e668ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95787a99c657db681d9029a9f8e668ff">CLOCKS_WAKE_EN0_CLK_SYS_I2C1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a95787a99c657db681d9029a9f8e668ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c1e71dd091c1a45cf7bc22a1acc140" id="r_a68c1e71dd091c1a45cf7bc22a1acc140"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68c1e71dd091c1a45cf7bc22a1acc140">CLOCKS_WAKE_EN0_CLK_SYS_I2C1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a68c1e71dd091c1a45cf7bc22a1acc140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87444d4a44cdf6cf6f183dd0f0c155f5" id="r_a87444d4a44cdf6cf6f183dd0f0c155f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87444d4a44cdf6cf6f183dd0f0c155f5">CLOCKS_WAKE_EN0_CLK_SYS_I2C1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a87444d4a44cdf6cf6f183dd0f0c155f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387c6617edcbc5e1ae7ef852988ce706" id="r_a387c6617edcbc5e1ae7ef852988ce706"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a387c6617edcbc5e1ae7ef852988ce706">CLOCKS_WAKE_EN0_CLK_SYS_I2C1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a387c6617edcbc5e1ae7ef852988ce706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79834320f65dea7ee82c38f91594200b" id="r_a79834320f65dea7ee82c38f91594200b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79834320f65dea7ee82c38f91594200b">CLOCKS_WAKE_EN0_CLK_SYS_IO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79834320f65dea7ee82c38f91594200b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a0f41e7d600a63b6f363b8a8a4a774" id="r_ac3a0f41e7d600a63b6f363b8a8a4a774"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3a0f41e7d600a63b6f363b8a8a4a774">CLOCKS_WAKE_EN0_CLK_SYS_IO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ac3a0f41e7d600a63b6f363b8a8a4a774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2742d663432a667901723415c19f34" id="r_aec2742d663432a667901723415c19f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aec2742d663432a667901723415c19f34">CLOCKS_WAKE_EN0_CLK_SYS_IO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:aec2742d663432a667901723415c19f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2762d4140a141c135c4fbc725f14cee" id="r_af2762d4140a141c135c4fbc725f14cee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2762d4140a141c135c4fbc725f14cee">CLOCKS_WAKE_EN0_CLK_SYS_IO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:af2762d4140a141c135c4fbc725f14cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ecf80624a9ae5e763456029939f789" id="r_a21ecf80624a9ae5e763456029939f789"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a21ecf80624a9ae5e763456029939f789">CLOCKS_WAKE_EN0_CLK_SYS_IO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a21ecf80624a9ae5e763456029939f789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f263890e36de8122cc7afa6d18fcf" id="r_a941f263890e36de8122cc7afa6d18fcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941f263890e36de8122cc7afa6d18fcf">CLOCKS_WAKE_EN0_CLK_SYS_JTAG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a941f263890e36de8122cc7afa6d18fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e65438b3ed10c5625bad2a2328a22d" id="r_a06e65438b3ed10c5625bad2a2328a22d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06e65438b3ed10c5625bad2a2328a22d">CLOCKS_WAKE_EN0_CLK_SYS_JTAG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a06e65438b3ed10c5625bad2a2328a22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed6420e3d765b0bfd9edc6794d1d710" id="r_a2ed6420e3d765b0bfd9edc6794d1d710"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ed6420e3d765b0bfd9edc6794d1d710">CLOCKS_WAKE_EN0_CLK_SYS_JTAG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a2ed6420e3d765b0bfd9edc6794d1d710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015fca3df198be0d708bbc548d41590a" id="r_a015fca3df198be0d708bbc548d41590a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a015fca3df198be0d708bbc548d41590a">CLOCKS_WAKE_EN0_CLK_SYS_JTAG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a015fca3df198be0d708bbc548d41590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1443a273a02e8fde049ed7257b0135" id="r_a2b1443a273a02e8fde049ed7257b0135"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b1443a273a02e8fde049ed7257b0135">CLOCKS_WAKE_EN0_CLK_SYS_JTAG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2b1443a273a02e8fde049ed7257b0135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0f2c82753961cdbc73cd309f74c21a" id="r_a2d0f2c82753961cdbc73cd309f74c21a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d0f2c82753961cdbc73cd309f74c21a">CLOCKS_WAKE_EN0_CLK_SYS_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2d0f2c82753961cdbc73cd309f74c21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8122caa425e347e7682146eef9e9543d" id="r_a8122caa425e347e7682146eef9e9543d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8122caa425e347e7682146eef9e9543d">CLOCKS_WAKE_EN0_CLK_SYS_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a8122caa425e347e7682146eef9e9543d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985ce214f0557759929dd20a35087fb5" id="r_a985ce214f0557759929dd20a35087fb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a985ce214f0557759929dd20a35087fb5">CLOCKS_WAKE_EN0_CLK_SYS_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a985ce214f0557759929dd20a35087fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f86730f1c10e6bf8177a1d1e88b964" id="r_ac5f86730f1c10e6bf8177a1d1e88b964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5f86730f1c10e6bf8177a1d1e88b964">CLOCKS_WAKE_EN0_CLK_SYS_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ac5f86730f1c10e6bf8177a1d1e88b964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47025516d3f15de29c43ac6697247da4" id="r_a47025516d3f15de29c43ac6697247da4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47025516d3f15de29c43ac6697247da4">CLOCKS_WAKE_EN0_CLK_SYS_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a47025516d3f15de29c43ac6697247da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf1bf2556e0ea26d345dbdc2912f480" id="r_a5cf1bf2556e0ea26d345dbdc2912f480"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cf1bf2556e0ea26d345dbdc2912f480">CLOCKS_WAKE_EN0_CLK_SYS_PADS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5cf1bf2556e0ea26d345dbdc2912f480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51def3b95591e68799613577407e1803" id="r_a51def3b95591e68799613577407e1803"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51def3b95591e68799613577407e1803">CLOCKS_WAKE_EN0_CLK_SYS_PADS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a51def3b95591e68799613577407e1803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fac123664fdeba6152d738a49987a9f" id="r_a9fac123664fdeba6152d738a49987a9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9fac123664fdeba6152d738a49987a9f">CLOCKS_WAKE_EN0_CLK_SYS_PADS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9fac123664fdeba6152d738a49987a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a273bd20d11c4a97566ae45c686cb2" id="r_aa2a273bd20d11c4a97566ae45c686cb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2a273bd20d11c4a97566ae45c686cb2">CLOCKS_WAKE_EN0_CLK_SYS_PADS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aa2a273bd20d11c4a97566ae45c686cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d88a25b75b910b092b9de379e14dd38" id="r_a6d88a25b75b910b092b9de379e14dd38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d88a25b75b910b092b9de379e14dd38">CLOCKS_WAKE_EN0_CLK_SYS_PADS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6d88a25b75b910b092b9de379e14dd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf04d5e089badee930621dab51464d37" id="r_adf04d5e089badee930621dab51464d37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf04d5e089badee930621dab51464d37">CLOCKS_WAKE_EN0_CLK_SYS_PIO0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf04d5e089badee930621dab51464d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af595ab68bc0d7885902636865c4df0a4" id="r_af595ab68bc0d7885902636865c4df0a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af595ab68bc0d7885902636865c4df0a4">CLOCKS_WAKE_EN0_CLK_SYS_PIO0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:af595ab68bc0d7885902636865c4df0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3e16b10112044da580dcb8d61340c7" id="r_a3b3e16b10112044da580dcb8d61340c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3b3e16b10112044da580dcb8d61340c7">CLOCKS_WAKE_EN0_CLK_SYS_PIO0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a3b3e16b10112044da580dcb8d61340c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bc59c7f44a29d4e9365114ff387d0f" id="r_a30bc59c7f44a29d4e9365114ff387d0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30bc59c7f44a29d4e9365114ff387d0f">CLOCKS_WAKE_EN0_CLK_SYS_PIO0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a30bc59c7f44a29d4e9365114ff387d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1251c9db443636fa6f6af3c1c0c7721a" id="r_a1251c9db443636fa6f6af3c1c0c7721a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1251c9db443636fa6f6af3c1c0c7721a">CLOCKS_WAKE_EN0_CLK_SYS_PIO0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1251c9db443636fa6f6af3c1c0c7721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10421cdc84a8f7246ee312e3ca2ad637" id="r_a10421cdc84a8f7246ee312e3ca2ad637"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10421cdc84a8f7246ee312e3ca2ad637">CLOCKS_WAKE_EN0_CLK_SYS_PIO1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a10421cdc84a8f7246ee312e3ca2ad637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8273071326f678599d3f46d318ec128" id="r_ae8273071326f678599d3f46d318ec128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8273071326f678599d3f46d318ec128">CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ae8273071326f678599d3f46d318ec128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472c9a9bfcf64cbbbb2dc74d0e7c5eca" id="r_a472c9a9bfcf64cbbbb2dc74d0e7c5eca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a472c9a9bfcf64cbbbb2dc74d0e7c5eca">CLOCKS_WAKE_EN0_CLK_SYS_PIO1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a472c9a9bfcf64cbbbb2dc74d0e7c5eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2701e5dfc4e0cd256d2a067422a0b696" id="r_a2701e5dfc4e0cd256d2a067422a0b696"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2701e5dfc4e0cd256d2a067422a0b696">CLOCKS_WAKE_EN0_CLK_SYS_PIO1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a2701e5dfc4e0cd256d2a067422a0b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1117dc230c86844cf751e53ef279c1f6" id="r_a1117dc230c86844cf751e53ef279c1f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1117dc230c86844cf751e53ef279c1f6">CLOCKS_WAKE_EN0_CLK_SYS_PIO1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1117dc230c86844cf751e53ef279c1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa040d2c18724e14d1f4cdfa42d234bd8" id="r_aa040d2c18724e14d1f4cdfa42d234bd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa040d2c18724e14d1f4cdfa42d234bd8">CLOCKS_WAKE_EN0_CLK_SYS_PIO2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa040d2c18724e14d1f4cdfa42d234bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922eccbe794e9d1f930d2e45ef9e8fb3" id="r_a922eccbe794e9d1f930d2e45ef9e8fb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a922eccbe794e9d1f930d2e45ef9e8fb3">CLOCKS_WAKE_EN0_CLK_SYS_PIO2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a922eccbe794e9d1f930d2e45ef9e8fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5aadddc302d32319c6165f5697ec1aa" id="r_ac5aadddc302d32319c6165f5697ec1aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5aadddc302d32319c6165f5697ec1aa">CLOCKS_WAKE_EN0_CLK_SYS_PIO2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ac5aadddc302d32319c6165f5697ec1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b627124cdf4cd9642aae642d72a85aa" id="r_a7b627124cdf4cd9642aae642d72a85aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b627124cdf4cd9642aae642d72a85aa">CLOCKS_WAKE_EN0_CLK_SYS_PIO2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a7b627124cdf4cd9642aae642d72a85aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4f565714d801fbd21fa0989ac4fc26" id="r_ade4f565714d801fbd21fa0989ac4fc26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade4f565714d801fbd21fa0989ac4fc26">CLOCKS_WAKE_EN0_CLK_SYS_PIO2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ade4f565714d801fbd21fa0989ac4fc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0270bd267e97fa601592e34c12fbea14" id="r_a0270bd267e97fa601592e34c12fbea14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0270bd267e97fa601592e34c12fbea14">CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0270bd267e97fa601592e34c12fbea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd4adf55819fd3356b300ee4044ab53" id="r_a9dd4adf55819fd3356b300ee4044ab53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9dd4adf55819fd3356b300ee4044ab53">CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a9dd4adf55819fd3356b300ee4044ab53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660d20a6e668ea5356ec6ed664ec2044" id="r_a660d20a6e668ea5356ec6ed664ec2044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a660d20a6e668ea5356ec6ed664ec2044">CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a660d20a6e668ea5356ec6ed664ec2044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab51c895ea4a083bb2e7c2444c1ff04" id="r_aeab51c895ea4a083bb2e7c2444c1ff04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeab51c895ea4a083bb2e7c2444c1ff04">CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aeab51c895ea4a083bb2e7c2444c1ff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6853df084a6dc3f88d5a7c45fce7a5" id="r_a4e6853df084a6dc3f88d5a7c45fce7a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e6853df084a6dc3f88d5a7c45fce7a5">CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4e6853df084a6dc3f88d5a7c45fce7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85449685cad52cc0b6d4041bf3bfea50" id="r_a85449685cad52cc0b6d4041bf3bfea50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85449685cad52cc0b6d4041bf3bfea50">CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85449685cad52cc0b6d4041bf3bfea50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab44e58541236308fe2f52b45d2243dab" id="r_ab44e58541236308fe2f52b45d2243dab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab44e58541236308fe2f52b45d2243dab">CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:ab44e58541236308fe2f52b45d2243dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62640375ece0fa0b01470369fbcc65a7" id="r_a62640375ece0fa0b01470369fbcc65a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62640375ece0fa0b01470369fbcc65a7">CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a62640375ece0fa0b01470369fbcc65a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10ea56c9818763e82aa78c93557e95a" id="r_ad10ea56c9818763e82aa78c93557e95a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad10ea56c9818763e82aa78c93557e95a">CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ad10ea56c9818763e82aa78c93557e95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4789c1670c03ac2699c47ace2556fe9" id="r_ab4789c1670c03ac2699c47ace2556fe9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab4789c1670c03ac2699c47ace2556fe9">CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab4789c1670c03ac2699c47ace2556fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1a868bf6e8a21d20822a8978312d9c" id="r_a4c1a868bf6e8a21d20822a8978312d9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c1a868bf6e8a21d20822a8978312d9c">CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c1a868bf6e8a21d20822a8978312d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12c55709815e97035fe7c303e2a2921" id="r_ad12c55709815e97035fe7c303e2a2921"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad12c55709815e97035fe7c303e2a2921">CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ad12c55709815e97035fe7c303e2a2921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86834c02406164e3bac36e8e78fbaed8" id="r_a86834c02406164e3bac36e8e78fbaed8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86834c02406164e3bac36e8e78fbaed8">CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a86834c02406164e3bac36e8e78fbaed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22be60960f710f40205e8e32e23999e" id="r_ab22be60960f710f40205e8e32e23999e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab22be60960f710f40205e8e32e23999e">CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ab22be60960f710f40205e8e32e23999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb00922f95fd6cdb0453b3ce77b6a8db" id="r_acb00922f95fd6cdb0453b3ce77b6a8db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb00922f95fd6cdb0453b3ce77b6a8db">CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acb00922f95fd6cdb0453b3ce77b6a8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972e7126972f928881cb9e9c5a1b0889" id="r_a972e7126972f928881cb9e9c5a1b0889"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a972e7126972f928881cb9e9c5a1b0889">CLOCKS_WAKE_EN0_CLK_SYS_PSM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a972e7126972f928881cb9e9c5a1b0889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398c0cdc9d0d1cd98afe8d634596fa07" id="r_a398c0cdc9d0d1cd98afe8d634596fa07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a398c0cdc9d0d1cd98afe8d634596fa07">CLOCKS_WAKE_EN0_CLK_SYS_PSM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a398c0cdc9d0d1cd98afe8d634596fa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87fa17f7350e99b283a4e567d03b324" id="r_ad87fa17f7350e99b283a4e567d03b324"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad87fa17f7350e99b283a4e567d03b324">CLOCKS_WAKE_EN0_CLK_SYS_PSM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ad87fa17f7350e99b283a4e567d03b324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe487bd488bb19691d886614b8668a02" id="r_abe487bd488bb19691d886614b8668a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe487bd488bb19691d886614b8668a02">CLOCKS_WAKE_EN0_CLK_SYS_PSM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:abe487bd488bb19691d886614b8668a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf9557b42f3d256b640048cbc49f2d5" id="r_a2cf9557b42f3d256b640048cbc49f2d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cf9557b42f3d256b640048cbc49f2d5">CLOCKS_WAKE_EN0_CLK_SYS_PSM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2cf9557b42f3d256b640048cbc49f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245dcce1f092b53c8716c02ff0a8a1f7" id="r_a245dcce1f092b53c8716c02ff0a8a1f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a245dcce1f092b53c8716c02ff0a8a1f7">CLOCKS_WAKE_EN0_CLK_SYS_PWM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a245dcce1f092b53c8716c02ff0a8a1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b830dced5029e11c5ec6aee3ca93d29" id="r_a7b830dced5029e11c5ec6aee3ca93d29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b830dced5029e11c5ec6aee3ca93d29">CLOCKS_WAKE_EN0_CLK_SYS_PWM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a7b830dced5029e11c5ec6aee3ca93d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3ab67e5c5d01808a3f5ec1e1d26d17" id="r_a1b3ab67e5c5d01808a3f5ec1e1d26d17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b3ab67e5c5d01808a3f5ec1e1d26d17">CLOCKS_WAKE_EN0_CLK_SYS_PWM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a1b3ab67e5c5d01808a3f5ec1e1d26d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8196ae53478c431de154336dccf0a02d" id="r_a8196ae53478c431de154336dccf0a02d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8196ae53478c431de154336dccf0a02d">CLOCKS_WAKE_EN0_CLK_SYS_PWM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a8196ae53478c431de154336dccf0a02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b410acc9f1d8f852ee551b808d463c" id="r_a04b410acc9f1d8f852ee551b808d463c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04b410acc9f1d8f852ee551b808d463c">CLOCKS_WAKE_EN0_CLK_SYS_PWM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a04b410acc9f1d8f852ee551b808d463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726248896766aa3ced37b56389a8a24d" id="r_a726248896766aa3ced37b56389a8a24d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a726248896766aa3ced37b56389a8a24d">CLOCKS_WAKE_EN0_CLK_SYS_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a726248896766aa3ced37b56389a8a24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc51c5941a151eb715ab42510823bcb" id="r_aafc51c5941a151eb715ab42510823bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafc51c5941a151eb715ab42510823bcb">CLOCKS_WAKE_EN0_CLK_SYS_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:aafc51c5941a151eb715ab42510823bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84be96c01e7e9bee90da90edf3578cf2" id="r_a84be96c01e7e9bee90da90edf3578cf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84be96c01e7e9bee90da90edf3578cf2">CLOCKS_WAKE_EN0_CLK_SYS_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a84be96c01e7e9bee90da90edf3578cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed650b4db6e2bdc330e39a845237d7eb" id="r_aed650b4db6e2bdc330e39a845237d7eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed650b4db6e2bdc330e39a845237d7eb">CLOCKS_WAKE_EN0_CLK_SYS_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:aed650b4db6e2bdc330e39a845237d7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14add4d68f1c8c8dfa70efe493ca069f" id="r_a14add4d68f1c8c8dfa70efe493ca069f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14add4d68f1c8c8dfa70efe493ca069f">CLOCKS_WAKE_EN0_CLK_SYS_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a14add4d68f1c8c8dfa70efe493ca069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295831646f6f62b012b08e01473d67c0" id="r_a295831646f6f62b012b08e01473d67c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a295831646f6f62b012b08e01473d67c0">CLOCKS_WAKE_EN0_CLK_SYS_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a295831646f6f62b012b08e01473d67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e6b78369bf720ebd75e559e42550f4" id="r_a65e6b78369bf720ebd75e559e42550f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65e6b78369bf720ebd75e559e42550f4">CLOCKS_WAKE_EN0_CLK_SYS_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a65e6b78369bf720ebd75e559e42550f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1725723143b9d3233af5cd618abefd43" id="r_a1725723143b9d3233af5cd618abefd43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1725723143b9d3233af5cd618abefd43">CLOCKS_WAKE_EN0_CLK_SYS_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a1725723143b9d3233af5cd618abefd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad349817aee71e099a862c77c757732d" id="r_aad349817aee71e099a862c77c757732d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad349817aee71e099a862c77c757732d">CLOCKS_WAKE_EN0_CLK_SYS_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aad349817aee71e099a862c77c757732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70ee328bf41cfa42eaa219f41f591f" id="r_a6f70ee328bf41cfa42eaa219f41f591f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f70ee328bf41cfa42eaa219f41f591f">CLOCKS_WAKE_EN0_CLK_SYS_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6f70ee328bf41cfa42eaa219f41f591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3a684e58ec17cc2ff7fa377a4fe201" id="r_ace3a684e58ec17cc2ff7fa377a4fe201"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace3a684e58ec17cc2ff7fa377a4fe201">CLOCKS_WAKE_EN0_CLK_SYS_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace3a684e58ec17cc2ff7fa377a4fe201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701e7d6175dd29663e861c2b372b86f" id="r_aa701e7d6175dd29663e861c2b372b86f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa701e7d6175dd29663e861c2b372b86f">CLOCKS_WAKE_EN0_CLK_SYS_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:aa701e7d6175dd29663e861c2b372b86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8e1ab6b75e0005f649860d21305c31" id="r_a0f8e1ab6b75e0005f649860d21305c31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f8e1ab6b75e0005f649860d21305c31">CLOCKS_WAKE_EN0_CLK_SYS_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a0f8e1ab6b75e0005f649860d21305c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab27c4a4922580b28b1b3e0b6c82fd42" id="r_aab27c4a4922580b28b1b3e0b6c82fd42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab27c4a4922580b28b1b3e0b6c82fd42">CLOCKS_WAKE_EN0_CLK_SYS_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aab27c4a4922580b28b1b3e0b6c82fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e33a9dce1ed2c44ce9d4d93a49b410" id="r_a82e33a9dce1ed2c44ce9d4d93a49b410"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82e33a9dce1ed2c44ce9d4d93a49b410">CLOCKS_WAKE_EN0_CLK_SYS_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a82e33a9dce1ed2c44ce9d4d93a49b410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c77881be0fabbb0faf66416cbf8bce" id="r_a96c77881be0fabbb0faf66416cbf8bce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96c77881be0fabbb0faf66416cbf8bce">CLOCKS_WAKE_EN0_CLK_SYS_SHA256_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a96c77881be0fabbb0faf66416cbf8bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0950e82cd8e38d7b05c025064682cd83" id="r_a0950e82cd8e38d7b05c025064682cd83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0950e82cd8e38d7b05c025064682cd83">CLOCKS_WAKE_EN0_CLK_SYS_SHA256_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a0950e82cd8e38d7b05c025064682cd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0dc24a0ca518b88441ed339fc6e210" id="r_aab0dc24a0ca518b88441ed339fc6e210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab0dc24a0ca518b88441ed339fc6e210">CLOCKS_WAKE_EN0_CLK_SYS_SHA256_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aab0dc24a0ca518b88441ed339fc6e210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454947d5bdc4f9b9942e6fa041f68137" id="r_a454947d5bdc4f9b9942e6fa041f68137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a454947d5bdc4f9b9942e6fa041f68137">CLOCKS_WAKE_EN0_CLK_SYS_SHA256_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a454947d5bdc4f9b9942e6fa041f68137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3d186ee4859db66110e6e32b5ed96f" id="r_abd3d186ee4859db66110e6e32b5ed96f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd3d186ee4859db66110e6e32b5ed96f">CLOCKS_WAKE_EN0_CLK_SYS_SHA256_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abd3d186ee4859db66110e6e32b5ed96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968ca5327344591e34da6cc4974be70f" id="r_a968ca5327344591e34da6cc4974be70f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a968ca5327344591e34da6cc4974be70f">CLOCKS_WAKE_EN0_CLK_SYS_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a968ca5327344591e34da6cc4974be70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2d3761e9df40084f9d79b8b37db770" id="r_a2e2d3761e9df40084f9d79b8b37db770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e2d3761e9df40084f9d79b8b37db770">CLOCKS_WAKE_EN0_CLK_SYS_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a2e2d3761e9df40084f9d79b8b37db770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed97ad1d3cfa28a47ae104a36701ea5" id="r_a4ed97ad1d3cfa28a47ae104a36701ea5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ed97ad1d3cfa28a47ae104a36701ea5">CLOCKS_WAKE_EN0_CLK_SYS_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a4ed97ad1d3cfa28a47ae104a36701ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4045c3b7daea3a33cbda231e961b2dc2" id="r_a4045c3b7daea3a33cbda231e961b2dc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4045c3b7daea3a33cbda231e961b2dc2">CLOCKS_WAKE_EN0_CLK_SYS_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a4045c3b7daea3a33cbda231e961b2dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845fb66c73752283f6ce2f7c886936ab" id="r_a845fb66c73752283f6ce2f7c886936ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a845fb66c73752283f6ce2f7c886936ab">CLOCKS_WAKE_EN0_CLK_SYS_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a845fb66c73752283f6ce2f7c886936ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9680ef15aca55d52c1968db3003fa762" id="r_a9680ef15aca55d52c1968db3003fa762"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9680ef15aca55d52c1968db3003fa762">CLOCKS_WAKE_EN0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td></tr>
<tr class="separator:a9680ef15aca55d52c1968db3003fa762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af514eeca0fa720e451447d556eed442d" id="r_af514eeca0fa720e451447d556eed442d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af514eeca0fa720e451447d556eed442d">CLOCKS_WAKE_EN0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af514eeca0fa720e451447d556eed442d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aab9c8c04cd83ad088daaf356b0e889" id="r_a9aab9c8c04cd83ad088daaf356b0e889"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aab9c8c04cd83ad088daaf356b0e889">CLOCKS_WAKE_EN1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td></tr>
<tr class="separator:a9aab9c8c04cd83ad088daaf356b0e889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30686afc0bddf14153520a171f5d9a5" id="r_af30686afc0bddf14153520a171f5d9a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af30686afc0bddf14153520a171f5d9a5">CLOCKS_WAKE_EN1_CLK_PERI_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af30686afc0bddf14153520a171f5d9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58fd32930e2e122d652af4c2bda35f2" id="r_ae58fd32930e2e122d652af4c2bda35f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae58fd32930e2e122d652af4c2bda35f2">CLOCKS_WAKE_EN1_CLK_PERI_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae58fd32930e2e122d652af4c2bda35f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6740f32be0b3fa25aa2bdeb93ac175" id="r_aef6740f32be0b3fa25aa2bdeb93ac175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef6740f32be0b3fa25aa2bdeb93ac175">CLOCKS_WAKE_EN1_CLK_PERI_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aef6740f32be0b3fa25aa2bdeb93ac175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33ab38a177dcb77cd72bcb78b1304d9" id="r_ae33ab38a177dcb77cd72bcb78b1304d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae33ab38a177dcb77cd72bcb78b1304d9">CLOCKS_WAKE_EN1_CLK_PERI_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae33ab38a177dcb77cd72bcb78b1304d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfb6bd0ca3a3d81c142548d413f7e1d" id="r_a8dfb6bd0ca3a3d81c142548d413f7e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8dfb6bd0ca3a3d81c142548d413f7e1d">CLOCKS_WAKE_EN1_CLK_PERI_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a8dfb6bd0ca3a3d81c142548d413f7e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9034902e28cd4455a90b73c8e89376" id="r_a8a9034902e28cd4455a90b73c8e89376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a9034902e28cd4455a90b73c8e89376">CLOCKS_WAKE_EN1_CLK_PERI_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a9034902e28cd4455a90b73c8e89376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caf28420d3a86a000c26a12837928c2" id="r_a9caf28420d3a86a000c26a12837928c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9caf28420d3a86a000c26a12837928c2">CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a9caf28420d3a86a000c26a12837928c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb0467640184d09953dc60fb741b827" id="r_a1cb0467640184d09953dc60fb741b827"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1cb0467640184d09953dc60fb741b827">CLOCKS_WAKE_EN1_CLK_PERI_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1cb0467640184d09953dc60fb741b827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16af93182e3104ac05404aee31356150" id="r_a16af93182e3104ac05404aee31356150"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a16af93182e3104ac05404aee31356150">CLOCKS_WAKE_EN1_CLK_PERI_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a16af93182e3104ac05404aee31356150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce402e16e4a014a944bea3bfd700444" id="r_a6ce402e16e4a014a944bea3bfd700444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ce402e16e4a014a944bea3bfd700444">CLOCKS_WAKE_EN1_CLK_PERI_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6ce402e16e4a014a944bea3bfd700444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad008c6d0f564a1beba2366f31a95efbc" id="r_ad008c6d0f564a1beba2366f31a95efbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad008c6d0f564a1beba2366f31a95efbc">CLOCKS_WAKE_EN1_CLK_PERI_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad008c6d0f564a1beba2366f31a95efbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9f12006a576ca375925573a47dd5f3" id="r_a9f9f12006a576ca375925573a47dd5f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f9f12006a576ca375925573a47dd5f3">CLOCKS_WAKE_EN1_CLK_PERI_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a9f9f12006a576ca375925573a47dd5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbaa8c68c88c7a8b990db18baef2e90" id="r_a7cbaa8c68c88c7a8b990db18baef2e90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cbaa8c68c88c7a8b990db18baef2e90">CLOCKS_WAKE_EN1_CLK_PERI_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a7cbaa8c68c88c7a8b990db18baef2e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0438725254ac5029e49cb7f7267a526f" id="r_a0438725254ac5029e49cb7f7267a526f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0438725254ac5029e49cb7f7267a526f">CLOCKS_WAKE_EN1_CLK_PERI_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a0438725254ac5029e49cb7f7267a526f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bc8538b4de684511df41393e5f224d" id="r_a40bc8538b4de684511df41393e5f224d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40bc8538b4de684511df41393e5f224d">CLOCKS_WAKE_EN1_CLK_PERI_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a40bc8538b4de684511df41393e5f224d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d79d2e93d7be31820916c43b6fbbdf" id="r_a19d79d2e93d7be31820916c43b6fbbdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a19d79d2e93d7be31820916c43b6fbbdf">CLOCKS_WAKE_EN1_CLK_PERI_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19d79d2e93d7be31820916c43b6fbbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b8bcb032103636d88cf08e8ce66940" id="r_ae4b8bcb032103636d88cf08e8ce66940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4b8bcb032103636d88cf08e8ce66940">CLOCKS_WAKE_EN1_CLK_PERI_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ae4b8bcb032103636d88cf08e8ce66940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfec8236e1a7ce50202470cc5410af59" id="r_acfec8236e1a7ce50202470cc5410af59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfec8236e1a7ce50202470cc5410af59">CLOCKS_WAKE_EN1_CLK_PERI_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:acfec8236e1a7ce50202470cc5410af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3bf83372cf5a956dbf56017d72a89c" id="r_aab3bf83372cf5a956dbf56017d72a89c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab3bf83372cf5a956dbf56017d72a89c">CLOCKS_WAKE_EN1_CLK_PERI_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aab3bf83372cf5a956dbf56017d72a89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5776af55aebfb7575307e71c8dc51b" id="r_a4f5776af55aebfb7575307e71c8dc51b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f5776af55aebfb7575307e71c8dc51b">CLOCKS_WAKE_EN1_CLK_PERI_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4f5776af55aebfb7575307e71c8dc51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3eed44653ab2133efd650764cd9d2d" id="r_a1e3eed44653ab2133efd650764cd9d2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1e3eed44653ab2133efd650764cd9d2d">CLOCKS_WAKE_EN1_CLK_REF_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1e3eed44653ab2133efd650764cd9d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56eb4e7fae485eff22b7714f9cd2a950" id="r_a56eb4e7fae485eff22b7714f9cd2a950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a56eb4e7fae485eff22b7714f9cd2a950">CLOCKS_WAKE_EN1_CLK_REF_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a56eb4e7fae485eff22b7714f9cd2a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe1af448e77608e18912066fd29a430" id="r_aabe1af448e77608e18912066fd29a430"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aabe1af448e77608e18912066fd29a430">CLOCKS_WAKE_EN1_CLK_REF_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aabe1af448e77608e18912066fd29a430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63bd6331ae852245416e7ca510433ed" id="r_ac63bd6331ae852245416e7ca510433ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac63bd6331ae852245416e7ca510433ed">CLOCKS_WAKE_EN1_CLK_REF_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ac63bd6331ae852245416e7ca510433ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0d0684e4028d4d86321863af464c1b" id="r_afa0d0684e4028d4d86321863af464c1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa0d0684e4028d4d86321863af464c1b">CLOCKS_WAKE_EN1_CLK_REF_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afa0d0684e4028d4d86321863af464c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd730c566ace7c9fb3194f69f96c1ea" id="r_a3fd730c566ace7c9fb3194f69f96c1ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fd730c566ace7c9fb3194f69f96c1ea">CLOCKS_WAKE_EN1_CLK_SYS_SPI0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3fd730c566ace7c9fb3194f69f96c1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c412b9fe7e90c1e78644248fc4b3c8" id="r_ac4c412b9fe7e90c1e78644248fc4b3c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4c412b9fe7e90c1e78644248fc4b3c8">CLOCKS_WAKE_EN1_CLK_SYS_SPI0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac4c412b9fe7e90c1e78644248fc4b3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4df9fd60c77f3adb0ebc35145b09ee9" id="r_ad4df9fd60c77f3adb0ebc35145b09ee9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4df9fd60c77f3adb0ebc35145b09ee9">CLOCKS_WAKE_EN1_CLK_SYS_SPI0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad4df9fd60c77f3adb0ebc35145b09ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c1682c761fae306c25b7fab1c8ac5c" id="r_a47c1682c761fae306c25b7fab1c8ac5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47c1682c761fae306c25b7fab1c8ac5c">CLOCKS_WAKE_EN1_CLK_SYS_SPI0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a47c1682c761fae306c25b7fab1c8ac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f5af0d7f31739c91dd77ebe096dcaf" id="r_a04f5af0d7f31739c91dd77ebe096dcaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04f5af0d7f31739c91dd77ebe096dcaf">CLOCKS_WAKE_EN1_CLK_SYS_SPI0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a04f5af0d7f31739c91dd77ebe096dcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53cd1a3f593da0b89d6f60fb1dd134a" id="r_ac53cd1a3f593da0b89d6f60fb1dd134a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac53cd1a3f593da0b89d6f60fb1dd134a">CLOCKS_WAKE_EN1_CLK_SYS_SPI1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac53cd1a3f593da0b89d6f60fb1dd134a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061aff5e919106a507ee88ae218e8b4b" id="r_a061aff5e919106a507ee88ae218e8b4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a061aff5e919106a507ee88ae218e8b4b">CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a061aff5e919106a507ee88ae218e8b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599af119c8fcd918335f26de9a8dee74" id="r_a599af119c8fcd918335f26de9a8dee74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a599af119c8fcd918335f26de9a8dee74">CLOCKS_WAKE_EN1_CLK_SYS_SPI1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a599af119c8fcd918335f26de9a8dee74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0b022e001b237b543cdbb154f255cd" id="r_a7f0b022e001b237b543cdbb154f255cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f0b022e001b237b543cdbb154f255cd">CLOCKS_WAKE_EN1_CLK_SYS_SPI1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7f0b022e001b237b543cdbb154f255cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6537cbf801c58a12fea25d932e3f155c" id="r_a6537cbf801c58a12fea25d932e3f155c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6537cbf801c58a12fea25d932e3f155c">CLOCKS_WAKE_EN1_CLK_SYS_SPI1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6537cbf801c58a12fea25d932e3f155c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d3b1f74aa24f21206ed203d4ff97ee" id="r_a85d3b1f74aa24f21206ed203d4ff97ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85d3b1f74aa24f21206ed203d4ff97ee">CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85d3b1f74aa24f21206ed203d4ff97ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214a046e653ad8f218aa43f6c432e428" id="r_a214a046e653ad8f218aa43f6c432e428"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a214a046e653ad8f218aa43f6c432e428">CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a214a046e653ad8f218aa43f6c432e428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad085299f668ae5b68e1b1938460cb48f" id="r_ad085299f668ae5b68e1b1938460cb48f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad085299f668ae5b68e1b1938460cb48f">CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad085299f668ae5b68e1b1938460cb48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c10f7edcc290a83d4092579c774c62" id="r_ac8c10f7edcc290a83d4092579c774c62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8c10f7edcc290a83d4092579c774c62">CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac8c10f7edcc290a83d4092579c774c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299dbcfea0857b73b4a5b3b4a504d84" id="r_a9299dbcfea0857b73b4a5b3b4a504d84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9299dbcfea0857b73b4a5b3b4a504d84">CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9299dbcfea0857b73b4a5b3b4a504d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7016f914ba9c74ca43bd43f9c41eb83" id="r_ae7016f914ba9c74ca43bd43f9c41eb83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae7016f914ba9c74ca43bd43f9c41eb83">CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae7016f914ba9c74ca43bd43f9c41eb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8fcb857e8149869e5e3dfd53e2a61e" id="r_a3e8fcb857e8149869e5e3dfd53e2a61e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e8fcb857e8149869e5e3dfd53e2a61e">CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a3e8fcb857e8149869e5e3dfd53e2a61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a8257195c53c3a235e7f4111975039" id="r_ad7a8257195c53c3a235e7f4111975039"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7a8257195c53c3a235e7f4111975039">CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ad7a8257195c53c3a235e7f4111975039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfba79e855e7f3b0a52c40b4ac100e1" id="r_a0cfba79e855e7f3b0a52c40b4ac100e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0cfba79e855e7f3b0a52c40b4ac100e1">CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0cfba79e855e7f3b0a52c40b4ac100e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea559ff8622417e24558982cceb5c6e3" id="r_aea559ff8622417e24558982cceb5c6e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea559ff8622417e24558982cceb5c6e3">CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aea559ff8622417e24558982cceb5c6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba50efa7fef13a704cb7de4e027d3180" id="r_aba50efa7fef13a704cb7de4e027d3180"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aba50efa7fef13a704cb7de4e027d3180">CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aba50efa7fef13a704cb7de4e027d3180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a738ae33160cd16b30953d323edb305" id="r_a4a738ae33160cd16b30953d323edb305"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a738ae33160cd16b30953d323edb305">CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a4a738ae33160cd16b30953d323edb305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38a43c2b45e64d3625eadf0091bcb8d" id="r_ab38a43c2b45e64d3625eadf0091bcb8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab38a43c2b45e64d3625eadf0091bcb8d">CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab38a43c2b45e64d3625eadf0091bcb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bc0401b6bbaa4b1e5992242ad51729" id="r_ad2bc0401b6bbaa4b1e5992242ad51729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad2bc0401b6bbaa4b1e5992242ad51729">CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad2bc0401b6bbaa4b1e5992242ad51729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ed75a5e86639d846d3bf0fd91d74cb" id="r_a06ed75a5e86639d846d3bf0fd91d74cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06ed75a5e86639d846d3bf0fd91d74cb">CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a06ed75a5e86639d846d3bf0fd91d74cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ad9999f819d71e48301310520b14fd" id="r_a63ad9999f819d71e48301310520b14fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63ad9999f819d71e48301310520b14fd">CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a63ad9999f819d71e48301310520b14fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468cd064132aef62556290daf0a364be" id="r_a468cd064132aef62556290daf0a364be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a468cd064132aef62556290daf0a364be">CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a468cd064132aef62556290daf0a364be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8c277d5bb89439a822f92ed089fc08" id="r_a0e8c277d5bb89439a822f92ed089fc08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e8c277d5bb89439a822f92ed089fc08">CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a0e8c277d5bb89439a822f92ed089fc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8726d51b47b8f0dffab6d1781eb208f3" id="r_a8726d51b47b8f0dffab6d1781eb208f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8726d51b47b8f0dffab6d1781eb208f3">CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a8726d51b47b8f0dffab6d1781eb208f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23411ecf5c3979eaffb6122d782a660a" id="r_a23411ecf5c3979eaffb6122d782a660a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23411ecf5c3979eaffb6122d782a660a">CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a23411ecf5c3979eaffb6122d782a660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1684c673e425327d63a0665dc325eb2" id="r_ab1684c673e425327d63a0665dc325eb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1684c673e425327d63a0665dc325eb2">CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab1684c673e425327d63a0665dc325eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f6d3616f2424351b4872cd527d6052" id="r_a31f6d3616f2424351b4872cd527d6052"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31f6d3616f2424351b4872cd527d6052">CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a31f6d3616f2424351b4872cd527d6052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac282929b0dbea4119a8114edaea07215" id="r_ac282929b0dbea4119a8114edaea07215"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac282929b0dbea4119a8114edaea07215">CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ac282929b0dbea4119a8114edaea07215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e06432d2eed75b8138b9c0b17eae4e6" id="r_a9e06432d2eed75b8138b9c0b17eae4e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e06432d2eed75b8138b9c0b17eae4e6">CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a9e06432d2eed75b8138b9c0b17eae4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6c9f45d59e6270383f4b2226c663c2" id="r_a1b6c9f45d59e6270383f4b2226c663c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b6c9f45d59e6270383f4b2226c663c2">CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1b6c9f45d59e6270383f4b2226c663c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9971ae8f97eda988a9bf01e08835f1e" id="r_af9971ae8f97eda988a9bf01e08835f1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9971ae8f97eda988a9bf01e08835f1e">CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9971ae8f97eda988a9bf01e08835f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841c1c8514bcfbb8208e5d8991cdb6f8" id="r_a841c1c8514bcfbb8208e5d8991cdb6f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a841c1c8514bcfbb8208e5d8991cdb6f8">CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a841c1c8514bcfbb8208e5d8991cdb6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c82b093ccc7da94be534cb2c185033" id="r_ae1c82b093ccc7da94be534cb2c185033"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae1c82b093ccc7da94be534cb2c185033">CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ae1c82b093ccc7da94be534cb2c185033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d36ed2ec5271336df2e63f4e134554" id="r_a59d36ed2ec5271336df2e63f4e134554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59d36ed2ec5271336df2e63f4e134554">CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a59d36ed2ec5271336df2e63f4e134554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4370abfc440adbf1f86872321ac494" id="r_a3e4370abfc440adbf1f86872321ac494"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e4370abfc440adbf1f86872321ac494">CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3e4370abfc440adbf1f86872321ac494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a43afb8cd095ba59165383d1963162c" id="r_a7a43afb8cd095ba59165383d1963162c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a43afb8cd095ba59165383d1963162c">CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a43afb8cd095ba59165383d1963162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dff54a4f9d0f1e9a6af09cb1caa1c1" id="r_a40dff54a4f9d0f1e9a6af09cb1caa1c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40dff54a4f9d0f1e9a6af09cb1caa1c1">CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a40dff54a4f9d0f1e9a6af09cb1caa1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0947793ae225eab440acaaae031c35ef" id="r_a0947793ae225eab440acaaae031c35ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0947793ae225eab440acaaae031c35ef">CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0947793ae225eab440acaaae031c35ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59b894ad73d72bda75d37c175cb8ea3" id="r_ad59b894ad73d72bda75d37c175cb8ea3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad59b894ad73d72bda75d37c175cb8ea3">CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad59b894ad73d72bda75d37c175cb8ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa49dd6fb64d6fcb19db928847c0984c" id="r_afa49dd6fb64d6fcb19db928847c0984c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa49dd6fb64d6fcb19db928847c0984c">CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afa49dd6fb64d6fcb19db928847c0984c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66554ad92786464e84fa782ae9bcad9a" id="r_a66554ad92786464e84fa782ae9bcad9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66554ad92786464e84fa782ae9bcad9a">CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a66554ad92786464e84fa782ae9bcad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbd5b16c557c29e7638dadafb143868" id="r_afdbd5b16c557c29e7638dadafb143868"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afdbd5b16c557c29e7638dadafb143868">CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:afdbd5b16c557c29e7638dadafb143868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad2d4bdf7760e2be456fa2fa41df2a2" id="r_a2ad2d4bdf7760e2be456fa2fa41df2a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ad2d4bdf7760e2be456fa2fa41df2a2">CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a2ad2d4bdf7760e2be456fa2fa41df2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa829bb4dadf68dbd96aed2960ce1092c" id="r_aa829bb4dadf68dbd96aed2960ce1092c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa829bb4dadf68dbd96aed2960ce1092c">CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa829bb4dadf68dbd96aed2960ce1092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ea0fd06a25a4997268a794e6a2053f" id="r_ab9ea0fd06a25a4997268a794e6a2053f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9ea0fd06a25a4997268a794e6a2053f">CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab9ea0fd06a25a4997268a794e6a2053f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad257ee4b13a80bd812ca3def902e8a15" id="r_ad257ee4b13a80bd812ca3def902e8a15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad257ee4b13a80bd812ca3def902e8a15">CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad257ee4b13a80bd812ca3def902e8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fef6fafef941e020a77ec0a7c108b18" id="r_a9fef6fafef941e020a77ec0a7c108b18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9fef6fafef941e020a77ec0a7c108b18">CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a9fef6fafef941e020a77ec0a7c108b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd538f986ffff603dea880e21d052e41" id="r_afd538f986ffff603dea880e21d052e41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd538f986ffff603dea880e21d052e41">CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:afd538f986ffff603dea880e21d052e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeea3896bc141fe1baa1273c845a1f2" id="r_a0aeea3896bc141fe1baa1273c845a1f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0aeea3896bc141fe1baa1273c845a1f2">CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a0aeea3896bc141fe1baa1273c845a1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31660b7f6ee464ec396f1c7119e1de6f" id="r_a31660b7f6ee464ec396f1c7119e1de6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31660b7f6ee464ec396f1c7119e1de6f">CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a31660b7f6ee464ec396f1c7119e1de6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebf10a0bcd91c1aafac54536f628d50" id="r_a1ebf10a0bcd91c1aafac54536f628d50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1ebf10a0bcd91c1aafac54536f628d50">CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1ebf10a0bcd91c1aafac54536f628d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6fb9c6b7a95bc7918d98b1542062fe" id="r_ada6fb9c6b7a95bc7918d98b1542062fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada6fb9c6b7a95bc7918d98b1542062fe">CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ada6fb9c6b7a95bc7918d98b1542062fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956e8f16e0290c967aa5b2d31e5d0602" id="r_a956e8f16e0290c967aa5b2d31e5d0602"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a956e8f16e0290c967aa5b2d31e5d0602">CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a956e8f16e0290c967aa5b2d31e5d0602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb30faf6cb3743c0f4fc1d90aff22b7e" id="r_abb30faf6cb3743c0f4fc1d90aff22b7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb30faf6cb3743c0f4fc1d90aff22b7e">CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:abb30faf6cb3743c0f4fc1d90aff22b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a13d21608a17da6da70a398177e9565" id="r_a4a13d21608a17da6da70a398177e9565"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a13d21608a17da6da70a398177e9565">CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4a13d21608a17da6da70a398177e9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c73d319f8818433e1e6abc08acda5fb" id="r_a2c73d319f8818433e1e6abc08acda5fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c73d319f8818433e1e6abc08acda5fb">CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2c73d319f8818433e1e6abc08acda5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe559802e89bdd5bde9823e84bb54977" id="r_afe559802e89bdd5bde9823e84bb54977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe559802e89bdd5bde9823e84bb54977">CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:afe559802e89bdd5bde9823e84bb54977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49389a5746eec780c6628eacc4484650" id="r_a49389a5746eec780c6628eacc4484650"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49389a5746eec780c6628eacc4484650">CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a49389a5746eec780c6628eacc4484650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47780c7cc89c10fed64bd7fa8a647efe" id="r_a47780c7cc89c10fed64bd7fa8a647efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47780c7cc89c10fed64bd7fa8a647efe">CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a47780c7cc89c10fed64bd7fa8a647efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f7022e7937d0a2c91079ad35189612" id="r_ad5f7022e7937d0a2c91079ad35189612"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5f7022e7937d0a2c91079ad35189612">CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad5f7022e7937d0a2c91079ad35189612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4073986ec879d622883a42004684584" id="r_aa4073986ec879d622883a42004684584"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4073986ec879d622883a42004684584">CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4073986ec879d622883a42004684584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e94dfa2855f92e07362c0ac7fe6839b" id="r_a6e94dfa2855f92e07362c0ac7fe6839b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e94dfa2855f92e07362c0ac7fe6839b">CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a6e94dfa2855f92e07362c0ac7fe6839b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cc742ab64ac0265f997f1bd1b172b4" id="r_a90cc742ab64ac0265f997f1bd1b172b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a90cc742ab64ac0265f997f1bd1b172b4">CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a90cc742ab64ac0265f997f1bd1b172b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d71568eaedbb6e7602bb6acf3ad5f80" id="r_a1d71568eaedbb6e7602bb6acf3ad5f80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d71568eaedbb6e7602bb6acf3ad5f80">CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1d71568eaedbb6e7602bb6acf3ad5f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6d3cf083605d96fcfa7e65991f4068" id="r_a1f6d3cf083605d96fcfa7e65991f4068"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f6d3cf083605d96fcfa7e65991f4068">CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1f6d3cf083605d96fcfa7e65991f4068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c731c823f9260bce06734d06a05ec97" id="r_a9c731c823f9260bce06734d06a05ec97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c731c823f9260bce06734d06a05ec97">CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9c731c823f9260bce06734d06a05ec97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3531dad57b8338dd737b0c719b36b5a0" id="r_a3531dad57b8338dd737b0c719b36b5a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3531dad57b8338dd737b0c719b36b5a0">CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a3531dad57b8338dd737b0c719b36b5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26d12c40b391cbe79e198a34cd67623" id="r_ae26d12c40b391cbe79e198a34cd67623"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae26d12c40b391cbe79e198a34cd67623">CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ae26d12c40b391cbe79e198a34cd67623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae1f8e9ca287cf3bbf3b68d6290c199" id="r_a6ae1f8e9ca287cf3bbf3b68d6290c199"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ae1f8e9ca287cf3bbf3b68d6290c199">CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6ae1f8e9ca287cf3bbf3b68d6290c199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442ce05bd7fc2e44688a22525ef4ff35" id="r_a442ce05bd7fc2e44688a22525ef4ff35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a442ce05bd7fc2e44688a22525ef4ff35">CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a442ce05bd7fc2e44688a22525ef4ff35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3f1afade2f9e18e01c1da46656b945" id="r_afd3f1afade2f9e18e01c1da46656b945"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd3f1afade2f9e18e01c1da46656b945">CLOCKS_WAKE_EN1_CLK_SYS_TICKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd3f1afade2f9e18e01c1da46656b945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30887975ebdbf9a9242be22f08d34575" id="r_a30887975ebdbf9a9242be22f08d34575"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30887975ebdbf9a9242be22f08d34575">CLOCKS_WAKE_EN1_CLK_SYS_TICKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a30887975ebdbf9a9242be22f08d34575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d97a97d7426e5257a69d0b74c755af" id="r_a24d97a97d7426e5257a69d0b74c755af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24d97a97d7426e5257a69d0b74c755af">CLOCKS_WAKE_EN1_CLK_SYS_TICKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a24d97a97d7426e5257a69d0b74c755af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1db59a116c89018be4deace930b35fc" id="r_ab1db59a116c89018be4deace930b35fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1db59a116c89018be4deace930b35fc">CLOCKS_WAKE_EN1_CLK_SYS_TICKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ab1db59a116c89018be4deace930b35fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086638aee3dfc8c223e2bf17d9160c85" id="r_a086638aee3dfc8c223e2bf17d9160c85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a086638aee3dfc8c223e2bf17d9160c85">CLOCKS_WAKE_EN1_CLK_SYS_TICKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a086638aee3dfc8c223e2bf17d9160c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77ef789b62b49cf0b88a37ae924d9f7" id="r_af77ef789b62b49cf0b88a37ae924d9f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af77ef789b62b49cf0b88a37ae924d9f7">CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af77ef789b62b49cf0b88a37ae924d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2efad7a73cff75867725652cb5ce8277" id="r_a2efad7a73cff75867725652cb5ce8277"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2efad7a73cff75867725652cb5ce8277">CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a2efad7a73cff75867725652cb5ce8277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43423ed257088efd5b16f36838c6dd98" id="r_a43423ed257088efd5b16f36838c6dd98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a43423ed257088efd5b16f36838c6dd98">CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a43423ed257088efd5b16f36838c6dd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd2ad7695971e47adbebf216523501" id="r_a86dd2ad7695971e47adbebf216523501"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86dd2ad7695971e47adbebf216523501">CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a86dd2ad7695971e47adbebf216523501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de8a455e798585fe1e48968857acaf0" id="r_a0de8a455e798585fe1e48968857acaf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0de8a455e798585fe1e48968857acaf0">CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0de8a455e798585fe1e48968857acaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3436badc819ff9e2534cfb748eb49bc6" id="r_a3436badc819ff9e2534cfb748eb49bc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3436badc819ff9e2534cfb748eb49bc6">CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3436badc819ff9e2534cfb748eb49bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a735e0b52b50f4a118e9fc5cc512e2" id="r_af0a735e0b52b50f4a118e9fc5cc512e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0a735e0b52b50f4a118e9fc5cc512e2">CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:af0a735e0b52b50f4a118e9fc5cc512e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1440e22437e5f9aef8b44bfc7df078" id="r_aeb1440e22437e5f9aef8b44bfc7df078"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb1440e22437e5f9aef8b44bfc7df078">CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aeb1440e22437e5f9aef8b44bfc7df078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af166c16b269b04c0505fe1f33d3a5a73" id="r_af166c16b269b04c0505fe1f33d3a5a73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af166c16b269b04c0505fe1f33d3a5a73">CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:af166c16b269b04c0505fe1f33d3a5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6cfca2840ab999ca5eee81cc2d5ef7" id="r_a9b6cfca2840ab999ca5eee81cc2d5ef7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b6cfca2840ab999ca5eee81cc2d5ef7">CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9b6cfca2840ab999ca5eee81cc2d5ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efbc9eff6c9495bed82baa208714510" id="r_a3efbc9eff6c9495bed82baa208714510"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3efbc9eff6c9495bed82baa208714510">CLOCKS_WAKE_EN1_CLK_SYS_TRNG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3efbc9eff6c9495bed82baa208714510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f487b7da0313692234f44dbd297d98" id="r_ab0f487b7da0313692234f44dbd297d98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0f487b7da0313692234f44dbd297d98">CLOCKS_WAKE_EN1_CLK_SYS_TRNG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ab0f487b7da0313692234f44dbd297d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b0e1d17fbd83d7c602a851b65bffd3" id="r_ad9b0e1d17fbd83d7c602a851b65bffd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9b0e1d17fbd83d7c602a851b65bffd3">CLOCKS_WAKE_EN1_CLK_SYS_TRNG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad9b0e1d17fbd83d7c602a851b65bffd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1e030ccd51c7055553d288ebebd32b" id="r_a2b1e030ccd51c7055553d288ebebd32b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b1e030ccd51c7055553d288ebebd32b">CLOCKS_WAKE_EN1_CLK_SYS_TRNG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2b1e030ccd51c7055553d288ebebd32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67c316d3b533f77f94e57b5e3732b52" id="r_ae67c316d3b533f77f94e57b5e3732b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae67c316d3b533f77f94e57b5e3732b52">CLOCKS_WAKE_EN1_CLK_SYS_TRNG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ae67c316d3b533f77f94e57b5e3732b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239bd20adb3491ff08364b7c89bee9de" id="r_a239bd20adb3491ff08364b7c89bee9de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a239bd20adb3491ff08364b7c89bee9de">CLOCKS_WAKE_EN1_CLK_SYS_UART0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a239bd20adb3491ff08364b7c89bee9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42bd05fd692bb23f84b55dc0d58319a" id="r_af42bd05fd692bb23f84b55dc0d58319a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af42bd05fd692bb23f84b55dc0d58319a">CLOCKS_WAKE_EN1_CLK_SYS_UART0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:af42bd05fd692bb23f84b55dc0d58319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf89cfca0fe3c17778e2854797aaba30" id="r_abf89cfca0fe3c17778e2854797aaba30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf89cfca0fe3c17778e2854797aaba30">CLOCKS_WAKE_EN1_CLK_SYS_UART0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:abf89cfca0fe3c17778e2854797aaba30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd5cb590a9219a32e7351ed24ab6d91" id="r_aedd5cb590a9219a32e7351ed24ab6d91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedd5cb590a9219a32e7351ed24ab6d91">CLOCKS_WAKE_EN1_CLK_SYS_UART0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aedd5cb590a9219a32e7351ed24ab6d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843a2579bea8b1c3e5d37bf963f383f1" id="r_a843a2579bea8b1c3e5d37bf963f383f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a843a2579bea8b1c3e5d37bf963f383f1">CLOCKS_WAKE_EN1_CLK_SYS_UART0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a843a2579bea8b1c3e5d37bf963f383f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f26822c9c2d2ea65137326b7926a48" id="r_a81f26822c9c2d2ea65137326b7926a48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81f26822c9c2d2ea65137326b7926a48">CLOCKS_WAKE_EN1_CLK_SYS_UART1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a81f26822c9c2d2ea65137326b7926a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c217282617a941b11c6dfc3528a8eb9" id="r_a5c217282617a941b11c6dfc3528a8eb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5c217282617a941b11c6dfc3528a8eb9">CLOCKS_WAKE_EN1_CLK_SYS_UART1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a5c217282617a941b11c6dfc3528a8eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecb13f9dea81f7a4e857be47447e838" id="r_a8ecb13f9dea81f7a4e857be47447e838"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ecb13f9dea81f7a4e857be47447e838">CLOCKS_WAKE_EN1_CLK_SYS_UART1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a8ecb13f9dea81f7a4e857be47447e838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181e77e57107ba2602bddd37231a18b8" id="r_a181e77e57107ba2602bddd37231a18b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a181e77e57107ba2602bddd37231a18b8">CLOCKS_WAKE_EN1_CLK_SYS_UART1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a181e77e57107ba2602bddd37231a18b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5391a693542201500fbeb47642c54966" id="r_a5391a693542201500fbeb47642c54966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5391a693542201500fbeb47642c54966">CLOCKS_WAKE_EN1_CLK_SYS_UART1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5391a693542201500fbeb47642c54966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10796ce2e742e749cdcab240cebdf81d" id="r_a10796ce2e742e749cdcab240cebdf81d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10796ce2e742e749cdcab240cebdf81d">CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a10796ce2e742e749cdcab240cebdf81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb2505a369aa420af16dc1cd05c0989" id="r_a9eb2505a369aa420af16dc1cd05c0989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9eb2505a369aa420af16dc1cd05c0989">CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a9eb2505a369aa420af16dc1cd05c0989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb4971d492b2a7b234399d9e916f3ab" id="r_a7bb4971d492b2a7b234399d9e916f3ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7bb4971d492b2a7b234399d9e916f3ab">CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a7bb4971d492b2a7b234399d9e916f3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef0a7461555add1b0a950fcc8d44aee" id="r_aaef0a7461555add1b0a950fcc8d44aee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaef0a7461555add1b0a950fcc8d44aee">CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:aaef0a7461555add1b0a950fcc8d44aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbe612a6f1884fdb214a5efa56e7d08" id="r_a7bbe612a6f1884fdb214a5efa56e7d08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7bbe612a6f1884fdb214a5efa56e7d08">CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7bbe612a6f1884fdb214a5efa56e7d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09348cda2869be265d6ae6110ac001e" id="r_ab09348cda2869be265d6ae6110ac001e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab09348cda2869be265d6ae6110ac001e">CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab09348cda2869be265d6ae6110ac001e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda76d06b7dc853b2d951c4d821fbbac" id="r_abda76d06b7dc853b2d951c4d821fbbac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abda76d06b7dc853b2d951c4d821fbbac">CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:abda76d06b7dc853b2d951c4d821fbbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd43c03e51dde1dad169782af573a249" id="r_afd43c03e51dde1dad169782af573a249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd43c03e51dde1dad169782af573a249">CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:afd43c03e51dde1dad169782af573a249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327bcc6f4427fd7e897cac0482eacf37" id="r_a327bcc6f4427fd7e897cac0482eacf37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a327bcc6f4427fd7e897cac0482eacf37">CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a327bcc6f4427fd7e897cac0482eacf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e13bc2cc80ea00e8e4dd056830e8a1" id="r_a78e13bc2cc80ea00e8e4dd056830e8a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a78e13bc2cc80ea00e8e4dd056830e8a1">CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a78e13bc2cc80ea00e8e4dd056830e8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fef125b4e00d7510a317ab25273cbf" id="r_aa0fef125b4e00d7510a317ab25273cbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0fef125b4e00d7510a317ab25273cbf">CLOCKS_WAKE_EN1_CLK_SYS_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa0fef125b4e00d7510a317ab25273cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b99632f8a358bbb6812a7b1d287ecf" id="r_af6b99632f8a358bbb6812a7b1d287ecf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af6b99632f8a358bbb6812a7b1d287ecf">CLOCKS_WAKE_EN1_CLK_SYS_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:af6b99632f8a358bbb6812a7b1d287ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8dcad1198a44396f58eb324d218617b" id="r_af8dcad1198a44396f58eb324d218617b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af8dcad1198a44396f58eb324d218617b">CLOCKS_WAKE_EN1_CLK_SYS_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:af8dcad1198a44396f58eb324d218617b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f1c3105fdef13df4f894030bc4376c" id="r_a52f1c3105fdef13df4f894030bc4376c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52f1c3105fdef13df4f894030bc4376c">CLOCKS_WAKE_EN1_CLK_SYS_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a52f1c3105fdef13df4f894030bc4376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fa4571c27069dc9dff0888eaecf952" id="r_ab4fa4571c27069dc9dff0888eaecf952"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab4fa4571c27069dc9dff0888eaecf952">CLOCKS_WAKE_EN1_CLK_SYS_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab4fa4571c27069dc9dff0888eaecf952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce5b3147494086e66adcf1627d734f0" id="r_a5ce5b3147494086e66adcf1627d734f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ce5b3147494086e66adcf1627d734f0">CLOCKS_WAKE_EN1_CLK_SYS_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5ce5b3147494086e66adcf1627d734f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c54c8328c22e3299d966747c25cc4e" id="r_aa7c54c8328c22e3299d966747c25cc4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7c54c8328c22e3299d966747c25cc4e">CLOCKS_WAKE_EN1_CLK_SYS_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:aa7c54c8328c22e3299d966747c25cc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa633f65c8e486e801de56ba7ba028061" id="r_aa633f65c8e486e801de56ba7ba028061"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa633f65c8e486e801de56ba7ba028061">CLOCKS_WAKE_EN1_CLK_SYS_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aa633f65c8e486e801de56ba7ba028061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca24501275aa38baaa4fd41dd3da60d" id="r_a0ca24501275aa38baaa4fd41dd3da60d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ca24501275aa38baaa4fd41dd3da60d">CLOCKS_WAKE_EN1_CLK_SYS_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a0ca24501275aa38baaa4fd41dd3da60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b3007d49b84a8873dff5e650c78138" id="r_a81b3007d49b84a8873dff5e650c78138"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81b3007d49b84a8873dff5e650c78138">CLOCKS_WAKE_EN1_CLK_SYS_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a81b3007d49b84a8873dff5e650c78138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2677510a2e0d4808f94e6af6093a094" id="r_ac2677510a2e0d4808f94e6af6093a094"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2677510a2e0d4808f94e6af6093a094">CLOCKS_WAKE_EN1_CLK_USB_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac2677510a2e0d4808f94e6af6093a094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7166a14b4d7e4d243e637f0cd39593" id="r_a2a7166a14b4d7e4d243e637f0cd39593"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a7166a14b4d7e4d243e637f0cd39593">CLOCKS_WAKE_EN1_CLK_USB_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a2a7166a14b4d7e4d243e637f0cd39593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1300d434011bb057cfd238238f62956" id="r_aa1300d434011bb057cfd238238f62956"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa1300d434011bb057cfd238238f62956">CLOCKS_WAKE_EN1_CLK_USB_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aa1300d434011bb057cfd238238f62956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af774bd09c651936fe5c8994fe37abe28" id="r_af774bd09c651936fe5c8994fe37abe28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af774bd09c651936fe5c8994fe37abe28">CLOCKS_WAKE_EN1_CLK_USB_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:af774bd09c651936fe5c8994fe37abe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0594c9549a22db2fd82436420f03eebd" id="r_a0594c9549a22db2fd82436420f03eebd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0594c9549a22db2fd82436420f03eebd">CLOCKS_WAKE_EN1_CLK_USB_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a0594c9549a22db2fd82436420f03eebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ff42f44aa8fb07dee85e3794a0546b" id="r_af4ff42f44aa8fb07dee85e3794a0546b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4ff42f44aa8fb07dee85e3794a0546b">CLOCKS_WAKE_EN1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td></tr>
<tr class="separator:af4ff42f44aa8fb07dee85e3794a0546b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ad0cc48b99099dbb9462a395bc7eff" id="r_a41ad0cc48b99099dbb9462a395bc7eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41ad0cc48b99099dbb9462a395bc7eff">CLOCKS_WAKE_EN1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td></tr>
<tr class="separator:a41ad0cc48b99099dbb9462a395bc7eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a5302a8afc647b6b8916293b29d01cf58" name="a5302a8afc647b6b8916293b29d01cf58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5302a8afc647b6b8916293b29d01cf58">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a039c4007ea632f92784c6be60b3f5918" name="a039c4007ea632f92784c6be60b3f5918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039c4007ea632f92784c6be60b3f5918">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22ec581eb729d6de13257b5ea36a224f" name="a22ec581eb729d6de13257b5ea36a224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ec581eb729d6de13257b5ea36a224f">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d493ebf784b0d0b34efee4ab5a0482" name="a49d493ebf784b0d0b34efee4ab5a0482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d493ebf784b0d0b34efee4ab5a0482">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0fb3a0aa76c6964fd221ff4ea387c73" name="af0fb3a0aa76c6964fd221ff4ea387c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb3a0aa76c6964fd221ff4ea387c73">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1363f78a4d6c12738896d7ccce0e4b17" name="a1363f78a4d6c12738896d7ccce0e4b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1363f78a4d6c12738896d7ccce0e4b17">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0914e423b1419da1c536d29a53cb6d2f" name="a0914e423b1419da1c536d29a53cb6d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0914e423b1419da1c536d29a53cb6d2f">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02353c8be8efe032070840d0fc53f9d4" name="a02353c8be8efe032070840d0fc53f9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02353c8be8efe032070840d0fc53f9d4">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014433fec54ad1cd839576e8e5dd8efc" name="a014433fec54ad1cd839576e8e5dd8efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014433fec54ad1cd839576e8e5dd8efc">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb4b3836834c20262bb8e670854fabc4" name="adb4b3836834c20262bb8e670854fabc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4b3836834c20262bb8e670854fabc4">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9b57b3ae898c81133e180ba19f6f0cb" name="ae9b57b3ae898c81133e180ba19f6f0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b57b3ae898c81133e180ba19f6f0cb">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f7b972187522dd18e46df48105e4928" name="a5f7b972187522dd18e46df48105e4928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7b972187522dd18e46df48105e4928">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a093760fb200d660083fa7842c38c88" name="a9a093760fb200d660083fa7842c38c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a093760fb200d660083fa7842c38c88">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada99a45add8f0450dd98a7a70f55e9bd" name="ada99a45add8f0450dd98a7a70f55e9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada99a45add8f0450dd98a7a70f55e9bd">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5148ab80c009419720a3bc8048f10ec3" name="a5148ab80c009419720a3bc8048f10ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5148ab80c009419720a3bc8048f10ec3">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad274da08d82b24a6529429d63250d5ab" name="ad274da08d82b24a6529429d63250d5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad274da08d82b24a6529429d63250d5ab">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a960c5791c77e078fdf72cb174c63683e" name="a960c5791c77e078fdf72cb174c63683e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960c5791c77e078fdf72cb174c63683e">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bba1b5f14fe586f65cd1d2d97081b8b" name="a4bba1b5f14fe586f65cd1d2d97081b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bba1b5f14fe586f65cd1d2d97081b8b">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8f318ddf21d3ef09ac6069dc5a379d" name="a5d8f318ddf21d3ef09ac6069dc5a379d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8f318ddf21d3ef09ac6069dc5a379d">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc8edd8e4827571f63bd3407ce9f0cbb" name="afc8edd8e4827571f63bd3407ce9f0cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8edd8e4827571f63bd3407ce9f0cbb">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f5f2473ebee7be801699931448796b" name="a54f5f2473ebee7be801699931448796b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f5f2473ebee7be801699931448796b">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab51ca7e2b312854808b7f5ed832a5f8f" name="ab51ca7e2b312854808b7f5ed832a5f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51ca7e2b312854808b7f5ed832a5f8f">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3cee1fe51fbde62704fa0f846f5aa21" name="ad3cee1fe51fbde62704fa0f846f5aa21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3cee1fe51fbde62704fa0f846f5aa21">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d0e576c8190cc1c2cee824018d7e7ab" name="a3d0e576c8190cc1c2cee824018d7e7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0e576c8190cc1c2cee824018d7e7ab">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ae41ed28e97b2f41a95ac48f0dea061" name="a8ae41ed28e97b2f41a95ac48f0dea061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae41ed28e97b2f41a95ac48f0dea061">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc0262bdcba80014999032f40db0762e" name="acc0262bdcba80014999032f40db0762e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc0262bdcba80014999032f40db0762e">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa443f29e6bc33c7314018b26a664b633" name="aa443f29e6bc33c7314018b26a664b633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa443f29e6bc33c7314018b26a664b633">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a396469775ec40918be61ee6f5937998d" name="a396469775ec40918be61ee6f5937998d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396469775ec40918be61ee6f5937998d">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b9ef4c35fa756c1763c0878ff747f99" name="a0b9ef4c35fa756c1763c0878ff747f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9ef4c35fa756c1763c0878ff747f99">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2acd1e8582abff38da7266ef92801415" name="a2acd1e8582abff38da7266ef92801415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2acd1e8582abff38da7266ef92801415">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0a9b64e77c4f8bdba2f57587711a935" name="ad0a9b64e77c4f8bdba2f57587711a935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a9b64e77c4f8bdba2f57587711a935">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65304d89ec4a07ad493d36e4e6af13b8" name="a65304d89ec4a07ad493d36e4e6af13b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65304d89ec4a07ad493d36e4e6af13b8">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ae681dd7a1eaa09e99c5c893bf89aee" name="a4ae681dd7a1eaa09e99c5c893bf89aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae681dd7a1eaa09e99c5c893bf89aee">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f0be20f689086738730fa9e0deb101" name="a85f0be20f689086738730fa9e0deb101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f0be20f689086738730fa9e0deb101">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4510d1060d39bb0e9666359443167a88" name="a4510d1060d39bb0e9666359443167a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4510d1060d39bb0e9666359443167a88">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409aea6a365915da453df30c4cbe917e" name="a409aea6a365915da453df30c4cbe917e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409aea6a365915da453df30c4cbe917e">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1294bbfd77a114955273ed7328adc619" name="a1294bbfd77a114955273ed7328adc619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1294bbfd77a114955273ed7328adc619">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada2d2ebac6d6fd147de20df7ce6686a1" name="ada2d2ebac6d6fd147de20df7ce6686a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2d2ebac6d6fd147de20df7ce6686a1">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa47971ed2a6ff0b7a6c54dad399a53a" name="afa47971ed2a6ff0b7a6c54dad399a53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa47971ed2a6ff0b7a6c54dad399a53a">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf93bb8a16533d7d4bcb4e09c90d8f02" name="aaf93bb8a16533d7d4bcb4e09c90d8f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf93bb8a16533d7d4bcb4e09c90d8f02">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1e8a22776d498e92e1bb1a7c225de8d" name="ad1e8a22776d498e92e1bb1a7c225de8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e8a22776d498e92e1bb1a7c225de8d">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad557355428f6469264874055534d8a17" name="ad557355428f6469264874055534d8a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad557355428f6469264874055534d8a17">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79392d9c289818386137e48ca80fba91" name="a79392d9c289818386137e48ca80fba91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79392d9c289818386137e48ca80fba91">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6275fdbe45098a65363b0115e60792e" name="af6275fdbe45098a65363b0115e60792e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6275fdbe45098a65363b0115e60792e">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf9745749fa022414b136673e30b81f" name="afaf9745749fa022414b136673e30b81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf9745749fa022414b136673e30b81f">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac42fc7e5d084cb99df4fc0396dbefd83" name="ac42fc7e5d084cb99df4fc0396dbefd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42fc7e5d084cb99df4fc0396dbefd83">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00feee878f663491097392f9caed17d8" name="a00feee878f663491097392f9caed17d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00feee878f663491097392f9caed17d8">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57080d3c1c0e65d3de5d2897da1c9d2d" name="a57080d3c1c0e65d3de5d2897da1c9d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57080d3c1c0e65d3de5d2897da1c9d2d">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4963b94de2c19afd88dd88996b275da" name="ae4963b94de2c19afd88dd88996b275da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4963b94de2c19afd88dd88996b275da">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2dec008db302df82e5a24cda4b52dc" name="a2a2dec008db302df82e5a24cda4b52dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2dec008db302df82e5a24cda4b52dc">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d0aef7cef0da90db2e6b300ff6bc57" name="a52d0aef7cef0da90db2e6b300ff6bc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d0aef7cef0da90db2e6b300ff6bc57">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cb2c84dc823804c1dd1b3ab025106e7" name="a7cb2c84dc823804c1dd1b3ab025106e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb2c84dc823804c1dd1b3ab025106e7">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9de8be9f138c924d68ddc3b9a863c51" name="af9de8be9f138c924d68ddc3b9a863c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9de8be9f138c924d68ddc3b9a863c51">&#9670;&#160;</a></span>CLOCKS_CLK_ADC_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_ADC_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f92349be5022fd46745472b067bd7ce" name="a5f92349be5022fd46745472b067bd7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f92349be5022fd46745472b067bd7ce">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd799e5cde51764132ceccaf65969ea" name="a1dd799e5cde51764132ceccaf65969ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd799e5cde51764132ceccaf65969ea">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4d9dc5e99d6c1c73a9fda359e9fdde8" name="ad4d9dc5e99d6c1c73a9fda359e9fdde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d9dc5e99d6c1c73a9fda359e9fdde8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d2e69b4c4530bb45b7ff3f3b538cc5" name="ad3d2e69b4c4530bb45b7ff3f3b538cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d2e69b4c4530bb45b7ff3f3b538cc5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad82357688a6c86ff70a8a811c66f8214" name="ad82357688a6c86ff70a8a811c66f8214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82357688a6c86ff70a8a811c66f8214">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3946f6e09b2a5f8f27aceae7ffebe1ee" name="a3946f6e09b2a5f8f27aceae7ffebe1ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3946f6e09b2a5f8f27aceae7ffebe1ee">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_ADC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76694daf722fcf81fb9793e12ed6e89b" name="a76694daf722fcf81fb9793e12ed6e89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76694daf722fcf81fb9793e12ed6e89b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_HSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_HSTX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3c83a353b59661d8adbbeb62dbe65b8" name="ad3c83a353b59661d8adbbeb62dbe65b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c83a353b59661d8adbbeb62dbe65b8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_PERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_PERI&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af306c327d9a4fac12fac2c35e0776f57" name="af306c327d9a4fac12fac2c35e0776f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af306c327d9a4fac12fac2c35e0776f57">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03102cab5eac93cfd88a92890deca7a6" name="a03102cab5eac93cfd88a92890deca7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03102cab5eac93cfd88a92890deca7a6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a459ac61fa23453c0355c8226cfa6c7f3" name="a459ac61fa23453c0355c8226cfa6c7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459ac61fa23453c0355c8226cfa6c7f3">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e9e95a0a4b88dd75253f1e3ecf35111" name="a0e9e95a0a4b88dd75253f1e3ecf35111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e9e95a0a4b88dd75253f1e3ecf35111">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970c9ec9a5d86c90451addb3b4add62b" name="a970c9ec9a5d86c90451addb3b4add62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970c9ec9a5d86c90451addb3b4add62b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2923589dc6cde358341f465a2cf9be2f" name="a2923589dc6cde358341f465a2cf9be2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2923589dc6cde358341f465a2cf9be2f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef114648e3af729dfbc8c3081cb0d9a" name="aeef114648e3af729dfbc8c3081cb0d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef114648e3af729dfbc8c3081cb0d9a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe4033f003f54d3a49c943db9cb43450" name="abe4033f003f54d3a49c943db9cb43450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4033f003f54d3a49c943db9cb43450">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63b1fb490b96d89b5d7ab6484dbc1b87" name="a63b1fb490b96d89b5d7ab6484dbc1b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b1fb490b96d89b5d7ab6484dbc1b87">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad5f5a428639dc15283c7c3043fea11" name="a8ad5f5a428639dc15283c7c3043fea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad5f5a428639dc15283c7c3043fea11">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_OTP_CLK2FC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_OTP_CLK2FC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea5ef95464b710b667d00c1754146aa" name="a0ea5ef95464b710b667d00c1754146aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea5ef95464b710b667d00c1754146aa">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_ROSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0198062a50ed1255a7bf745cc7992cde" name="a0198062a50ed1255a7bf745cc7992cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0198062a50ed1255a7bf745cc7992cde">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5ba77eacb15550b4398e173f3e5646" name="a5b5ba77eacb15550b4398e173f3e5646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5ba77eacb15550b4398e173f3e5646">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a615181c02b1ba67d0dc1d0ebd5218e98" name="a615181c02b1ba67d0dc1d0ebd5218e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615181c02b1ba67d0dc1d0ebd5218e98">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_DC50_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_DC50_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab804d3df457095283e7f61c03087502a" name="ab804d3df457095283e7f61c03087502a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab804d3df457095283e7f61c03087502a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_DC50_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_DC50_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a430c137018bf5a10a1292c133d158f02" name="a430c137018bf5a10a1292c133d158f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430c137018bf5a10a1292c133d158f02">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_DC50_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_DC50_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95982c3419e1c4e40103f23c9b4ad931" name="a95982c3419e1c4e40103f23c9b4ad931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95982c3419e1c4e40103f23c9b4ad931">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_DC50_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_DC50_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac920f59a638c796d50b083c190e8a803" name="ac920f59a638c796d50b083c190e8a803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac920f59a638c796d50b083c190e8a803">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_DC50_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_DC50_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dbf906fea90fdda199453107f2c53b5" name="a3dbf906fea90fdda199453107f2c53b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbf906fea90fdda199453107f2c53b5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1da97e11a2c7e9090b0471634a5d21f" name="af1da97e11a2c7e9090b0471634a5d21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1da97e11a2c7e9090b0471634a5d21f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1431296a0f53ba5134368b53186b539" name="ac1431296a0f53ba5134368b53186b539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1431296a0f53ba5134368b53186b539">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84981afdbbd1830904d33299b68c3857" name="a84981afdbbd1830904d33299b68c3857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84981afdbbd1830904d33299b68c3857">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33b36c050492d81ae550ed678b2a2a28" name="a33b36c050492d81ae550ed678b2a2a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b36c050492d81ae550ed678b2a2a28">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76a5b97cdce1c583e0e8cab1ea4369b" name="ab76a5b97cdce1c583e0e8cab1ea4369b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76a5b97cdce1c583e0e8cab1ea4369b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cb567a60b01f8508650bd6103ef7997" name="a0cb567a60b01f8508650bd6103ef7997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb567a60b01f8508650bd6103ef7997">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9482e55d67069d89a29909ca26a92c6" name="aa9482e55d67069d89a29909ca26a92c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9482e55d67069d89a29909ca26a92c6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d5559adf42f63a54d32d770553dda8a" name="a0d5559adf42f63a54d32d770553dda8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5559adf42f63a54d32d770553dda8a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913a73633cf5a06c3727c57f7376a1d5" name="a913a73633cf5a06c3727c57f7376a1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913a73633cf5a06c3727c57f7376a1d5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52819dbc9c531b09b21d91dcef583333" name="a52819dbc9c531b09b21d91dcef583333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52819dbc9c531b09b21d91dcef583333">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbb7fd174c2d354e4fb8fa8b8aa7aeda" name="afbb7fd174c2d354e4fb8fa8b8aa7aeda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb7fd174c2d354e4fb8fa8b8aa7aeda">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18bf1ba3535012b1c35142c8c1a77458" name="a18bf1ba3535012b1c35142c8c1a77458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bf1ba3535012b1c35142c8c1a77458">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228e60f6432c32c296f7f31a56801894" name="a228e60f6432c32c296f7f31a56801894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228e60f6432c32c296f7f31a56801894">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5516e4db363495940410300f853767db" name="a5516e4db363495940410300f853767db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5516e4db363495940410300f853767db">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a901bc5c39173d0816710a24a2c79b822" name="a901bc5c39173d0816710a24a2c79b822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901bc5c39173d0816710a24a2c79b822">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10333754243bb8c540a4bf0de33bc533" name="a10333754243bb8c540a4bf0de33bc533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10333754243bb8c540a4bf0de33bc533">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6fbc7a1b6b5df65aa8e757b71bd38fc" name="ab6fbc7a1b6b5df65aa8e757b71bd38fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fbc7a1b6b5df65aa8e757b71bd38fc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79db61b3dab4dc86cd982fd32bc2ccab" name="a79db61b3dab4dc86cd982fd32bc2ccab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79db61b3dab4dc86cd982fd32bc2ccab">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71d0972e926cadca1a380b9c82d10ce6" name="a71d0972e926cadca1a380b9c82d10ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d0972e926cadca1a380b9c82d10ce6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10c3b1d4eca6b4c3efa66c2bc5860c6d" name="a10c3b1d4eca6b4c3efa66c2bc5860c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c3b1d4eca6b4c3efa66c2bc5860c6d">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a722108a7b04698c5c051a0c0e7d26e44" name="a722108a7b04698c5c051a0c0e7d26e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722108a7b04698c5c051a0c0e7d26e44">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a368fa01eaba74e5c269c9c04550f4ee1" name="a368fa01eaba74e5c269c9c04550f4ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368fa01eaba74e5c269c9c04550f4ee1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9516ad46a8abe61003eefe09a7e9d64" name="aa9516ad46a8abe61003eefe09a7e9d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9516ad46a8abe61003eefe09a7e9d64">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f092c2fbed2c1e19ac67f22ad6a092" name="ae6f092c2fbed2c1e19ac67f22ad6a092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f092c2fbed2c1e19ac67f22ad6a092">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8ddc1addfb370bd43837e874eb8c3a9" name="ab8ddc1addfb370bd43837e874eb8c3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ddc1addfb370bd43837e874eb8c3a9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3123d89a94515b5e9f40f3f62ae1fc32" name="a3123d89a94515b5e9f40f3f62ae1fc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3123d89a94515b5e9f40f3f62ae1fc32">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac630b72101633bc9de7e04d538e53918" name="ac630b72101633bc9de7e04d538e53918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac630b72101633bc9de7e04d538e53918">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77d9a357863f41064078a23c6a14fe1" name="ad77d9a357863f41064078a23c6a14fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77d9a357863f41064078a23c6a14fe1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae414b138e7202278043c88bc610f3b01" name="ae414b138e7202278043c88bc610f3b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae414b138e7202278043c88bc610f3b01">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8f5bbda809e6ebdd427f66fed9b1ad4" name="aa8f5bbda809e6ebdd427f66fed9b1ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f5bbda809e6ebdd427f66fed9b1ad4">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81b9f1cba541dd6143ce579b42c4b1b" name="ac81b9f1cba541dd6143ce579b42c4b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81b9f1cba541dd6143ce579b42c4b1b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e5d56c15908e972e6345cdf34f3ee73" name="a0e5d56c15908e972e6345cdf34f3ee73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5d56c15908e972e6345cdf34f3ee73">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5957900b016dbe0734d25f78cb67c23c" name="a5957900b016dbe0734d25f78cb67c23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5957900b016dbe0734d25f78cb67c23c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4701e87b40dd222bc580a7d3440ac105" name="a4701e87b40dd222bc580a7d3440ac105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4701e87b40dd222bc580a7d3440ac105">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeee48f3532b5679aba8fd94b679dd4c1" name="aeee48f3532b5679aba8fd94b679dd4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee48f3532b5679aba8fd94b679dd4c1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8adc23df40e66bbfc5b16ddecf0f89e" name="ac8adc23df40e66bbfc5b16ddecf0f89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8adc23df40e66bbfc5b16ddecf0f89e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a285c77ac1ed1ab1bbf9cd39142bfa613" name="a285c77ac1ed1ab1bbf9cd39142bfa613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285c77ac1ed1ab1bbf9cd39142bfa613">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab491b1e10d032af8b6d01ddb0bf0e5af" name="ab491b1e10d032af8b6d01ddb0bf0e5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab491b1e10d032af8b6d01ddb0bf0e5af">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2f5b183234124cbb963b94930f0528" name="aee2f5b183234124cbb963b94930f0528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2f5b183234124cbb963b94930f0528">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc9f0b2face336901e48bba112788a0" name="a5bc9f0b2face336901e48bba112788a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc9f0b2face336901e48bba112788a0">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52286e9eda43b94c9a74079b02cfcfab" name="a52286e9eda43b94c9a74079b02cfcfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52286e9eda43b94c9a74079b02cfcfab">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf5a96053b4649b34bcdee4bf99649c7" name="adf5a96053b4649b34bcdee4bf99649c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5a96053b4649b34bcdee4bf99649c7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae3ce917891918118bfca7cb49ca8dd8" name="aae3ce917891918118bfca7cb49ca8dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3ce917891918118bfca7cb49ca8dd8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbcfb13c279242a881b130aa74393ceb" name="adbcfb13c279242a881b130aa74393ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcfb13c279242a881b130aa74393ceb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c8942f449dfd55a4fe9478e7c2f8b7e" name="a7c8942f449dfd55a4fe9478e7c2f8b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8942f449dfd55a4fe9478e7c2f8b7e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT0_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT0_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4680daa741ce13eedf559a25f00a894" name="ad4680daa741ce13eedf559a25f00a894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4680daa741ce13eedf559a25f00a894">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cf8fde5d5dbf46089bc837532167e4a" name="a3cf8fde5d5dbf46089bc837532167e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf8fde5d5dbf46089bc837532167e4a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f72c1e135aa4af08881bba29b6ade9b" name="a9f72c1e135aa4af08881bba29b6ade9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f72c1e135aa4af08881bba29b6ade9b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa24e1bd3bda70f6ee5b209ef1dad3d08" name="aa24e1bd3bda70f6ee5b209ef1dad3d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24e1bd3bda70f6ee5b209ef1dad3d08">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36221550784131f1620049d467fee978" name="a36221550784131f1620049d467fee978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36221550784131f1620049d467fee978">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a497e15ca6271113d7632b915cbb6e00e" name="a497e15ca6271113d7632b915cbb6e00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497e15ca6271113d7632b915cbb6e00e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_ADC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0664a40b3e7f4b9687877b75f3f5e9e5" name="a0664a40b3e7f4b9687877b75f3f5e9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0664a40b3e7f4b9687877b75f3f5e9e5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_HSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_HSTX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37a826e079ed1ae6b0e8df34998628fe" name="a37a826e079ed1ae6b0e8df34998628fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a826e079ed1ae6b0e8df34998628fe">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_PERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_PERI&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409dbdb6511acc50ea55f850fd1c6276" name="a409dbdb6511acc50ea55f850fd1c6276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409dbdb6511acc50ea55f850fd1c6276">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0bedc042fb1da636bf2404a4215da7" name="afa0bedc042fb1da636bf2404a4215da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0bedc042fb1da636bf2404a4215da7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc139f1312309d8049553d45c22dae4a" name="afc139f1312309d8049553d45c22dae4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc139f1312309d8049553d45c22dae4a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb67e2b25d3285fd19fe62b0daae423e" name="acb67e2b25d3285fd19fe62b0daae423e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb67e2b25d3285fd19fe62b0daae423e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588d224d360c36243c39a570912953c8" name="a588d224d360c36243c39a570912953c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588d224d360c36243c39a570912953c8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa16af705379fe9bf554d2df29ecfbc0f" name="aa16af705379fe9bf554d2df29ecfbc0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16af705379fe9bf554d2df29ecfbc0f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea501fbec37da42c0f936a5cf0e7f5c" name="a6ea501fbec37da42c0f936a5cf0e7f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea501fbec37da42c0f936a5cf0e7f5c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a813ae753d5aa3cb739418635c0b6620c" name="a813ae753d5aa3cb739418635c0b6620c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813ae753d5aa3cb739418635c0b6620c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a521f860450e05b24f74720744d74f99f" name="a521f860450e05b24f74720744d74f99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521f860450e05b24f74720744d74f99f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ba612800cda4a5bd41e01373cd72f4e" name="a7ba612800cda4a5bd41e01373cd72f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba612800cda4a5bd41e01373cd72f4e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_OTP_CLK2FC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_OTP_CLK2FC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57fe82b57eb745135f02e224700ca6d4" name="a57fe82b57eb745135f02e224700ca6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fe82b57eb745135f02e224700ca6d4">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_ROSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d85fd571d7206faccdc08330c58663c" name="a5d85fd571d7206faccdc08330c58663c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d85fd571d7206faccdc08330c58663c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbff8cfe895bc5778013505c2efa17bc" name="abbff8cfe895bc5778013505c2efa17bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbff8cfe895bc5778013505c2efa17bc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a5ae930fba7d2f1e6a7fe8c7102bc24" name="a7a5ae930fba7d2f1e6a7fe8c7102bc24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5ae930fba7d2f1e6a7fe8c7102bc24">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_DC50_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_DC50_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76bbcef50ba7bfa47cde22b72e6e5086" name="a76bbcef50ba7bfa47cde22b72e6e5086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76bbcef50ba7bfa47cde22b72e6e5086">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_DC50_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_DC50_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe317b8dfc18fa64876807888a1a09f" name="acbe317b8dfc18fa64876807888a1a09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe317b8dfc18fa64876807888a1a09f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_DC50_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_DC50_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc35056ea2c6af2d30670d72c95d7ae7" name="acc35056ea2c6af2d30670d72c95d7ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc35056ea2c6af2d30670d72c95d7ae7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_DC50_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_DC50_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf14993f21064669e70f03f666a1bc25" name="acf14993f21064669e70f03f666a1bc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf14993f21064669e70f03f666a1bc25">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_DC50_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_DC50_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab16e8228fbf8d3baf53ca4819ab4609b" name="ab16e8228fbf8d3baf53ca4819ab4609b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16e8228fbf8d3baf53ca4819ab4609b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdbea412612fd2dcd8496c1481eba77d" name="afdbea412612fd2dcd8496c1481eba77d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbea412612fd2dcd8496c1481eba77d">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e473d429380dfdfa1fdaf5755d4af7a" name="a7e473d429380dfdfa1fdaf5755d4af7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e473d429380dfdfa1fdaf5755d4af7a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c1d28221c34ff7c55e9f1a00d3a5869" name="a6c1d28221c34ff7c55e9f1a00d3a5869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1d28221c34ff7c55e9f1a00d3a5869">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaad995d609b08f9510ec24ca6a5756a" name="adaad995d609b08f9510ec24ca6a5756a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaad995d609b08f9510ec24ca6a5756a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd4738700502c3ea31489321aa9fbc28" name="afd4738700502c3ea31489321aa9fbc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4738700502c3ea31489321aa9fbc28">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba7133a8951122e66d017ab859f436c" name="aeba7133a8951122e66d017ab859f436c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba7133a8951122e66d017ab859f436c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa82391ff421cdab90b55cf8a7e1301f5" name="aa82391ff421cdab90b55cf8a7e1301f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82391ff421cdab90b55cf8a7e1301f5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf2ac713756002b624314d5b3c967542" name="abf2ac713756002b624314d5b3c967542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2ac713756002b624314d5b3c967542">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22873b41b10fb7683c4112f465ca0610" name="a22873b41b10fb7683c4112f465ca0610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22873b41b10fb7683c4112f465ca0610">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1cf1f8dc27556c3fc857c1a076ec394" name="ad1cf1f8dc27556c3fc857c1a076ec394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cf1f8dc27556c3fc857c1a076ec394">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742aa99d97d2e7c4c33308b4e8f9f9b7" name="a742aa99d97d2e7c4c33308b4e8f9f9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742aa99d97d2e7c4c33308b4e8f9f9b7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0a4d13ef2c3ac41fede6f161af27ea" name="a5a0a4d13ef2c3ac41fede6f161af27ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0a4d13ef2c3ac41fede6f161af27ea">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c9509c4c90333dec7c6f72132841148" name="a0c9509c4c90333dec7c6f72132841148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9509c4c90333dec7c6f72132841148">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a929b9e61145aced8894943fd929e76e8" name="a929b9e61145aced8894943fd929e76e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929b9e61145aced8894943fd929e76e8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae30bc8d5c4692ff14a29cce9410228f4" name="ae30bc8d5c4692ff14a29cce9410228f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30bc8d5c4692ff14a29cce9410228f4">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78cf4b4835bd5cb7d5201dfd07eb1df7" name="a78cf4b4835bd5cb7d5201dfd07eb1df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cf4b4835bd5cb7d5201dfd07eb1df7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab030694f984aab994870f01d5aefc959" name="ab030694f984aab994870f01d5aefc959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab030694f984aab994870f01d5aefc959">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecadbd407634ae993f3a9e4318052b0e" name="aecadbd407634ae993f3a9e4318052b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecadbd407634ae993f3a9e4318052b0e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb" name="a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a320bb72fd0f43fd9de6da21a46854187" name="a320bb72fd0f43fd9de6da21a46854187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320bb72fd0f43fd9de6da21a46854187">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59122d86a1e6eed13ffefaf3c82a3e8f" name="a59122d86a1e6eed13ffefaf3c82a3e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59122d86a1e6eed13ffefaf3c82a3e8f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9676a4de19297f83ebdaeddbacd04116" name="a9676a4de19297f83ebdaeddbacd04116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9676a4de19297f83ebdaeddbacd04116">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7efdb1f5173ea979417075a79cfe5ca6" name="a7efdb1f5173ea979417075a79cfe5ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7efdb1f5173ea979417075a79cfe5ca6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1828b0f3dccb28beeeb3a5f81891674" name="ac1828b0f3dccb28beeeb3a5f81891674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1828b0f3dccb28beeeb3a5f81891674">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebb13f0c0777995e04eb0b109407833f" name="aebb13f0c0777995e04eb0b109407833f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb13f0c0777995e04eb0b109407833f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb8c9836296914439a116ba15ee71410" name="adb8c9836296914439a116ba15ee71410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8c9836296914439a116ba15ee71410">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad851274dc1c5ee1a4b2ccd1d76fc9bb" name="aad851274dc1c5ee1a4b2ccd1d76fc9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad851274dc1c5ee1a4b2ccd1d76fc9bb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad59ce513bad7dd51c22c3243456ba0a" name="aad59ce513bad7dd51c22c3243456ba0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad59ce513bad7dd51c22c3243456ba0a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b74ddb9d22d9af8f6c8a186eb0bc223" name="a9b74ddb9d22d9af8f6c8a186eb0bc223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b74ddb9d22d9af8f6c8a186eb0bc223">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed362297a0f1b381f056bb4810d99c15" name="aed362297a0f1b381f056bb4810d99c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed362297a0f1b381f056bb4810d99c15">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a137df7bb200d79fbcff6a76ecfbeb855" name="a137df7bb200d79fbcff6a76ecfbeb855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137df7bb200d79fbcff6a76ecfbeb855">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0087b84719c2ed94e81ddce1bcde95ed" name="a0087b84719c2ed94e81ddce1bcde95ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0087b84719c2ed94e81ddce1bcde95ed">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a238992e76224896ed3ccf06f770e4605" name="a238992e76224896ed3ccf06f770e4605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238992e76224896ed3ccf06f770e4605">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accee8d172c41dbf874d57b10df8148e6" name="accee8d172c41dbf874d57b10df8148e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accee8d172c41dbf874d57b10df8148e6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af14175b3f544ee240076e8ee1a761648" name="af14175b3f544ee240076e8ee1a761648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14175b3f544ee240076e8ee1a761648">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d07038b9d5243ca9c2ef094c7138c84" name="a6d07038b9d5243ca9c2ef094c7138c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d07038b9d5243ca9c2ef094c7138c84">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a775150c31c478305dfeb22be74024444" name="a775150c31c478305dfeb22be74024444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775150c31c478305dfeb22be74024444">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a65f673e1ec714ee700ebe898e57fbe" name="a3a65f673e1ec714ee700ebe898e57fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a65f673e1ec714ee700ebe898e57fbe">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f2349c2a9b813b3ce90897400028807" name="a0f2349c2a9b813b3ce90897400028807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2349c2a9b813b3ce90897400028807">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac714dfbfcb7006a27e04832c9985b990" name="ac714dfbfcb7006a27e04832c9985b990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac714dfbfcb7006a27e04832c9985b990">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa77d728dc6c7ddeef2d760d0b4d73658" name="aa77d728dc6c7ddeef2d760d0b4d73658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77d728dc6c7ddeef2d760d0b4d73658">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123390b680a0617460640b59c1f1e9c9" name="a123390b680a0617460640b59c1f1e9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123390b680a0617460640b59c1f1e9c9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff27adc8a063f3db1d8676fa197fd76" name="aeff27adc8a063f3db1d8676fa197fd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff27adc8a063f3db1d8676fa197fd76">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a874e5fd26ac8cb962d0625745d097eca" name="a874e5fd26ac8cb962d0625745d097eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874e5fd26ac8cb962d0625745d097eca">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc3535bcbab5f512f9baf88bdf54a01e" name="adc3535bcbab5f512f9baf88bdf54a01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3535bcbab5f512f9baf88bdf54a01e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT1_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT1_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fd1d1dc65ad3d602371fd279ea2bfcc" name="a5fd1d1dc65ad3d602371fd279ea2bfcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd1d1dc65ad3d602371fd279ea2bfcc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab884c42c0c24678867fd3e1ea4c8440" name="aab884c42c0c24678867fd3e1ea4c8440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab884c42c0c24678867fd3e1ea4c8440">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7d8a8dbd35dea686f98db209ae2ef5a" name="ad7d8a8dbd35dea686f98db209ae2ef5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d8a8dbd35dea686f98db209ae2ef5a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fd3c6c366c9b42779640d37f6e62bb" name="a53fd3c6c366c9b42779640d37f6e62bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fd3c6c366c9b42779640d37f6e62bb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa95d1ddc6a690b75840e3ea6bca0c9ef" name="aa95d1ddc6a690b75840e3ea6bca0c9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95d1ddc6a690b75840e3ea6bca0c9ef">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac95b5c6eb2ed9614ce4b53c98a025f42" name="ac95b5c6eb2ed9614ce4b53c98a025f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95b5c6eb2ed9614ce4b53c98a025f42">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_ADC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a335056dada420a71de4a92fbf5ecf851" name="a335056dada420a71de4a92fbf5ecf851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335056dada420a71de4a92fbf5ecf851">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_HSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_HSTX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef31ac4f739b8730aa72ab419b3c45ce" name="aef31ac4f739b8730aa72ab419b3c45ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef31ac4f739b8730aa72ab419b3c45ce">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_PERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_PERI&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30651901f5269cc25d74c1009bc70019" name="a30651901f5269cc25d74c1009bc70019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30651901f5269cc25d74c1009bc70019">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3a66fbdc32866fe0a7374b13380aaa" name="a7c3a66fbdc32866fe0a7374b13380aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3a66fbdc32866fe0a7374b13380aaa">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ccbd140c12a14040d755a037c508ff" name="ac6ccbd140c12a14040d755a037c508ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ccbd140c12a14040d755a037c508ff">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35260ffa3a7beef5050ef31fed6874c" name="ac35260ffa3a7beef5050ef31fed6874c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35260ffa3a7beef5050ef31fed6874c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a8c5d62b708f1c0a5cf6e1f9e5e32be" name="a9a8c5d62b708f1c0a5cf6e1f9e5e32be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8c5d62b708f1c0a5cf6e1f9e5e32be">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac228785d025fe37f6ffd537049c8a3d9" name="ac228785d025fe37f6ffd537049c8a3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac228785d025fe37f6ffd537049c8a3d9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650909789fcbb60fb38dea205eaae371" name="a650909789fcbb60fb38dea205eaae371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650909789fcbb60fb38dea205eaae371">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83f2663c284402ac85eb739792e4ea99" name="a83f2663c284402ac85eb739792e4ea99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f2663c284402ac85eb739792e4ea99">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98175249f7c73c6664e09ef800b65f31" name="a98175249f7c73c6664e09ef800b65f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98175249f7c73c6664e09ef800b65f31">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f6cb898fe12d5354e087ae7adfc475" name="a13f6cb898fe12d5354e087ae7adfc475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f6cb898fe12d5354e087ae7adfc475">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_OTP_CLK2FC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_OTP_CLK2FC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf366751f5ae9b31fedd4354532d62cb" name="acf366751f5ae9b31fedd4354532d62cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf366751f5ae9b31fedd4354532d62cb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148059cf877a46a6b9cfa89cbe4e4693" name="a148059cf877a46a6b9cfa89cbe4e4693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148059cf877a46a6b9cfa89cbe4e4693">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e1a8647a2f7adb5495f7b4c95dc236c" name="a2e1a8647a2f7adb5495f7b4c95dc236c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e1a8647a2f7adb5495f7b4c95dc236c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d3a9a5dd9b3888274cfdf980eba8f87" name="a0d3a9a5dd9b3888274cfdf980eba8f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3a9a5dd9b3888274cfdf980eba8f87">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_DC50_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_DC50_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3905fc937a5de0d0d58d88e55d9863f" name="af3905fc937a5de0d0d58d88e55d9863f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3905fc937a5de0d0d58d88e55d9863f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_DC50_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_DC50_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a590287054f8a59c0fa0b54e3733475" name="a1a590287054f8a59c0fa0b54e3733475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a590287054f8a59c0fa0b54e3733475">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_DC50_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_DC50_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9cb7c3729df20286090988fae0a5f7d" name="ad9cb7c3729df20286090988fae0a5f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cb7c3729df20286090988fae0a5f7d">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_DC50_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_DC50_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a764a0580d412b8c76a5aa59b265922e2" name="a764a0580d412b8c76a5aa59b265922e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764a0580d412b8c76a5aa59b265922e2">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_DC50_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_DC50_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8d8beb8c6877a7cc7e648922b03b76b" name="ac8d8beb8c6877a7cc7e648922b03b76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d8beb8c6877a7cc7e648922b03b76b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2a87deb00acfaf48fe799629868a43f" name="ae2a87deb00acfaf48fe799629868a43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a87deb00acfaf48fe799629868a43f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04a592ac86e199ac01ddfc7d2bc1b39c" name="a04a592ac86e199ac01ddfc7d2bc1b39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a592ac86e199ac01ddfc7d2bc1b39c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed636a9fdbe5fbcba3e906fb30377da3" name="aed636a9fdbe5fbcba3e906fb30377da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed636a9fdbe5fbcba3e906fb30377da3">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedab4ef9bde2c63221d0e184ff57c9d0" name="aedab4ef9bde2c63221d0e184ff57c9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedab4ef9bde2c63221d0e184ff57c9d0">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7eb9b577763efeb40ebd6b728336c48" name="af7eb9b577763efeb40ebd6b728336c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7eb9b577763efeb40ebd6b728336c48">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3b2ab8a34a2cdbc06d33e2a13c894f" name="a4c3b2ab8a34a2cdbc06d33e2a13c894f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3b2ab8a34a2cdbc06d33e2a13c894f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3578acf354c5dd11c7e483b9e5fc9674" name="a3578acf354c5dd11c7e483b9e5fc9674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3578acf354c5dd11c7e483b9e5fc9674">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee3f96131f5d68be89bf42e405d70187" name="aee3f96131f5d68be89bf42e405d70187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee3f96131f5d68be89bf42e405d70187">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c19982d9a12e0f0adb9288d05029d09" name="a6c19982d9a12e0f0adb9288d05029d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c19982d9a12e0f0adb9288d05029d09">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e7c3feeb1a7688eebd6f8b4b9b4533" name="af0e7c3feeb1a7688eebd6f8b4b9b4533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e7c3feeb1a7688eebd6f8b4b9b4533">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf4d0ea6d6e32e708869d9256692de82" name="aaf4d0ea6d6e32e708869d9256692de82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4d0ea6d6e32e708869d9256692de82">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc8899ee387ee303065f2a5b42125c0c" name="afc8899ee387ee303065f2a5b42125c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8899ee387ee303065f2a5b42125c0c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa733979dbae16f04eb5089c932f4c871" name="aa733979dbae16f04eb5089c932f4c871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa733979dbae16f04eb5089c932f4c871">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a915d68ece123fdd92e2dd461a9ca49f5" name="a915d68ece123fdd92e2dd461a9ca49f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915d68ece123fdd92e2dd461a9ca49f5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add944c105af173e57d33c2adf5d9e4ab" name="add944c105af173e57d33c2adf5d9e4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add944c105af173e57d33c2adf5d9e4ab">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab008726dc82f7e7a3e886a79d54daba7" name="ab008726dc82f7e7a3e886a79d54daba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab008726dc82f7e7a3e886a79d54daba7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5487fd299508a28b17ba0eee9ec600d0" name="a5487fd299508a28b17ba0eee9ec600d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5487fd299508a28b17ba0eee9ec600d0">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3940c96075238bab9c1f27a010ba9569" name="a3940c96075238bab9c1f27a010ba9569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3940c96075238bab9c1f27a010ba9569">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7856f97bf986b9769502d5e91b130f1" name="ab7856f97bf986b9769502d5e91b130f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7856f97bf986b9769502d5e91b130f1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a108e18c48e66512798dcd20940b418db" name="a108e18c48e66512798dcd20940b418db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108e18c48e66512798dcd20940b418db">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5665b35b89a5bc3eff3492ede7737a3" name="ad5665b35b89a5bc3eff3492ede7737a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5665b35b89a5bc3eff3492ede7737a3">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a268f73af0a4ec859b961e9822a9eb29c" name="a268f73af0a4ec859b961e9822a9eb29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268f73af0a4ec859b961e9822a9eb29c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa39c642867fe32e3a41be0714622a257" name="aa39c642867fe32e3a41be0714622a257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39c642867fe32e3a41be0714622a257">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1302a100a9c0d1bb7f33f26af67431d" name="ad1302a100a9c0d1bb7f33f26af67431d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1302a100a9c0d1bb7f33f26af67431d">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea724b5536511b6ef19e1d90a0dbb5fc" name="aea724b5536511b6ef19e1d90a0dbb5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea724b5536511b6ef19e1d90a0dbb5fc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa537f71d59168a20ebe5a851f8601b71" name="aa537f71d59168a20ebe5a851f8601b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa537f71d59168a20ebe5a851f8601b71">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a795edb7d5b11cc6cab9dd7781a15b5de" name="a795edb7d5b11cc6cab9dd7781a15b5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795edb7d5b11cc6cab9dd7781a15b5de">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a045820991309bbf99f7fc21c8e2d30" name="a5a045820991309bbf99f7fc21c8e2d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a045820991309bbf99f7fc21c8e2d30">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe61538d861a3e65ebfaa410138fcd19" name="abe61538d861a3e65ebfaa410138fcd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe61538d861a3e65ebfaa410138fcd19">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2597276e3c3cd690fab237cb894b438" name="aa2597276e3c3cd690fab237cb894b438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2597276e3c3cd690fab237cb894b438">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2953f359b7a8bbcfc2dd976d075da3fe" name="a2953f359b7a8bbcfc2dd976d075da3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2953f359b7a8bbcfc2dd976d075da3fe">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532c3d42c55074b063224b8b6a28bebf" name="a532c3d42c55074b063224b8b6a28bebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532c3d42c55074b063224b8b6a28bebf">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada61672a379482108a813f29256a0dd3" name="ada61672a379482108a813f29256a0dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada61672a379482108a813f29256a0dd3">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8488af818bcc0c5826d642d6676b4665" name="a8488af818bcc0c5826d642d6676b4665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488af818bcc0c5826d642d6676b4665">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84ef5e0768648afdd58a01906aa44b28" name="a84ef5e0768648afdd58a01906aa44b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ef5e0768648afdd58a01906aa44b28">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f1875ac117399607efe2c7459e101f3" name="a1f1875ac117399607efe2c7459e101f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1875ac117399607efe2c7459e101f3">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072a273aa55ec625ad08cd5989eb597c" name="a072a273aa55ec625ad08cd5989eb597c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072a273aa55ec625ad08cd5989eb597c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d9071bb93484e1f89984c0411ec878" name="a19d9071bb93484e1f89984c0411ec878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d9071bb93484e1f89984c0411ec878">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4787401d4135c340ec03512b09aee387" name="a4787401d4135c340ec03512b09aee387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4787401d4135c340ec03512b09aee387">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a022b6c2e454f2f8e74ec3721da433141" name="a022b6c2e454f2f8e74ec3721da433141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022b6c2e454f2f8e74ec3721da433141">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d27d70a4ed54dd7eb00974b15c9421" name="a07d27d70a4ed54dd7eb00974b15c9421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d27d70a4ed54dd7eb00974b15c9421">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f259d23dbfdd1960bee8d785fa2fb9" name="af3f259d23dbfdd1960bee8d785fa2fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f259d23dbfdd1960bee8d785fa2fb9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2adf70c9fe617fe55a2448e054112340" name="a2adf70c9fe617fe55a2448e054112340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adf70c9fe617fe55a2448e054112340">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57766609ebefc24035e67d03a06b0486" name="a57766609ebefc24035e67d03a06b0486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57766609ebefc24035e67d03a06b0486">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d239bf4e1bb759191ad02fed3147347" name="a7d239bf4e1bb759191ad02fed3147347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d239bf4e1bb759191ad02fed3147347">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT2_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT2_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f32df597247f8fe82deb9da8eb0675b" name="a3f32df597247f8fe82deb9da8eb0675b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f32df597247f8fe82deb9da8eb0675b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d54b0d5009f65300e14e1d0764a96a9" name="a5d54b0d5009f65300e14e1d0764a96a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d54b0d5009f65300e14e1d0764a96a9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5dc2dc0da1d800a16f49f2eca019447" name="ae5dc2dc0da1d800a16f49f2eca019447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5dc2dc0da1d800a16f49f2eca019447">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7830b1f6a0943ed1edeadde06fc057ce" name="a7830b1f6a0943ed1edeadde06fc057ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7830b1f6a0943ed1edeadde06fc057ce">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a443d0df7057b2fbb1095d371b0fe0e58" name="a443d0df7057b2fbb1095d371b0fe0e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a443d0df7057b2fbb1095d371b0fe0e58">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1f30d49c90604ce7606aee2bce47cc6" name="ac1f30d49c90604ce7606aee2bce47cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f30d49c90604ce7606aee2bce47cc6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_ADC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xa)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6171fd24276800e2d010d92bc7404d38" name="a6171fd24276800e2d010d92bc7404d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6171fd24276800e2d010d92bc7404d38">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_HSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_HSTX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xd)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a010690414a2e88df261788936c26a67a" name="a010690414a2e88df261788936c26a67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010690414a2e88df261788936c26a67a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_PERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_PERI&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f89b16ad8595b354aeaaa2feb455580" name="a3f89b16ad8595b354aeaaa2feb455580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f89b16ad8595b354aeaaa2feb455580">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xb)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa62c5cabde3462a0eda4a42767bff68c" name="aa62c5cabde3462a0eda4a42767bff68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62c5cabde3462a0eda4a42767bff68c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9473b3bb80a000cb24ee0bf1b86e6dcc" name="a9473b3bb80a000cb24ee0bf1b86e6dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9473b3bb80a000cb24ee0bf1b86e6dcc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc4202dd49f5da8bbf43b938791dfcc7" name="abc4202dd49f5da8bbf43b938791dfcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4202dd49f5da8bbf43b938791dfcc7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a089a95a194d15b0d970316c2e2282c22" name="a089a95a194d15b0d970316c2e2282c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089a95a194d15b0d970316c2e2282c22">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a936b14d15cf54508160715b2f91d6822" name="a936b14d15cf54508160715b2f91d6822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936b14d15cf54508160715b2f91d6822">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81dc8ffa4691268a96c92ae915cd9956" name="a81dc8ffa4691268a96c92ae915cd9956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dc8ffa4691268a96c92ae915cd9956">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcb72a0b4c6e45910286d5d72d1622e9" name="afcb72a0b4c6e45910286d5d72d1622e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb72a0b4c6e45910286d5d72d1622e9">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aefc533285c02763eb736f7d2b65853" name="a0aefc533285c02763eb736f7d2b65853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aefc533285c02763eb736f7d2b65853">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71f3e43b7b5053a22e60e756f76c5d61" name="a71f3e43b7b5053a22e60e756f76c5d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f3e43b7b5053a22e60e756f76c5d61">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_OTP_CLK2FC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_OTP_CLK2FC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c0c40b59987721cbf1232ad588c5981" name="a7c0c40b59987721cbf1232ad588c5981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0c40b59987721cbf1232ad588c5981">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5abe2ce10abb576bda374cef2faa8bb0" name="a5abe2ce10abb576bda374cef2faa8bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abe2ce10abb576bda374cef2faa8bb0">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c10a5a5cbf2d130009b969f1f884de1" name="a7c10a5a5cbf2d130009b969f1f884de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c10a5a5cbf2d130009b969f1f884de1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10131de0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af66e7ef24b52e69f62dbea3eb1a2b1c7" name="af66e7ef24b52e69f62dbea3eb1a2b1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af66e7ef24b52e69f62dbea3eb1a2b1c7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_DC50_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_DC50_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d489227b224df5f419ab9479ad73dc2" name="a0d489227b224df5f419ab9479ad73dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d489227b224df5f419ab9479ad73dc2">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_DC50_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_DC50_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fae2d372ce7178bbbc7992cbc66b0b6" name="a8fae2d372ce7178bbbc7992cbc66b0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fae2d372ce7178bbbc7992cbc66b0b6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_DC50_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_DC50_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4274689d576d4b761fd591e3b3fa7860" name="a4274689d576d4b761fd591e3b3fa7860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4274689d576d4b761fd591e3b3fa7860">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_DC50_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_DC50_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a267e4d6c32631459acf7f2d723ecac19" name="a267e4d6c32631459acf7f2d723ecac19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267e4d6c32631459acf7f2d723ecac19">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_DC50_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_DC50_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a941592ab5f548d98dd46104d0ff7ce72" name="a941592ab5f548d98dd46104d0ff7ce72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941592ab5f548d98dd46104d0ff7ce72">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3624eaa8e28fca8079ff5d0609d71d07" name="a3624eaa8e28fca8079ff5d0609d71d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3624eaa8e28fca8079ff5d0609d71d07">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b1963192acd7d8e381a554c8b9dcb1" name="ab1b1963192acd7d8e381a554c8b9dcb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b1963192acd7d8e381a554c8b9dcb1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e6c3929f2965428a78f68cbde2661c6" name="a9e6c3929f2965428a78f68cbde2661c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6c3929f2965428a78f68cbde2661c6">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a259f61dfe804e2949384b64adbd29a51" name="a259f61dfe804e2949384b64adbd29a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259f61dfe804e2949384b64adbd29a51">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7134f3332f1557e1d7232b2a557aa5f" name="af7134f3332f1557e1d7232b2a557aa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7134f3332f1557e1d7232b2a557aa5f">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af399db6a0098d192169801b691d12ce7" name="af399db6a0098d192169801b691d12ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af399db6a0098d192169801b691d12ce7">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8ca1ba53717871cb743ebb55ab846db" name="ae8ca1ba53717871cb743ebb55ab846db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ca1ba53717871cb743ebb55ab846db">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac874d6c309bc6229e93be12604353ce2" name="ac874d6c309bc6229e93be12604353ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac874d6c309bc6229e93be12604353ce2">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd2a802043bba889a046b951921dd23e" name="abd2a802043bba889a046b951921dd23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2a802043bba889a046b951921dd23e">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d0e3ed6d2dc02e1356e2164a8570e9a" name="a3d0e3ed6d2dc02e1356e2164a8570e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0e3ed6d2dc02e1356e2164a8570e9a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a324e70fef1900e97660152d0cd9eb79b" name="a324e70fef1900e97660152d0cd9eb79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324e70fef1900e97660152d0cd9eb79b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a446c37fa80496108540959b1b07de054" name="a446c37fa80496108540959b1b07de054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a446c37fa80496108540959b1b07de054">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d73ea26bd56f094b73990da666b89b" name="a14d73ea26bd56f094b73990da666b89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d73ea26bd56f094b73990da666b89b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73b76ba6fe8f80ad12e08f0bae1c3d6c" name="a73b76ba6fe8f80ad12e08f0bae1c3d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b76ba6fe8f80ad12e08f0bae1c3d6c">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22e63ec0f7570ef38dd934c4bde57faa" name="a22e63ec0f7570ef38dd934c4bde57faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e63ec0f7570ef38dd934c4bde57faa">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4067b1dae40e2498ae493ee40affbd59" name="a4067b1dae40e2498ae493ee40affbd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4067b1dae40e2498ae493ee40affbd59">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5da6dbedde6f4e917ce759d6991e03" name="a8e5da6dbedde6f4e917ce759d6991e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5da6dbedde6f4e917ce759d6991e03">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abac2727b55eec84ec65635dd1cc244cb" name="abac2727b55eec84ec65635dd1cc244cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac2727b55eec84ec65635dd1cc244cb">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a2a3f4ab21735af28dfdb64f4b7ce84" name="a8a2a3f4ab21735af28dfdb64f4b7ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2a3f4ab21735af28dfdb64f4b7ce84">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade109526979fdde125ae444f9ccd6cb8" name="ade109526979fdde125ae444f9ccd6cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade109526979fdde125ae444f9ccd6cb8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bf02532922e7b9f4f46ff021e07a472" name="a5bf02532922e7b9f4f46ff021e07a472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf02532922e7b9f4f46ff021e07a472">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642d18aa50c555813262d4fb6f6279c1" name="a642d18aa50c555813262d4fb6f6279c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642d18aa50c555813262d4fb6f6279c1">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de16b4013a40b267ba5ce627b77ccfc" name="a6de16b4013a40b267ba5ce627b77ccfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de16b4013a40b267ba5ce627b77ccfc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a166250a1deb6d350cb5fb574157fc1bc" name="a166250a1deb6d350cb5fb574157fc1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166250a1deb6d350cb5fb574157fc1bc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a6de812c2b81d8ebec5fa2b214db98" name="aa6a6de812c2b81d8ebec5fa2b214db98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a6de812c2b81d8ebec5fa2b214db98">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6745490fec8ac89dad1d9598fcf3a2c8" name="a6745490fec8ac89dad1d9598fcf3a2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6745490fec8ac89dad1d9598fcf3a2c8">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab5c3c878fae20614bfb17eca9be907" name="a7ab5c3c878fae20614bfb17eca9be907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab5c3c878fae20614bfb17eca9be907">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2be4ce365585ec238a57aeab9d778e75" name="a2be4ce365585ec238a57aeab9d778e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be4ce365585ec238a57aeab9d778e75">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499b10143d1103e56001554e2f9c89f5" name="a499b10143d1103e56001554e2f9c89f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499b10143d1103e56001554e2f9c89f5">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b70428c0c57ecf7df8a462d30e0fb1a" name="a7b70428c0c57ecf7df8a462d30e0fb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b70428c0c57ecf7df8a462d30e0fb1a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7af27bdc2ddcbfe48bea55cb56d5a1b" name="ab7af27bdc2ddcbfe48bea55cb56d5a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7af27bdc2ddcbfe48bea55cb56d5a1b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2356bf91edf546a467b5b90661652d5b" name="a2356bf91edf546a467b5b90661652d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2356bf91edf546a467b5b90661652d5b">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac20fef7b3685e4fd2e2a85f9cfdf1ace" name="ac20fef7b3685e4fd2e2a85f9cfdf1ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20fef7b3685e4fd2e2a85f9cfdf1ace">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab6ce3e84ad4b68c59e6d7f876235553" name="aab6ce3e84ad4b68c59e6d7f876235553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6ce3e84ad4b68c59e6d7f876235553">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18fccb1f4ed06ac9b4c99045bd19965" name="ae18fccb1f4ed06ac9b4c99045bd19965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18fccb1f4ed06ac9b4c99045bd19965">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139babdf22de9003f9ae3b95ae6724ac" name="a139babdf22de9003f9ae3b95ae6724ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139babdf22de9003f9ae3b95ae6724ac">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88c61dd539200a39b823a75a1551fb71" name="a88c61dd539200a39b823a75a1551fb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c61dd539200a39b823a75a1551fb71">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea7758b2a997da54627edad4b1a714ee" name="aea7758b2a997da54627edad4b1a714ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7758b2a997da54627edad4b1a714ee">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2cd7d8877098e4ca023171c62c3e5d4" name="ac2cd7d8877098e4ca023171c62c3e5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2cd7d8877098e4ca023171c62c3e5d4">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f6d438504306d5d762bf1055ac6a575" name="a4f6d438504306d5d762bf1055ac6a575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6d438504306d5d762bf1055ac6a575">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53166874bfa38566e5873d3a481db008" name="a53166874bfa38566e5873d3a481db008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53166874bfa38566e5873d3a481db008">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d7209f1f744234bb87affc326fe94a" name="a97d7209f1f744234bb87affc326fe94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d7209f1f744234bb87affc326fe94a">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d523faa6b11c69ded8bc8e6de214695" name="a0d523faa6b11c69ded8bc8e6de214695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d523faa6b11c69ded8bc8e6de214695">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeca5cdd6a167626b8ea2784589b51fcc" name="aeca5cdd6a167626b8ea2784589b51fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca5cdd6a167626b8ea2784589b51fcc">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae128dab642dc0ffc1088c833f9f8d7c2" name="ae128dab642dc0ffc1088c833f9f8d7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae128dab642dc0ffc1088c833f9f8d7c2">&#9670;&#160;</a></span>CLOCKS_CLK_GPOUT3_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_GPOUT3_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac2ca8ef417169dcaac1d3ea28a205a9" name="aac2ca8ef417169dcaac1d3ea28a205a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac2ca8ef417169dcaac1d3ea28a205a9">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1e65bde99b8e4314e079ea4b1f6603c" name="ad1e65bde99b8e4314e079ea4b1f6603c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e65bde99b8e4314e079ea4b1f6603c">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d94d185ca039312149e3e818c076bf4" name="a5d94d185ca039312149e3e818c076bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d94d185ca039312149e3e818c076bf4">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd76993952054a43a7d97a312205a054" name="acd76993952054a43a7d97a312205a054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd76993952054a43a7d97a312205a054">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fc2d514947a388796e73524503c7ba4" name="a3fc2d514947a388796e73524503c7ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc2d514947a388796e73524503c7ba4">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5af79b1fb2d0ba9dbd45eda35de8ad6b" name="a5af79b1fb2d0ba9dbd45eda35de8ad6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af79b1fb2d0ba9dbd45eda35de8ad6b">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c9a2ee0cf903c0892481441a301b9f9" name="a1c9a2ee0cf903c0892481441a301b9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9a2ee0cf903c0892481441a301b9f9">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00a4378a509500e54007eddf5bb52c3c" name="a00a4378a509500e54007eddf5bb52c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a4378a509500e54007eddf5bb52c3c">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea75b420cf12fc5fde5c5e73a51dfca" name="a0ea75b420cf12fc5fde5c5e73a51dfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea75b420cf12fc5fde5c5e73a51dfca">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4892521b461b05f0ffa55d52f2c72f56" name="a4892521b461b05f0ffa55d52f2c72f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4892521b461b05f0ffa55d52f2c72f56">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4285df68a26c1999c4a2cc6cce488d23" name="a4285df68a26c1999c4a2cc6cce488d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4285df68a26c1999c4a2cc6cce488d23">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6276f8c585315783f87e6e0e4940a6a" name="ad6276f8c585315783f87e6e0e4940a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6276f8c585315783f87e6e0e4940a6a">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f743758a86ac9895abfbc36ad0c792d" name="a6f743758a86ac9895abfbc36ad0c792d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f743758a86ac9895abfbc36ad0c792d">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab25c2433446dbede6b1f87c7fcfd6403" name="ab25c2433446dbede6b1f87c7fcfd6403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab25c2433446dbede6b1f87c7fcfd6403">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe02b9c87a59d7cddf8fad88df8f741" name="affe02b9c87a59d7cddf8fad88df8f741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe02b9c87a59d7cddf8fad88df8f741">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb3840736264f5e99255440f26a25e6" name="acfb3840736264f5e99255440f26a25e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb3840736264f5e99255440f26a25e6">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04c64c2313a349234d57f164e64b7a1c" name="a04c64c2313a349234d57f164e64b7a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c64c2313a349234d57f164e64b7a1c">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6213bbac9063b977c73a160bb9fe4707" name="a6213bbac9063b977c73a160bb9fe4707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6213bbac9063b977c73a160bb9fe4707">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7443adddf55eef1d3d1e7dfc026019cd" name="a7443adddf55eef1d3d1e7dfc026019cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7443adddf55eef1d3d1e7dfc026019cd">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a170a1993bf03e30b766f88f5d760173e" name="a170a1993bf03e30b766f88f5d760173e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170a1993bf03e30b766f88f5d760173e">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae05b12df19b4ac7e11d43c0e018cda50" name="ae05b12df19b4ac7e11d43c0e018cda50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05b12df19b4ac7e11d43c0e018cda50">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacc5d0b8bff4892efb35f616532db290" name="aacc5d0b8bff4892efb35f616532db290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc5d0b8bff4892efb35f616532db290">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aba38982f25955b1f1aea68eddb59a1" name="a9aba38982f25955b1f1aea68eddb59a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aba38982f25955b1f1aea68eddb59a1">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7386114bfca0dfa71b76ce94ba7eaa7" name="ad7386114bfca0dfa71b76ce94ba7eaa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7386114bfca0dfa71b76ce94ba7eaa7">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a770b1b8d15b2d8291e898e8265992bab" name="a770b1b8d15b2d8291e898e8265992bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770b1b8d15b2d8291e898e8265992bab">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64389d5e6c4b867215bb453eb62ae7ae" name="a64389d5e6c4b867215bb453eb62ae7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64389d5e6c4b867215bb453eb62ae7ae">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6998d8c4307b0ad66206a00b0808578" name="ab6998d8c4307b0ad66206a00b0808578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6998d8c4307b0ad66206a00b0808578">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2239aeb4e524efb2f7c89ffd19fcced4" name="a2239aeb4e524efb2f7c89ffd19fcced4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2239aeb4e524efb2f7c89ffd19fcced4">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcae60f97ae4f434f246b167002c786b" name="adcae60f97ae4f434f246b167002c786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcae60f97ae4f434f246b167002c786b">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a921d457bac32b9cf62255b880387b7bb" name="a921d457bac32b9cf62255b880387b7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921d457bac32b9cf62255b880387b7bb">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62e7d88ff5f5221ceee93241662a92a5" name="a62e7d88ff5f5221ceee93241662a92a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e7d88ff5f5221ceee93241662a92a5">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a410017660394372a086b91e0111dfdd4" name="a410017660394372a086b91e0111dfdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410017660394372a086b91e0111dfdd4">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e07b94d88cddba1f203c7fc396d03c" name="a79e07b94d88cddba1f203c7fc396d03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e07b94d88cddba1f203c7fc396d03c">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae15cbcabcedae23f5cf9a5e59af9bca1" name="ae15cbcabcedae23f5cf9a5e59af9bca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15cbcabcedae23f5cf9a5e59af9bca1">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d69c3b29956448b53b0eb231f15c4e9" name="a0d69c3b29956448b53b0eb231f15c4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d69c3b29956448b53b0eb231f15c4e9">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc877565b3603bca00532f324da4e2f1" name="acc877565b3603bca00532f324da4e2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc877565b3603bca00532f324da4e2f1">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d6b8697ab0f9e6d54f83c1acf0abada" name="a0d6b8697ab0f9e6d54f83c1acf0abada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6b8697ab0f9e6d54f83c1acf0abada">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addb600f3ce506df939720f10be134a03" name="addb600f3ce506df939720f10be134a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb600f3ce506df939720f10be134a03">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95ecee9d0aaee53d7eac7ef9fdc31827" name="a95ecee9d0aaee53d7eac7ef9fdc31827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ecee9d0aaee53d7eac7ef9fdc31827">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0970bda0946f9ff519717dee52eddd91" name="a0970bda0946f9ff519717dee52eddd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0970bda0946f9ff519717dee52eddd91">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c58c94b2f69e48cfe76056e9696dd0" name="af9c58c94b2f69e48cfe76056e9696dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c58c94b2f69e48cfe76056e9696dd0">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30181e2d09779bcb692a6b6c009463ec" name="a30181e2d09779bcb692a6b6c009463ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30181e2d09779bcb692a6b6c009463ec">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67736d3759d7a7d5abf36cfe1f5ba08a" name="a67736d3759d7a7d5abf36cfe1f5ba08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67736d3759d7a7d5abf36cfe1f5ba08a">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab63dece6d21c8def99d472cd7ac9c5d9" name="ab63dece6d21c8def99d472cd7ac9c5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63dece6d21c8def99d472cd7ac9c5d9">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1dddd734c6f7037236634e2eb03fc92" name="ae1dddd734c6f7037236634e2eb03fc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1dddd734c6f7037236634e2eb03fc92">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7894f3703fcfbb18ed27e8ee8f98f6b6" name="a7894f3703fcfbb18ed27e8ee8f98f6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7894f3703fcfbb18ed27e8ee8f98f6b6">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbe610a307aa264b312d915fe3230d2" name="adfbe610a307aa264b312d915fe3230d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbe610a307aa264b312d915fe3230d2">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8d94e609df98f33894494226a1e7bbb" name="ad8d94e609df98f33894494226a1e7bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d94e609df98f33894494226a1e7bbb">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac96081e96dc1191abc3ebd2a7509e99" name="aac96081e96dc1191abc3ebd2a7509e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac96081e96dc1191abc3ebd2a7509e99">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599c855bfe3b4a223e31a104a1dafcb3" name="a599c855bfe3b4a223e31a104a1dafcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599c855bfe3b4a223e31a104a1dafcb3">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b8c7eab1be7cefe1b5d17d4594a9568" name="a0b8c7eab1be7cefe1b5d17d4594a9568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8c7eab1be7cefe1b5d17d4594a9568">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e5fe44ab994265010f215cd3a656ebb" name="a9e5fe44ab994265010f215cd3a656ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5fe44ab994265010f215cd3a656ebb">&#9670;&#160;</a></span>CLOCKS_CLK_HSTX_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_HSTX_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76f11c556ca3ae68bce43d880893441" name="af76f11c556ca3ae68bce43d880893441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76f11c556ca3ae68bce43d880893441">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bf884df231a4424b8ac994616f1d0e1" name="a6bf884df231a4424b8ac994616f1d0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf884df231a4424b8ac994616f1d0e1">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afac38941e6ad568bf381845c27a950f6" name="afac38941e6ad568bf381845c27a950f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac38941e6ad568bf381845c27a950f6">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d2990ff4bc73ee98bd1471993b5a7be" name="a6d2990ff4bc73ee98bd1471993b5a7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d2990ff4bc73ee98bd1471993b5a7be">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd31b3091e949b1d80c04419a65097b" name="a2fd31b3091e949b1d80c04419a65097b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd31b3091e949b1d80c04419a65097b">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7251cce0927763ba8bacbdfd1e440e62" name="a7251cce0927763ba8bacbdfd1e440e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7251cce0927763ba8bacbdfd1e440e62">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bdd4ffdca863c8e6b04d6a7a6114a83" name="a9bdd4ffdca863c8e6b04d6a7a6114a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdd4ffdca863c8e6b04d6a7a6114a83">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81121a70522b54aaf6e9e7a8a71f5ad2" name="a81121a70522b54aaf6e9e7a8a71f5ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81121a70522b54aaf6e9e7a8a71f5ad2">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abadd35b9d8bb3822f0c7315133b995fe" name="abadd35b9d8bb3822f0c7315133b995fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abadd35b9d8bb3822f0c7315133b995fe">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23baf979be029a25dc810509439f5678" name="a23baf979be029a25dc810509439f5678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23baf979be029a25dc810509439f5678">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f75dc688ea845e21c18fc20b6eab974" name="a8f75dc688ea845e21c18fc20b6eab974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f75dc688ea845e21c18fc20b6eab974">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c1a2391efd6774aff931b55c5ca6f5" name="ab1c1a2391efd6774aff931b55c5ca6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c1a2391efd6774aff931b55c5ca6f5">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ac312b74fe9c66419184044f0819989" name="a8ac312b74fe9c66419184044f0819989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac312b74fe9c66419184044f0819989">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000ce0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b91225f13ce674acff1732e4c68c5ca" name="a9b91225f13ce674acff1732e4c68c5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b91225f13ce674acff1732e4c68c5ca">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a801c2ed4baac34cc824ff48b36de6935" name="a801c2ed4baac34cc824ff48b36de6935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801c2ed4baac34cc824ff48b36de6935">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace7143ee8ae15b6cb04a843b1e8ee1e1" name="ace7143ee8ae15b6cb04a843b1e8ee1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7143ee8ae15b6cb04a843b1e8ee1e1">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62830cd439e8aa084dff02f632f2f37" name="ab62830cd439e8aa084dff02f632f2f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62830cd439e8aa084dff02f632f2f37">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41e46b288958dca6692df3f2cf4919f7" name="a41e46b288958dca6692df3f2cf4919f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e46b288958dca6692df3f2cf4919f7">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58e3d2082fcc7d5da83334e9441f5cdb" name="a58e3d2082fcc7d5da83334e9441f5cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e3d2082fcc7d5da83334e9441f5cdb">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9500b1f73e9991912856f9082d7a327" name="ab9500b1f73e9991912856f9082d7a327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9500b1f73e9991912856f9082d7a327">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4778833b1062bfafdfb93d30876c751d" name="a4778833b1062bfafdfb93d30876c751d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4778833b1062bfafdfb93d30876c751d">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20d8c60be0950d9c4bf22ddc6e0bccc6" name="a20d8c60be0950d9c4bf22ddc6e0bccc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d8c60be0950d9c4bf22ddc6e0bccc6">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a552599949014270e353f6d8fb2bf3041" name="a552599949014270e353f6d8fb2bf3041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552599949014270e353f6d8fb2bf3041">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48056bbecbd1323c468293489dbaf3c5" name="a48056bbecbd1323c468293489dbaf3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48056bbecbd1323c468293489dbaf3c5">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52a653f688d47caf54a248a6c5316e99" name="a52a653f688d47caf54a248a6c5316e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a653f688d47caf54a248a6c5316e99">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01d2e29a8b7e0b8ed40b3ef58103fda" name="ac01d2e29a8b7e0b8ed40b3ef58103fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01d2e29a8b7e0b8ed40b3ef58103fda">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ef5534550a4a4338bc83d366a038b4d" name="a7ef5534550a4a4338bc83d366a038b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef5534550a4a4338bc83d366a038b4d">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7405ed7302fe68a6fc19f3e31e69ad5" name="ac7405ed7302fe68a6fc19f3e31e69ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7405ed7302fe68a6fc19f3e31e69ad5">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a601debe9f07fc0a6c56c79cb1826765e" name="a601debe9f07fc0a6c56c79cb1826765e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601debe9f07fc0a6c56c79cb1826765e">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d9f139c00721c6259f0e9e6f03a0f4" name="ae9d9f139c00721c6259f0e9e6f03a0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d9f139c00721c6259f0e9e6f03a0f4">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb1991a15fcc71af498b377be64a744a" name="adb1991a15fcc71af498b377be64a744a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1991a15fcc71af498b377be64a744a">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf70cf9b917dbdb0f860481165186f21" name="adf70cf9b917dbdb0f860481165186f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf70cf9b917dbdb0f860481165186f21">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a697d2b1b81bf352ec9d8b896f84f1378" name="a697d2b1b81bf352ec9d8b896f84f1378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697d2b1b81bf352ec9d8b896f84f1378">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e8ebd41674effad610e5b1abb199a03" name="a5e8ebd41674effad610e5b1abb199a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8ebd41674effad610e5b1abb199a03">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e490d33bfcc40df4112d74c22611ed" name="a13e490d33bfcc40df4112d74c22611ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e490d33bfcc40df4112d74c22611ed">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad565c0114b2b54a4776c971b047e07e8" name="ad565c0114b2b54a4776c971b047e07e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad565c0114b2b54a4776c971b047e07e8">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad0bb2e3c794fba22c54bcc8b37c7e26" name="aad0bb2e3c794fba22c54bcc8b37c7e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0bb2e3c794fba22c54bcc8b37c7e26">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa716c186380a271ab1b95dc01d27a11d" name="aa716c186380a271ab1b95dc01d27a11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa716c186380a271ab1b95dc01d27a11d">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd27aa1ff063a18082be3ac717446e4b" name="abd27aa1ff063a18082be3ac717446e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd27aa1ff063a18082be3ac717446e4b">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5325d8d7b07174315d26933c33acbaa5" name="a5325d8d7b07174315d26933c33acbaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5325d8d7b07174315d26933c33acbaa5">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa518ae06971ee1b4804f148cd4794829" name="aa518ae06971ee1b4804f148cd4794829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa518ae06971ee1b4804f148cd4794829">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf598189cea6cefd63508ec30b3a3bc7" name="acf598189cea6cefd63508ec30b3a3bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf598189cea6cefd63508ec30b3a3bc7">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2f2797e174e34b4c9894796025509d9" name="ab2f2797e174e34b4c9894796025509d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f2797e174e34b4c9894796025509d9">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa24df4b64acb4190547b19e3baec17d2" name="aa24df4b64acb4190547b19e3baec17d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24df4b64acb4190547b19e3baec17d2">&#9670;&#160;</a></span>CLOCKS_CLK_PERI_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_PERI_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5977fe3cb32c64ee0c671de69b8c6a62" name="a5977fe3cb32c64ee0c671de69b8c6a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5977fe3cb32c64ee0c671de69b8c6a62">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa40ffb19b0bc71706c06018adaec90cb" name="aa40ffb19b0bc71706c06018adaec90cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40ffb19b0bc71706c06018adaec90cb">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a159601596b82fce091f0fd582198894c" name="a159601596b82fce091f0fd582198894c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159601596b82fce091f0fd582198894c">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab428b04f560c2f435ae611e60e9a920f" name="ab428b04f560c2f435ae611e60e9a920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab428b04f560c2f435ae611e60e9a920f">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91dfa406c2d4d2998e8e8f7b5fafef00" name="a91dfa406c2d4d2998e8e8f7b5fafef00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91dfa406c2d4d2998e8e8f7b5fafef00">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a1ae9509233558dd977039938d9ac7" name="a42a1ae9509233558dd977039938d9ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a1ae9509233558dd977039938d9ac7">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eb079fafdb701f6aaa0327d39b3ec90" name="a2eb079fafdb701f6aaa0327d39b3ec90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb079fafdb701f6aaa0327d39b3ec90">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8921642bc08c5079c0667438c0a45c" name="a8b8921642bc08c5079c0667438c0a45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8921642bc08c5079c0667438c0a45c">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33d2789f459f199db90cb635daa4415" name="ae33d2789f459f199db90cb635daa4415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33d2789f459f199db90cb635daa4415">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93cf9543b85c7d49039f3a320f1b6bbc" name="a93cf9543b85c7d49039f3a320f1b6bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cf9543b85c7d49039f3a320f1b6bbc">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000063)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a311fffe5db4c04a2d4c5815e4688e3eb" name="a311fffe5db4c04a2d4c5815e4688e3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311fffe5db4c04a2d4c5815e4688e3eb">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a001457817f6a07f1f480435f3893d02f" name="a001457817f6a07f1f480435f3893d02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001457817f6a07f1f480435f3893d02f">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62e9e1ac85b34b4fc93a29ddfd2d2f01" name="a62e9e1ac85b34b4fc93a29ddfd2d2f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e9e1ac85b34b4fc93a29ddfd2d2f01">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f66c97b32133b641108e5e1ed108ef0" name="a2f66c97b32133b641108e5e1ed108ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f66c97b32133b641108e5e1ed108ef0">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82205e786134c03586c3905f85d3ec0f" name="a82205e786134c03586c3905f85d3ec0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82205e786134c03586c3905f85d3ec0f">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970c80ff3408600c79b9ce6d81185afb" name="a970c80ff3408600c79b9ce6d81185afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970c80ff3408600c79b9ce6d81185afb">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72bd051f1924e39bd3136c7cf339d40b" name="a72bd051f1924e39bd3136c7cf339d40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72bd051f1924e39bd3136c7cf339d40b">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a739400af8197ed63b97f40610384ce03" name="a739400af8197ed63b97f40610384ce03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739400af8197ed63b97f40610384ce03">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_VALUE_CLKSRC_CLK_REF_AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_VALUE_CLKSRC_CLK_REF_AUX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf13ce5133c91fbd5762bbdb12adbada" name="adf13ce5133c91fbd5762bbdb12adbada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf13ce5133c91fbd5762bbdb12adbada">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc8851ccf7e05576246733522195884" name="a9dc8851ccf7e05576246733522195884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc8851ccf7e05576246733522195884">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce46d84f531bb315438607f1b30ad4" name="a3cce46d84f531bb315438607f1b30ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce46d84f531bb315438607f1b30ad4">&#9670;&#160;</a></span>CLOCKS_CLK_REF_CTRL_SRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_CTRL_SRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7100fa796517cf3fcc8dfe7204383d04" name="a7100fa796517cf3fcc8dfe7204383d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7100fa796517cf3fcc8dfe7204383d04">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8bbfaa01cfd432a7d053a145e09b9b5" name="ab8bbfaa01cfd432a7d053a145e09b9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8bbfaa01cfd432a7d053a145e09b9b5">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d846994802a03cd198e2fe93259707" name="a48d846994802a03cd198e2fe93259707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d846994802a03cd198e2fe93259707">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fce76fba4649b8bdfd98c8f52a80105" name="a0fce76fba4649b8bdfd98c8f52a80105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fce76fba4649b8bdfd98c8f52a80105">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a357c74fbd77560a8fd67b3a518d2dcec" name="a357c74fbd77560a8fd67b3a518d2dcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357c74fbd77560a8fd67b3a518d2dcec">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5f7f878e7a99719f46649fdd3dea7b" name="aed5f7f878e7a99719f46649fdd3dea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5f7f878e7a99719f46649fdd3dea7b">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affb23c1cf493a3a84cb2b04e85e8e591" name="affb23c1cf493a3a84cb2b04e85e8e591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb23c1cf493a3a84cb2b04e85e8e591">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4798e4d9299106a643c5b9468f0089f" name="aa4798e4d9299106a643c5b9468f0089f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4798e4d9299106a643c5b9468f0089f">&#9670;&#160;</a></span>CLOCKS_CLK_REF_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9c7e458c153723e7f41b62e7c827b8" name="acc9c7e458c153723e7f41b62e7c827b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9c7e458c153723e7f41b62e7c827b8">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c3ffab1976f06ce452279191b79e31" name="a23c3ffab1976f06ce452279191b79e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c3ffab1976f06ce452279191b79e31">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c57abac354e6f305f2a2bbaf5de9e9" name="ab6c57abac354e6f305f2a2bbaf5de9e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c57abac354e6f305f2a2bbaf5de9e9">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab1003ec8992330f997e715ddf1ee915" name="aab1003ec8992330f997e715ddf1ee915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1003ec8992330f997e715ddf1ee915">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1441c951dc981fb654cf2bc764ee652b" name="a1441c951dc981fb654cf2bc764ee652b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1441c951dc981fb654cf2bc764ee652b">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a149b0bb3493941ea465f39819091f083" name="a149b0bb3493941ea465f39819091f083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149b0bb3493941ea465f39819091f083">&#9670;&#160;</a></span>CLOCKS_CLK_REF_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_REF_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e9f0b45bf71609499e4426f6f64ac71" name="a6e9f0b45bf71609499e4426f6f64ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9f0b45bf71609499e4426f6f64ac71">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792eca1facd985d71813ef27d052c112" name="a792eca1facd985d71813ef27d052c112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792eca1facd985d71813ef27d052c112">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbaf89cba4731e91c7c4ccd4623327ad" name="adbaf89cba4731e91c7c4ccd4623327ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbaf89cba4731e91c7c4ccd4623327ad">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326b6441e238ca8794b06b0db3e61641" name="a326b6441e238ca8794b06b0db3e61641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326b6441e238ca8794b06b0db3e61641">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe3c1a7f29dddaf97076318cfcc1db1" name="abbe3c1a7f29dddaf97076318cfcc1db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe3c1a7f29dddaf97076318cfcc1db1">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4034a1223c257e9d932468c3e4b53a8b" name="a4034a1223c257e9d932468c3e4b53a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4034a1223c257e9d932468c3e4b53a8b">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85c74fd7dfd3f9e506257f665951921b" name="a85c74fd7dfd3f9e506257f665951921b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c74fd7dfd3f9e506257f665951921b">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d57047295aaa20019cc52f60611ff7" name="a37d57047295aaa20019cc52f60611ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d57047295aaa20019cc52f60611ff7">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8521af98ef2be12c866868dd76b889d" name="aa8521af98ef2be12c866868dd76b889d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8521af98ef2be12c866868dd76b889d">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a546516c0fdd133a2738c7e98e8d5750b" name="a546516c0fdd133a2738c7e98e8d5750b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546516c0fdd133a2738c7e98e8d5750b">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_ROSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_ROSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66ccea9d221f35e35a22f3cdbe8bcb22" name="a66ccea9d221f35e35a22f3cdbe8bcb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ccea9d221f35e35a22f3cdbe8bcb22">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4548ffa75ae699dde6262daf79be1975" name="a4548ffa75ae699dde6262daf79be1975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4548ffa75ae699dde6262daf79be1975">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a710af1c3d303135a146b4fef847c6bc2" name="a710af1c3d303135a146b4fef847c6bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710af1c3d303135a146b4fef847c6bc2">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f2fa5b8c61a7475cf3168e0c8c320e5" name="a9f2fa5b8c61a7475cf3168e0c8c320e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2fa5b8c61a7475cf3168e0c8c320e5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000041)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa87e970f807fc1d824aa861d41fee3" name="aeaa87e970f807fc1d824aa861d41fee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa87e970f807fc1d824aa861d41fee3">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15846b796f00739f2232b81b97299c95" name="a15846b796f00739f2232b81b97299c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15846b796f00739f2232b81b97299c95">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb10dda380763493be57b0e4a6bea64" name="aacb10dda380763493be57b0e4a6bea64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb10dda380763493be57b0e4a6bea64">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958a69c6073c9fccc6f292580005d072" name="a958a69c6073c9fccc6f292580005d072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958a69c6073c9fccc6f292580005d072">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d74555b7ed5ecd4281fe16c44066f52" name="a9d74555b7ed5ecd4281fe16c44066f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d74555b7ed5ecd4281fe16c44066f52">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87c0388013951f5bf014ce3ce333c5ba" name="a87c0388013951f5bf014ce3ce333c5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c0388013951f5bf014ce3ce333c5ba">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77bf4229f1d1b65ee6bdf72c6841e343" name="a77bf4229f1d1b65ee6bdf72c6841e343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bf4229f1d1b65ee6bdf72c6841e343">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f6e8d4fa991bf3fb9b630fbcfa413c5" name="a6f6e8d4fa991bf3fb9b630fbcfa413c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f6e8d4fa991bf3fb9b630fbcfa413c5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af16002a59f836216b35a6b6a1d04e856" name="af16002a59f836216b35a6b6a1d04e856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16002a59f836216b35a6b6a1d04e856">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_FRAC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db82a911da086b58138d23877c747a1" name="a6db82a911da086b58138d23877c747a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db82a911da086b58138d23877c747a1">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17759452e3926054a080a9fee1cbde43" name="a17759452e3926054a080a9fee1cbde43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17759452e3926054a080a9fee1cbde43">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f6105eef8a8637915796ef30acb2a7" name="af2f6105eef8a8637915796ef30acb2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f6105eef8a8637915796ef30acb2a7">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8f0fe31c6f62729e817fb1ca2c088bc" name="ac8f0fe31c6f62729e817fb1ca2c088bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f0fe31c6f62729e817fb1ca2c088bc">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80e2d886988c4c02b47ff8a282cc36f3" name="a80e2d886988c4c02b47ff8a282cc36f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e2d886988c4c02b47ff8a282cc36f3">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2affad0470e8291ee7936870ea6676f" name="ad2affad0470e8291ee7936870ea6676f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2affad0470e8291ee7936870ea6676f">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d316e67cb873525b915d6fd8ac0fafd" name="a1d316e67cb873525b915d6fd8ac0fafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d316e67cb873525b915d6fd8ac0fafd">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc78d670b46b27de433fd3f9605ae76" name="a1dc78d670b46b27de433fd3f9605ae76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc78d670b46b27de433fd3f9605ae76">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d5b2caa37782e9618f02d9ef5323b0d" name="a2d5b2caa37782e9618f02d9ef5323b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5b2caa37782e9618f02d9ef5323b0d">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3117ea05bca2f22a4d138c13759b8e24" name="a3117ea05bca2f22a4d138c13759b8e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3117ea05bca2f22a4d138c13759b8e24">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafa34ac56d357a11b15a130cf4c3cdaa" name="aafa34ac56d357a11b15a130cf4c3cdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa34ac56d357a11b15a130cf4c3cdaa">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93de092918086c1f96faac2552e5e035" name="a93de092918086c1f96faac2552e5e035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93de092918086c1f96faac2552e5e035">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000111ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ab17f1a414ee13815ae17e06b15b2d" name="a43ab17f1a414ee13815ae17e06b15b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ab17f1a414ee13815ae17e06b15b2d">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d61fdd59535b402ecf83f1de0feae6c" name="a1d61fdd59535b402ecf83f1de0feae6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d61fdd59535b402ecf83f1de0feae6c">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11084fb9b26d3b09cb9350b2c7c1ed55" name="a11084fb9b26d3b09cb9350b2c7c1ed55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11084fb9b26d3b09cb9350b2c7c1ed55">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a262c771d04e4143566f85965f3155307" name="a262c771d04e4143566f85965f3155307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262c771d04e4143566f85965f3155307">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f182abaf40e1706986ea9ef9ceaa67" name="a66f182abaf40e1706986ea9ef9ceaa67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f182abaf40e1706986ea9ef9ceaa67">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a766a53cb08862e3b1554065b3ad9b03d" name="a766a53cb08862e3b1554065b3ad9b03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766a53cb08862e3b1554065b3ad9b03d">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab34a086e3c38ccd438d7ced46af34dc4" name="ab34a086e3c38ccd438d7ced46af34dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34a086e3c38ccd438d7ced46af34dc4">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942a13fe55259ea196e23cdcfc36f40e" name="a942a13fe55259ea196e23cdcfc36f40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942a13fe55259ea196e23cdcfc36f40e">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cf159912c26bd4eb247f921895429ea" name="a8cf159912c26bd4eb247f921895429ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf159912c26bd4eb247f921895429ea">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa378031a5ba6d4fd2d5bd2b97e39ed" name="a6fa378031a5ba6d4fd2d5bd2b97e39ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa378031a5ba6d4fd2d5bd2b97e39ed">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a921be5c18e84e8106e77c5e9787a9b14" name="a921be5c18e84e8106e77c5e9787a9b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921be5c18e84e8106e77c5e9787a9b14">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8277d1f2ba0a067d0f1fd314605f456e" name="a8277d1f2ba0a067d0f1fd314605f456e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8277d1f2ba0a067d0f1fd314605f456e">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1e3416c86cb70f207e06e0764357405" name="ad1e3416c86cb70f207e06e0764357405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e3416c86cb70f207e06e0764357405">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aca6055b2df30aee734b2332b80582e" name="a9aca6055b2df30aee734b2332b80582e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aca6055b2df30aee734b2332b80582e">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29efe1f4e8aea706354409ebeca81260" name="a29efe1f4e8aea706354409ebeca81260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29efe1f4e8aea706354409ebeca81260">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61c166f3aca67d71ac04429463ad851" name="ad61c166f3aca67d71ac04429463ad851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61c166f3aca67d71ac04429463ad851">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8573ea44ff44c6eee96e4695dd6104a" name="ab8573ea44ff44c6eee96e4695dd6104a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8573ea44ff44c6eee96e4695dd6104a">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9efd7db5277a5c3f5c30b58f215d499" name="aa9efd7db5277a5c3f5c30b58f215d499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9efd7db5277a5c3f5c30b58f215d499">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a459eaba72e0b879de347ac66d277d8ed" name="a459eaba72e0b879de347ac66d277d8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459eaba72e0b879de347ac66d277d8ed">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb70050da53f9b5b590c9d7686b1c2c5" name="acb70050da53f9b5b590c9d7686b1c2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb70050da53f9b5b590c9d7686b1c2c5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0eb08e359f4525052407880fde862f0" name="ae0eb08e359f4525052407880fde862f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0eb08e359f4525052407880fde862f0">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a0173c1ef5d0618884d5bf249a62d26" name="a0a0173c1ef5d0618884d5bf249a62d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a0173c1ef5d0618884d5bf249a62d26">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a15512a8498b12df9765f83aa72f3d5" name="a7a15512a8498b12df9765f83aa72f3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a15512a8498b12df9765f83aa72f3d5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab51f7f509ca90049d8b664e7d4698756" name="ab51f7f509ca90049d8b664e7d4698756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51f7f509ca90049d8b664e7d4698756">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3be50756ac13de66729d0b88877d820" name="ad3be50756ac13de66729d0b88877d820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3be50756ac13de66729d0b88877d820">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eaf9b060dd4bb0bf84713d2b9a9bfe7" name="a8eaf9b060dd4bb0bf84713d2b9a9bfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaf9b060dd4bb0bf84713d2b9a9bfe7">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f6221723f4a307c03fd0011c4474f50" name="a1f6221723f4a307c03fd0011c4474f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6221723f4a307c03fd0011c4474f50">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab13a8b57f09a64bdc9787697c76365ab" name="ab13a8b57f09a64bdc9787697c76365ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13a8b57f09a64bdc9787697c76365ab">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a085f06030db09cda93d54837a5d58463" name="a085f06030db09cda93d54837a5d58463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a085f06030db09cda93d54837a5d58463">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45181a8e160537e1eebff50d09423c0b" name="a45181a8e160537e1eebff50d09423c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45181a8e160537e1eebff50d09423c0b">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef11d22ff6b15e9df363c57753ceada" name="abef11d22ff6b15e9df363c57753ceada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef11d22ff6b15e9df363c57753ceada">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fdda9a6e42e1e040a2952aa34c4a0e5" name="a3fdda9a6e42e1e040a2952aa34c4a0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdda9a6e42e1e040a2952aa34c4a0e5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6999460589fbe99c7a2df5beb2d27acb" name="a6999460589fbe99c7a2df5beb2d27acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6999460589fbe99c7a2df5beb2d27acb">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacbc017ccf7f49a6a4b3c2001f3a64b8" name="aacbc017ccf7f49a6a4b3c2001f3a64b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbc017ccf7f49a6a4b3c2001f3a64b8">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6676968fba0c0184526d983b2ea0005e" name="a6676968fba0c0184526d983b2ea0005e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6676968fba0c0184526d983b2ea0005e">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac449357505c11d4e50b34b16e7a0d0c5" name="ac449357505c11d4e50b34b16e7a0d0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac449357505c11d4e50b34b16e7a0d0c5">&#9670;&#160;</a></span>CLOCKS_CLK_SYS_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_SYS_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6237c877fda4fa5e371632d2f85e2d55" name="a6237c877fda4fa5e371632d2f85e2d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6237c877fda4fa5e371632d2f85e2d55">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97ee82cfb869ce33b421ccd1774b99a1" name="a97ee82cfb869ce33b421ccd1774b99a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ee82cfb869ce33b421ccd1774b99a1">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa1f094b21f6aaee82f8ba3d15410c9" name="a5fa1f094b21f6aaee82f8ba3d15410c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa1f094b21f6aaee82f8ba3d15410c9">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9de8daf2781360070aeade10947f50b" name="ac9de8daf2781360070aeade10947f50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9de8daf2781360070aeade10947f50b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e49af485e1429bdff82a56657b054df" name="a2e49af485e1429bdff82a56657b054df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e49af485e1429bdff82a56657b054df">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd6b08a2afe0b6f2136173ffd72035f6" name="acd6b08a2afe0b6f2136173ffd72035f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6b08a2afe0b6f2136173ffd72035f6">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4f392210b3589d22ff33ac25129226" name="a6b4f392210b3589d22ff33ac25129226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4f392210b3589d22ff33ac25129226">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b38cefe16a255376b8ac214794037fc" name="a2b38cefe16a255376b8ac214794037fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b38cefe16a255376b8ac214794037fc">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8674fdcea625e5a39b77de92accdd280" name="a8674fdcea625e5a39b77de92accdd280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8674fdcea625e5a39b77de92accdd280">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a0a11dd111967aff19860f5ce626160" name="a6a0a11dd111967aff19860f5ce626160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0a11dd111967aff19860f5ce626160">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77420d9f70de528d8a32efa8029b3748" name="a77420d9f70de528d8a32efa8029b3748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77420d9f70de528d8a32efa8029b3748">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81c2ddfa02135219404f1b767ee8edf3" name="a81c2ddfa02135219404f1b767ee8edf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c2ddfa02135219404f1b767ee8edf3">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10130ce0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66e4f12f163cb913b17f12b619f1afa" name="ae66e4f12f163cb913b17f12b619f1afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66e4f12f163cb913b17f12b619f1afa">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97309fcc2b677a618fafead1b9fee31b" name="a97309fcc2b677a618fafead1b9fee31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97309fcc2b677a618fafead1b9fee31b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61476e1b17eb35bba4d94d48a372250" name="aa61476e1b17eb35bba4d94d48a372250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61476e1b17eb35bba4d94d48a372250">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed231950990ca8482fb59cf2713fa360" name="aed231950990ca8482fb59cf2713fa360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed231950990ca8482fb59cf2713fa360">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae09d3d7eb330118a49a21ae36360d291" name="ae09d3d7eb330118a49a21ae36360d291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09d3d7eb330118a49a21ae36360d291">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbf960c8160c09171fcb9c4f391dcfe" name="adfbf960c8160c09171fcb9c4f391dcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbf960c8160c09171fcb9c4f391dcfe">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac045d4090a9295d0d15db0562677b68f" name="ac045d4090a9295d0d15db0562677b68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac045d4090a9295d0d15db0562677b68f">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60064e51cb932041a60187672df58c2b" name="a60064e51cb932041a60187672df58c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60064e51cb932041a60187672df58c2b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aee3f8ecd9ac758ddb8aab03cd2434a" name="a8aee3f8ecd9ac758ddb8aab03cd2434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee3f8ecd9ac758ddb8aab03cd2434a">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a827b8a0242a2c7fdd1281f2e7422f770" name="a827b8a0242a2c7fdd1281f2e7422f770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827b8a0242a2c7fdd1281f2e7422f770">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_ENABLED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_ENABLED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88e69f1326549a0248c3ff759faab27e" name="a88e69f1326549a0248c3ff759faab27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e69f1326549a0248c3ff759faab27e">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_KILL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_KILL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42943b9f1b447c8eb46268f0e6e6761f" name="a42943b9f1b447c8eb46268f0e6e6761f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42943b9f1b447c8eb46268f0e6e6761f">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_KILL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_KILL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7ff86b88dc373baacae904094f4f0a" name="abd7ff86b88dc373baacae904094f4f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7ff86b88dc373baacae904094f4f0a">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_KILL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_KILL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b4912f9012a8928788c41673ae7f47" name="a49b4912f9012a8928788c41673ae7f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b4912f9012a8928788c41673ae7f47">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_KILL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_KILL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a070eec854d5a3cc0b6a5f0647891a339" name="a070eec854d5a3cc0b6a5f0647891a339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070eec854d5a3cc0b6a5f0647891a339">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_KILL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_KILL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05c0f72484e639cb4f78610f4a1983b" name="ac05c0f72484e639cb4f78610f4a1983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c0f72484e639cb4f78610f4a1983b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_NUDGE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_NUDGE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe043316368320e76b5130cdbdc109c" name="a8fe043316368320e76b5130cdbdc109c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe043316368320e76b5130cdbdc109c">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_NUDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_NUDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15c534cc88fc993e474543565003969" name="af15c534cc88fc993e474543565003969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15c534cc88fc993e474543565003969">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_NUDGE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_NUDGE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd1ad92bc7414a05403c308802bdfa82" name="afd1ad92bc7414a05403c308802bdfa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1ad92bc7414a05403c308802bdfa82">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_NUDGE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_NUDGE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e3b59d29a4efc03db1dab8435277ecc" name="a4e3b59d29a4efc03db1dab8435277ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3b59d29a4efc03db1dab8435277ecc">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_NUDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_NUDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f91c809f39c1a7211b7e5faded42f41" name="a2f91c809f39c1a7211b7e5faded42f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f91c809f39c1a7211b7e5faded42f41">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a825963703c544e2f3ec9af06ac58f8d9" name="a825963703c544e2f3ec9af06ac58f8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825963703c544e2f3ec9af06ac58f8d9">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_PHASE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_PHASE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a954aa17a37be5ba8fdab31959cdbfd18" name="a954aa17a37be5ba8fdab31959cdbfd18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954aa17a37be5ba8fdab31959cdbfd18">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_PHASE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_PHASE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aed5ea6b1d9a2f1c983569aa6f4b03d" name="a6aed5ea6b1d9a2f1c983569aa6f4b03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aed5ea6b1d9a2f1c983569aa6f4b03d">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_PHASE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_PHASE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7402066deb9a75a7e97bcca89528fec" name="ac7402066deb9a75a7e97bcca89528fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7402066deb9a75a7e97bcca89528fec">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_PHASE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_PHASE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dad37b06acf1c2e72ee3bdb0174afe4" name="a0dad37b06acf1c2e72ee3bdb0174afe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dad37b06acf1c2e72ee3bdb0174afe4">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_PHASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_PHASE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7086052494a6c14cb91951173419143f" name="a7086052494a6c14cb91951173419143f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7086052494a6c14cb91951173419143f">&#9670;&#160;</a></span>CLOCKS_CLK_USB_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bc006e74906ee4b71b8891b3c19080c" name="a9bc006e74906ee4b71b8891b3c19080c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc006e74906ee4b71b8891b3c19080c">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88d3ed0673ccd18726532aaafa5371e2" name="a88d3ed0673ccd18726532aaafa5371e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d3ed0673ccd18726532aaafa5371e2">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_INT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_INT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e832533a8b854f9bc9044e251e2ec07" name="a4e832533a8b854f9bc9044e251e2ec07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e832533a8b854f9bc9044e251e2ec07">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_INT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_INT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbd3678fea83ddd9728b32550bd594f3" name="acbd3678fea83ddd9728b32550bd594f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd3678fea83ddd9728b32550bd594f3">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_INT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_INT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedacc19d0394136ede121dc3ea7c0dc1" name="aedacc19d0394136ede121dc3ea7c0dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedacc19d0394136ede121dc3ea7c0dc1">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_INT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f7c0652a042cb35342531b75573f15b" name="a8f7c0652a042cb35342531b75573f15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7c0652a042cb35342531b75573f15b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_INT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_INT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e573536e6aa1c6ea813304764166298" name="a3e573536e6aa1c6ea813304764166298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e573536e6aa1c6ea813304764166298">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673ead1485c495835972741109695d5d" name="a673ead1485c495835972741109695d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673ead1485c495835972741109695d5d">&#9670;&#160;</a></span>CLOCKS_CLK_USB_DIV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_DIV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d74090d8b8389c7f749feb63780045d" name="a8d74090d8b8389c7f749feb63780045d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d74090d8b8389c7f749feb63780045d">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec6f845f5c1643615cf49b786b06ce9" name="afec6f845f5c1643615cf49b786b06ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec6f845f5c1643615cf49b786b06ce9">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419e162165dcb9fc052ecb9e243b129d" name="a419e162165dcb9fc052ecb9e243b129d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419e162165dcb9fc052ecb9e243b129d">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfee063fc56a527e5a4fae8c1900c839" name="acfee063fc56a527e5a4fae8c1900c839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfee063fc56a527e5a4fae8c1900c839">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67e98ce57349f74dc7b2cb15292be55b" name="a67e98ce57349f74dc7b2cb15292be55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e98ce57349f74dc7b2cb15292be55b">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c62871b3f10c20d4cfe3fca2b4b1d6" name="aa8c62871b3f10c20d4cfe3fca2b4b1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c62871b3f10c20d4cfe3fca2b4b1d6">&#9670;&#160;</a></span>CLOCKS_CLK_USB_SELECTED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_CLK_USB_SELECTED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fee15cc9c23a39689ff1eaf3fee4873" name="a7fee15cc9c23a39689ff1eaf3fee4873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fee15cc9c23a39689ff1eaf3fee4873">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b4ed56230ce7b5615465d89a40c9c6" name="a76b4ed56230ce7b5615465d89a40c9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b4ed56230ce7b5615465d89a40c9c6">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6e86c2a053c2c0587774d227e4d6b69" name="ac6e86c2a053c2c0587774d227e4d6b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e86c2a053c2c0587774d227e4d6b69">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe353e5eb2bc37dcc1996ab642a53ec1" name="abe353e5eb2bc37dcc1996ab642a53ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe353e5eb2bc37dcc1996ab642a53ec1">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c4d80c5ceb4faf99a7687bd1a36545e" name="a9c4d80c5ceb4faf99a7687bd1a36545e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4d80c5ceb4faf99a7687bd1a36545e">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b411abf751f6b87610128f898383319" name="a7b411abf751f6b87610128f898383319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b411abf751f6b87610128f898383319">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2785709c9fcab41dac0e3b39c7636be" name="aa2785709c9fcab41dac0e3b39c7636be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2785709c9fcab41dac0e3b39c7636be">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5540cd48e2a321f91811b7d09424a75f" name="a5540cd48e2a321f91811b7d09424a75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5540cd48e2a321f91811b7d09424a75f">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d6dbba92b3d855938a306a3722fdb5d" name="a6d6dbba92b3d855938a306a3722fdb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6dbba92b3d855938a306a3722fdb5d">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af424404f59a15334e3da808bebf30f3d" name="af424404f59a15334e3da808bebf30f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af424404f59a15334e3da808bebf30f3d">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY_LPOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY_LPOSC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9600035e01da083487d4eb50a4713ff" name="af9600035e01da083487d4eb50a4713ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9600035e01da083487d4eb50a4713ff">&#9670;&#160;</a></span>CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a534292d08bec2b0ab3b8430a35cc8faa" name="a534292d08bec2b0ab3b8430a35cc8faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534292d08bec2b0ab3b8430a35cc8faa">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb4014ff68728ffdb96f6ef5a4ed3c3" name="a9eb4014ff68728ffdb96f6ef5a4ed3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb4014ff68728ffdb96f6ef5a4ed3c3">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a3491cac1c43fd2ae31fbeacfd9b4a0" name="a3a3491cac1c43fd2ae31fbeacfd9b4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3491cac1c43fd2ae31fbeacfd9b4a0">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e9b1f7ca3b1a6f801ced920d562ceb" name="a92e9b1f7ca3b1a6f801ced920d562ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e9b1f7ca3b1a6f801ced920d562ceb">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae77ca08f5d034cceaf9177f601faa50b" name="ae77ca08f5d034cceaf9177f601faa50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77ca08f5d034cceaf9177f601faa50b">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a524af04179f731b709c75055a8166420" name="a524af04179f731b709c75055a8166420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524af04179f731b709c75055a8166420">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ffc3c1e5ee857abfed5e9be72eedd2" name="ab5ffc3c1e5ee857abfed5e9be72eedd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ffc3c1e5ee857abfed5e9be72eedd2">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8f909ca7ffbd52087495a824d870c56" name="ad8f909ca7ffbd52087495a824d870c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f909ca7ffbd52087495a824d870c56">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a635cd6fe0416c3f6699ef369e04b226d" name="a635cd6fe0416c3f6699ef369e04b226d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a635cd6fe0416c3f6699ef369e04b226d">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab58614749402734a1b1a6deb3999ac09" name="ab58614749402734a1b1a6deb3999ac09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58614749402734a1b1a6deb3999ac09">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_PLL_SYS_PRIMARY_ROSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_PLL_SYS_PRIMARY_ROSC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75be671aff41c8d25b8a3943251281f9" name="a75be671aff41c8d25b8a3943251281f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75be671aff41c8d25b8a3943251281f9">&#9670;&#160;</a></span>CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a3599dd546e208beba5f90f31f1e2e8" name="a3a3599dd546e208beba5f90f31f1e2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3599dd546e208beba5f90f31f1e2e8">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91f8dcad2cffde087969a3c11ba98e0a" name="a91f8dcad2cffde087969a3c11ba98e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f8dcad2cffde087969a3c11ba98e0a">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12dc82f5dcb35c731dde800aebdba505" name="a12dc82f5dcb35c731dde800aebdba505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12dc82f5dcb35c731dde800aebdba505">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f85095f1e92f2f201929d60b5598127" name="a3f85095f1e92f2f201929d60b5598127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f85095f1e92f2f201929d60b5598127">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95d716d3fcfdf3b0603bcc978d7cb90e" name="a95d716d3fcfdf3b0603bcc978d7cb90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d716d3fcfdf3b0603bcc978d7cb90e">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8322b3f2bb39391a75da4937e476815a" name="a8322b3f2bb39391a75da4937e476815a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8322b3f2bb39391a75da4937e476815a">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab18478305a23aaad4360a7ea63f265dd" name="ab18478305a23aaad4360a7ea63f265dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18478305a23aaad4360a7ea63f265dd">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24537f23e3bf33e95e59f1f349f91f7f" name="a24537f23e3bf33e95e59f1f349f91f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24537f23e3bf33e95e59f1f349f91f7f">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565ea3f2c8ee6e17de1434fa90b29b39" name="a565ea3f2c8ee6e17de1434fa90b29b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565ea3f2c8ee6e17de1434fa90b29b39">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79fb2838243d8a1f40d3ad38c96687d7" name="a79fb2838243d8a1f40d3ad38c96687d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fb2838243d8a1f40d3ad38c96687d7">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac973cee18ed05a737179deee25e3ca59" name="ac973cee18ed05a737179deee25e3ca59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac973cee18ed05a737179deee25e3ca59">&#9670;&#160;</a></span>CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac331f275f4127299ea6141d928c8efe5" name="ac331f275f4127299ea6141d928c8efe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac331f275f4127299ea6141d928c8efe5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73fe55abb0a9c0d3d7ea22c1093d373c" name="a73fe55abb0a9c0d3d7ea22c1093d373c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fe55abb0a9c0d3d7ea22c1093d373c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_ADC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa91a8daf5658eb307f77dd3bdbf8cd2c" name="aa91a8daf5658eb307f77dd3bdbf8cd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa91a8daf5658eb307f77dd3bdbf8cd2c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf388ab5653bff6e8c5a7502e073db6" name="a4cf388ab5653bff6e8c5a7502e073db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf388ab5653bff6e8c5a7502e073db6">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ee105398d219318e368da2bd4de187" name="a60ee105398d219318e368da2bd4de187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ee105398d219318e368da2bd4de187">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af93a2a419490c3e05ecd876a6699e0d6" name="af93a2a419490c3e05ecd876a6699e0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93a2a419490c3e05ecd876a6699e0d6">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc611af3ca8b448fcf70186ed1525716" name="abc611af3ca8b448fcf70186ed1525716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc611af3ca8b448fcf70186ed1525716">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_HSTX_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23036ec9c04fe0263c2dd8f7aaad4815" name="a23036ec9c04fe0263c2dd8f7aaad4815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23036ec9c04fe0263c2dd8f7aaad4815">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b83122e37faf1dee99784247b999d3" name="ab2b83122e37faf1dee99784247b999d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b83122e37faf1dee99784247b999d3">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21b2b9d866f50417f1a3227b7f4dc20b" name="a21b2b9d866f50417f1a3227b7f4dc20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b2b9d866f50417f1a3227b7f4dc20b">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb30a4f1c7b8b491448e9ac10bae8c8" name="a8bb30a4f1c7b8b491448e9ac10bae8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb30a4f1c7b8b491448e9ac10bae8c8">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d7cf68a585ce1d9459916fb51bd730a" name="a2d7cf68a585ce1d9459916fb51bd730a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7cf68a585ce1d9459916fb51bd730a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_OTP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1fbc92440e1e02d2adbd917e843ceaa" name="aa1fbc92440e1e02d2adbd917e843ceaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fbc92440e1e02d2adbd917e843ceaa">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b166ceff3711d9a9fb700048731eb40" name="a1b166ceff3711d9a9fb700048731eb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b166ceff3711d9a9fb700048731eb40">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05092234c06ffdf150fb6c4a2376ebf0" name="a05092234c06ffdf150fb6c4a2376ebf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05092234c06ffdf150fb6c4a2376ebf0">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd77d62aa772f05e63b68150f6e35f1" name="a4cd77d62aa772f05e63b68150f6e35f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd77d62aa772f05e63b68150f6e35f1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98fefb87ead33d8e8bb03614875d7528" name="a98fefb87ead33d8e8bb03614875d7528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98fefb87ead33d8e8bb03614875d7528">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_POWMAN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f90e7e9460e63d4e7e4657c7c2be4d" name="a75f90e7e9460e63d4e7e4657c7c2be4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f90e7e9460e63d4e7e4657c7c2be4d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6845f29341612aa37aaca101ac5d93f3" name="a6845f29341612aa37aaca101ac5d93f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6845f29341612aa37aaca101ac5d93f3">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af29b3700ac3ff386538a2ab10da8c461" name="af29b3700ac3ff386538a2ab10da8c461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29b3700ac3ff386538a2ab10da8c461">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9d5fa49aa4b35801f3e66c5ee2a4f3c" name="ad9d5fa49aa4b35801f3e66c5ee2a4f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d5fa49aa4b35801f3e66c5ee2a4f3c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_REF_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_REF_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a370a6cb37be79b0ec8a87956714c04a0" name="a370a6cb37be79b0ec8a87956714c04a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370a6cb37be79b0ec8a87956714c04a0">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c4347afb64cdcedb6bc7f6e75f55957" name="a3c4347afb64cdcedb6bc7f6e75f55957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4347afb64cdcedb6bc7f6e75f55957">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b2a3615f3e6e8665b10a430b08c0648" name="a8b2a3615f3e6e8665b10a430b08c0648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2a3615f3e6e8665b10a430b08c0648">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a164a1e42670aa284db3dfee093669c24" name="a164a1e42670aa284db3dfee093669c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164a1e42670aa284db3dfee093669c24">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff138dcc660a300417c464d5e9bb3716" name="aff138dcc660a300417c464d5e9bb3716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff138dcc660a300417c464d5e9bb3716">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac569b08e5a947259bb981ac84961703a" name="ac569b08e5a947259bb981ac84961703a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac569b08e5a947259bb981ac84961703a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ADC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add3cb9ee087906c4275c3f6880444a0d" name="add3cb9ee087906c4275c3f6880444a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3cb9ee087906c4275c3f6880444a0d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a806b5818e107928185b6e72ed0c15d2a" name="a806b5818e107928185b6e72ed0c15d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806b5818e107928185b6e72ed0c15d2a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76c6de7f7438f0184984b2b4382af0df" name="a76c6de7f7438f0184984b2b4382af0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76c6de7f7438f0184984b2b4382af0df">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11a24c80d5752b6d51e3e464489e0627" name="a11a24c80d5752b6d51e3e464489e0627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a24c80d5752b6d51e3e464489e0627">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c57bd9786e8ed275e5095167c652434" name="a3c57bd9786e8ed275e5095167c652434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c57bd9786e8ed275e5095167c652434">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348715e38bfff701fc260e136f434f1d" name="a348715e38bfff701fc260e136f434f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348715e38bfff701fc260e136f434f1d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c53297f1693282e2685f06b7c035f93" name="a2c53297f1693282e2685f06b7c035f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c53297f1693282e2685f06b7c035f93">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c034f8f8c81532feb4c9de8a1bc8d25" name="a7c034f8f8c81532feb4c9de8a1bc8d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c034f8f8c81532feb4c9de8a1bc8d25">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dbf7cf434ca01ac3f5b9377f4e56802" name="a1dbf7cf434ca01ac3f5b9377f4e56802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dbf7cf434ca01ac3f5b9377f4e56802">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c2ada866f4e765b06d5e0719377df9" name="a41c2ada866f4e765b06d5e0719377df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c2ada866f4e765b06d5e0719377df9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a166d7855392dd119dbc18ef80dcceb41" name="a166d7855392dd119dbc18ef80dcceb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166d7855392dd119dbc18ef80dcceb41">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb64eb5b17fa7eebed588af648580400" name="acb64eb5b17fa7eebed588af648580400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb64eb5b17fa7eebed588af648580400">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af96d00928e810443248576cdd5984137" name="af96d00928e810443248576cdd5984137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96d00928e810443248576cdd5984137">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1950336766edbe652e62b3407c8bb49d" name="a1950336766edbe652e62b3407c8bb49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1950336766edbe652e62b3407c8bb49d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a445c2ebefa2a565ea121bf14782a4961" name="a445c2ebefa2a565ea121bf14782a4961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445c2ebefa2a565ea121bf14782a4961">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3da9926dcdf7fe39dcef8823c353be9" name="ad3da9926dcdf7fe39dcef8823c353be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3da9926dcdf7fe39dcef8823c353be9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a062a3f9aae214c873149200699957964" name="a062a3f9aae214c873149200699957964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062a3f9aae214c873149200699957964">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69daaf65f20600246434c8858e492e70" name="a69daaf65f20600246434c8858e492e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69daaf65f20600246434c8858e492e70">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fd92f1002178bfa0182d951e89f5861" name="a4fd92f1002178bfa0182d951e89f5861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd92f1002178bfa0182d951e89f5861">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118e8fee105b79c72679f8b8e4b7dec9" name="a118e8fee105b79c72679f8b8e4b7dec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118e8fee105b79c72679f8b8e4b7dec9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabe005791e9684b8bd3860f1b028afb4" name="aabe005791e9684b8bd3860f1b028afb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe005791e9684b8bd3860f1b028afb4">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a089a1ca1f4a7d0dfd8b68f807d9e79d4" name="a089a1ca1f4a7d0dfd8b68f807d9e79d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089a1ca1f4a7d0dfd8b68f807d9e79d4">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9a8f635f925920f5d8b5e878854d455" name="ad9a8f635f925920f5d8b5e878854d455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a8f635f925920f5d8b5e878854d455">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a906c51d30bd5206021902848170cbc08" name="a906c51d30bd5206021902848170cbc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906c51d30bd5206021902848170cbc08">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4448132cdef74cf93dfcd4c2766711" name="a4d4448132cdef74cf93dfcd4c2766711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4448132cdef74cf93dfcd4c2766711">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_DMA_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9038bc39f833c1a701ad85c97e3577da" name="a9038bc39f833c1a701ad85c97e3577da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9038bc39f833c1a701ad85c97e3577da">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0ab2a092da1fb4642abedd076b0bab0" name="ae0ab2a092da1fb4642abedd076b0bab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ab2a092da1fb4642abedd076b0bab0">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4811eb5e3562907fd90e4ada853e0a8" name="ac4811eb5e3562907fd90e4ada853e0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4811eb5e3562907fd90e4ada853e0a8">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ce639e97b6a74e860357b4701405128" name="a2ce639e97b6a74e860357b4701405128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce639e97b6a74e860357b4701405128">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa5942fae01f783ef7242a18c6c53bd" name="acfa5942fae01f783ef7242a18c6c53bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa5942fae01f783ef7242a18c6c53bd">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab35f7270ec9bea19772dc8b3398e2f78" name="ab35f7270ec9bea19772dc8b3398e2f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35f7270ec9bea19772dc8b3398e2f78">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a11377bef87b95cc962befd62f57c41" name="a0a11377bef87b95cc962befd62f57c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a11377bef87b95cc962befd62f57c41">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1355d7f7041599ba708ac24bce06b2de" name="a1355d7f7041599ba708ac24bce06b2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1355d7f7041599ba708ac24bce06b2de">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc5ab743904a2b25d2eb6a8659202b2f" name="abc5ab743904a2b25d2eb6a8659202b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5ab743904a2b25d2eb6a8659202b2f">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05e7ba1e48d8adf18e96f696857dd38d" name="a05e7ba1e48d8adf18e96f696857dd38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e7ba1e48d8adf18e96f696857dd38d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_HSTX_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3ac9a5f29f9a8ba9c45658b9d28a330" name="ae3ac9a5f29f9a8ba9c45658b9d28a330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ac9a5f29f9a8ba9c45658b9d28a330">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4467aa6ef537873827fdbee63b73b97" name="af4467aa6ef537873827fdbee63b73b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4467aa6ef537873827fdbee63b73b97">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f19cd8b1223cffc38d8d25e1135cde8" name="a0f19cd8b1223cffc38d8d25e1135cde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f19cd8b1223cffc38d8d25e1135cde8">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b3fa6072f689482115422c6ba5e3804" name="a4b3fa6072f689482115422c6ba5e3804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3fa6072f689482115422c6ba5e3804">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36da37cabb06775237698dc67330ac41" name="a36da37cabb06775237698dc67330ac41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36da37cabb06775237698dc67330ac41">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bbe82e66e281f0bd8e928423f1cc496" name="a6bbe82e66e281f0bd8e928423f1cc496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbe82e66e281f0bd8e928423f1cc496">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe621c0f55e736f5670ae68f1195e2a" name="abbe621c0f55e736f5670ae68f1195e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe621c0f55e736f5670ae68f1195e2a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3155337bdb36cc16a6698dde6d7f3711" name="a3155337bdb36cc16a6698dde6d7f3711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3155337bdb36cc16a6698dde6d7f3711">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323c2c9ec6367006ba875fcabf6959c6" name="a323c2c9ec6367006ba875fcabf6959c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323c2c9ec6367006ba875fcabf6959c6">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e7480d2a6f45ac0af49827739841aa9" name="a3e7480d2a6f45ac0af49827739841aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7480d2a6f45ac0af49827739841aa9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a597bef9ed0e5e75237e13230dd30e641" name="a597bef9ed0e5e75237e13230dd30e641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597bef9ed0e5e75237e13230dd30e641">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af528f6875af9bf841fdd3b75002c4cc5" name="af528f6875af9bf841fdd3b75002c4cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af528f6875af9bf841fdd3b75002c4cc5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7014504992ca10e6a8479deef858a3c9" name="a7014504992ca10e6a8479deef858a3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7014504992ca10e6a8479deef858a3c9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad03dda24276d49d0b4226a9084dfa31f" name="ad03dda24276d49d0b4226a9084dfa31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03dda24276d49d0b4226a9084dfa31f">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d269611a70c4f8aa55f996027bfb1b1" name="a4d269611a70c4f8aa55f996027bfb1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d269611a70c4f8aa55f996027bfb1b1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_IO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_IO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd8dc6a846ebb3eba8dca638546f4b2b" name="afd8dc6a846ebb3eba8dca638546f4b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8dc6a846ebb3eba8dca638546f4b2b">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_IO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_IO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13448ac829d8b403344b0997db1e7e18" name="a13448ac829d8b403344b0997db1e7e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13448ac829d8b403344b0997db1e7e18">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_IO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_IO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a6abe5adbcd2ac4aaadeb0a03582e52" name="a0a6abe5adbcd2ac4aaadeb0a03582e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6abe5adbcd2ac4aaadeb0a03582e52">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_IO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_IO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e12586cef8a362ba46b56a93a8f59c" name="aa3e12586cef8a362ba46b56a93a8f59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e12586cef8a362ba46b56a93a8f59c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_IO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_IO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affdc41c753823983d7c404697bfdadf9" name="affdc41c753823983d7c404697bfdadf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdc41c753823983d7c404697bfdadf9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_JTAG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade29245b9b32bda53b3e6f59787dca74" name="ade29245b9b32bda53b3e6f59787dca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade29245b9b32bda53b3e6f59787dca74">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc13a54cd920eec388f6668109e66526" name="afc13a54cd920eec388f6668109e66526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc13a54cd920eec388f6668109e66526">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae59cd48e471de6bee825ea681cba86d1" name="ae59cd48e471de6bee825ea681cba86d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59cd48e471de6bee825ea681cba86d1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5b81ce009006e5615df9018913d7692" name="ab5b81ce009006e5615df9018913d7692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b81ce009006e5615df9018913d7692">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2611c570659bae1ba6f47465aafed3c1" name="a2611c570659bae1ba6f47465aafed3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2611c570659bae1ba6f47465aafed3c1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_OTP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f29fa9c50e1828ca47f397d221c1d3a" name="a2f29fa9c50e1828ca47f397d221c1d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f29fa9c50e1828ca47f397d221c1d3a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa463471613392c92d838b0700ba426fd" name="aa463471613392c92d838b0700ba426fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa463471613392c92d838b0700ba426fd">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad530dd2dcbb571248f7072a53e97163c" name="ad530dd2dcbb571248f7072a53e97163c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad530dd2dcbb571248f7072a53e97163c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a52a798b424090b4ba2114b194a0411" name="a3a52a798b424090b4ba2114b194a0411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a52a798b424090b4ba2114b194a0411">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5e277b7db6d9b92d15f4b4990a283e3" name="ae5e277b7db6d9b92d15f4b4990a283e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e277b7db6d9b92d15f4b4990a283e3">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PADS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PADS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aa3f03d2ff91b4e021c6d7769539560" name="a3aa3f03d2ff91b4e021c6d7769539560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa3f03d2ff91b4e021c6d7769539560">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PADS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PADS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f13666e03eb920265226935e160fd27" name="a4f13666e03eb920265226935e160fd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f13666e03eb920265226935e160fd27">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PADS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PADS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1565f3e619b42c32decc117791ffeda2" name="a1565f3e619b42c32decc117791ffeda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1565f3e619b42c32decc117791ffeda2">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PADS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PADS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6962388165891670c54b293d7f007670" name="a6962388165891670c54b293d7f007670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6962388165891670c54b293d7f007670">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PADS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PADS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80707e2d0e0779deb453c1e4f4050af" name="ad80707e2d0e0779deb453c1e4f4050af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80707e2d0e0779deb453c1e4f4050af">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5cd3a53aa025efec1e39751844c5d59" name="ae5cd3a53aa025efec1e39751844c5d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5cd3a53aa025efec1e39751844c5d59">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ead0d9c82784f1aeb3b025535909987" name="a8ead0d9c82784f1aeb3b025535909987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ead0d9c82784f1aeb3b025535909987">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4754ace862e69a4d085784ac09913842" name="a4754ace862e69a4d085784ac09913842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4754ace862e69a4d085784ac09913842">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abade2005e9e3d1469a793657abca1137" name="abade2005e9e3d1469a793657abca1137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abade2005e9e3d1469a793657abca1137">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74b22830cb13f85ccd4c5c73460f351e" name="a74b22830cb13f85ccd4c5c73460f351e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b22830cb13f85ccd4c5c73460f351e">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0a733ebfa9f8d51834b217de766d921" name="ac0a733ebfa9f8d51834b217de766d921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a733ebfa9f8d51834b217de766d921">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad76855bc109603a59a57e94de5726422" name="ad76855bc109603a59a57e94de5726422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76855bc109603a59a57e94de5726422">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d91d771bd269383a4828db14a85371" name="a01d91d771bd269383a4828db14a85371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d91d771bd269383a4828db14a85371">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa519a51d8c93b1f51a74e453de07f503" name="aa519a51d8c93b1f51a74e453de07f503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa519a51d8c93b1f51a74e453de07f503">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add533eb61e829ded626c493302c8619f" name="add533eb61e829ded626c493302c8619f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add533eb61e829ded626c493302c8619f">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06a5591de9ba1ec0a642c65a324b4a62" name="a06a5591de9ba1ec0a642c65a324b4a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a5591de9ba1ec0a642c65a324b4a62">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab29e36fd7d9b4b387ca09db13d4d6aca" name="ab29e36fd7d9b4b387ca09db13d4d6aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29e36fd7d9b4b387ca09db13d4d6aca">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e44a3b43d9d568b401d7b1d9a7e29dd" name="a2e44a3b43d9d568b401d7b1d9a7e29dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e44a3b43d9d568b401d7b1d9a7e29dd">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f88a38a91ff250f693717e64d6447d6" name="a6f88a38a91ff250f693717e64d6447d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f88a38a91ff250f693717e64d6447d6">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c44ca8eb67a551d782aa20ba6eebd2" name="a31c44ca8eb67a551d782aa20ba6eebd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c44ca8eb67a551d782aa20ba6eebd2">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f7e90485e8dc90e4b3b29027a14466" name="a34f7e90485e8dc90e4b3b29027a14466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f7e90485e8dc90e4b3b29027a14466">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af25ed91320c65ee5dbbee0ee79bd07d1" name="af25ed91320c65ee5dbbee0ee79bd07d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25ed91320c65ee5dbbee0ee79bd07d1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a443e12725e7d70cdfc261322ddec9c84" name="a443e12725e7d70cdfc261322ddec9c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a443e12725e7d70cdfc261322ddec9c84">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af339b3759a85c99b10546912be86f436" name="af339b3759a85c99b10546912be86f436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af339b3759a85c99b10546912be86f436">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94ac76a4cfdd2682ecd9dd3fc0645ca" name="ac94ac76a4cfdd2682ecd9dd3fc0645ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94ac76a4cfdd2682ecd9dd3fc0645ca">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36acce0a7f2a3334900142c55f913f84" name="a36acce0a7f2a3334900142c55f913f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36acce0a7f2a3334900142c55f913f84">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e435de6deedc498ad49db63b8520ef" name="aa7e435de6deedc498ad49db63b8520ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e435de6deedc498ad49db63b8520ef">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95c264c28f1db19001a6d2f73065663f" name="a95c264c28f1db19001a6d2f73065663f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c264c28f1db19001a6d2f73065663f">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8095cfaf3e5d696af485f8b434346d7" name="af8095cfaf3e5d696af485f8b434346d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8095cfaf3e5d696af485f8b434346d7">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc1d217a90cfaaa20deef5d4197da2b5" name="adc1d217a90cfaaa20deef5d4197da2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1d217a90cfaaa20deef5d4197da2b5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_POWMAN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12be81ea7738cf00a12024c1e926d7b" name="ab12be81ea7738cf00a12024c1e926d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12be81ea7738cf00a12024c1e926d7b">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae49fb327f9cd8d64f21117109cc37bb5" name="ae49fb327f9cd8d64f21117109cc37bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49fb327f9cd8d64f21117109cc37bb5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5e98cb726421305266e15fa1b480c4" name="a7b5e98cb726421305266e15fa1b480c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5e98cb726421305266e15fa1b480c4">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad29d4e12deccd0a1c938e19e675f5a73" name="ad29d4e12deccd0a1c938e19e675f5a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29d4e12deccd0a1c938e19e675f5a73">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a952a2171b107f38fc3e2953d07afd5" name="a9a952a2171b107f38fc3e2953d07afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a952a2171b107f38fc3e2953d07afd5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PSM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PSM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf759a238ebab7e56d69e35dc3e76a50" name="abf759a238ebab7e56d69e35dc3e76a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf759a238ebab7e56d69e35dc3e76a50">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PSM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PSM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a087a28924efc9a0b85c9d6ad3039ea03" name="a087a28924efc9a0b85c9d6ad3039ea03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087a28924efc9a0b85c9d6ad3039ea03">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PSM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PSM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50c11b97930f59a52a4f1648b329693" name="aa50c11b97930f59a52a4f1648b329693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50c11b97930f59a52a4f1648b329693">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PSM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PSM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbd1e82cc8f2f34165e678ab64e75482" name="acbd1e82cc8f2f34165e678ab64e75482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd1e82cc8f2f34165e678ab64e75482">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PSM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PSM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb09ab61cb76be1ca76a5149f419a459" name="abb09ab61cb76be1ca76a5149f419a459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb09ab61cb76be1ca76a5149f419a459">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PWM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04cc3e545bdd458e6b0cb7256f5388a2" name="a04cc3e545bdd458e6b0cb7256f5388a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04cc3e545bdd458e6b0cb7256f5388a2">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad872826e5ed2a6a5c6bc930bae159dbc" name="ad872826e5ed2a6a5c6bc930bae159dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad872826e5ed2a6a5c6bc930bae159dbc">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af419e798e99f93e36e82f3afe36f675e" name="af419e798e99f93e36e82f3afe36f675e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af419e798e99f93e36e82f3afe36f675e">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fd7361aa3787e0df64511ec3b0d24b1" name="a7fd7361aa3787e0df64511ec3b0d24b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd7361aa3787e0df64511ec3b0d24b1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebccdab40ffa44ab101e4fb265f1b3d" name="a7ebccdab40ffa44ab101e4fb265f1b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebccdab40ffa44ab101e4fb265f1b3d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_RESETS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a967ef14867d619e4f4a58e095a195c" name="a2a967ef14867d619e4f4a58e095a195c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a967ef14867d619e4f4a58e095a195c">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82283bd3df5fc333143808479f66767f" name="a82283bd3df5fc333143808479f66767f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82283bd3df5fc333143808479f66767f">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af64439abf59065ae4ab7d6d68bc2e8af" name="af64439abf59065ae4ab7d6d68bc2e8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64439abf59065ae4ab7d6d68bc2e8af">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae0206ae126755a888e1d3d97100ca6b" name="aae0206ae126755a888e1d3d97100ca6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae0206ae126755a888e1d3d97100ca6b">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1527906595ce8b66b22af8c6a56ae3ac" name="a1527906595ce8b66b22af8c6a56ae3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1527906595ce8b66b22af8c6a56ae3ac">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaae0926ef61b876f5bb260279738ea51" name="aaae0926ef61b876f5bb260279738ea51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae0926ef61b876f5bb260279738ea51">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81ec8090cf34ab36372aeb85861ff3aa" name="a81ec8090cf34ab36372aeb85861ff3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ec8090cf34ab36372aeb85861ff3aa">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28df016f327abebd7c262d37b541f138" name="a28df016f327abebd7c262d37b541f138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28df016f327abebd7c262d37b541f138">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80b00ff30db15ca06af732f81b3b1472" name="a80b00ff30db15ca06af732f81b3b1472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b00ff30db15ca06af732f81b3b1472">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac543dd75222ec3c382a5802dc5b8577a" name="ac543dd75222ec3c382a5802dc5b8577a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac543dd75222ec3c382a5802dc5b8577a">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROSC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae191f3db95de83d3f86d2d6b9959551" name="aae191f3db95de83d3f86d2d6b9959551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae191f3db95de83d3f86d2d6b9959551">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac013a8d4c7d98b6dc2d70469e9218551" name="ac013a8d4c7d98b6dc2d70469e9218551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac013a8d4c7d98b6dc2d70469e9218551">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a776c80be6273f69047c8df27174741c3" name="a776c80be6273f69047c8df27174741c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776c80be6273f69047c8df27174741c3">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0836381abe3562f1e579eb01d54de435" name="a0836381abe3562f1e579eb01d54de435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0836381abe3562f1e579eb01d54de435">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb8194a4533060f60b73fae01ec49bb" name="acdb8194a4533060f60b73fae01ec49bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb8194a4533060f60b73fae01ec49bb">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SHA256_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0db16150d28ae71599ef898fc4637e2" name="af0db16150d28ae71599ef898fc4637e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0db16150d28ae71599ef898fc4637e2">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a492bd4e3098bf09e15fa917790ac4dc1" name="a492bd4e3098bf09e15fa917790ac4dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492bd4e3098bf09e15fa917790ac4dc1">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12f1aaa37294cc2b616614256d1a33ef" name="a12f1aaa37294cc2b616614256d1a33ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f1aaa37294cc2b616614256d1a33ef">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46cee72c5a30b0942a35858207bdf40b" name="a46cee72c5a30b0942a35858207bdf40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cee72c5a30b0942a35858207bdf40b">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af63c9968b7c7c7a63201f8219bf61c56" name="af63c9968b7c7c7a63201f8219bf61c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63c9968b7c7c7a63201f8219bf61c56">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SIO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a976bf2e92d877973b0b56783940814a5" name="a976bf2e92d877973b0b56783940814a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976bf2e92d877973b0b56783940814a5">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de94089dfc3aea6d8d371ecd6e642b9" name="a5de94089dfc3aea6d8d371ecd6e642b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de94089dfc3aea6d8d371ecd6e642b9">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6ca3009f1f045165f0b0d05a8da4bf2" name="aa6ca3009f1f045165f0b0d05a8da4bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ca3009f1f045165f0b0d05a8da4bf2">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acefb3081dc8ca6757a28b9528cf80479" name="acefb3081dc8ca6757a28b9528cf80479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefb3081dc8ca6757a28b9528cf80479">&#9670;&#160;</a></span>CLOCKS_ENABLED0_CLK_SYS_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_CLK_SYS_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f475e9680d24ac37644daf2875187d" name="ab0f475e9680d24ac37644daf2875187d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f475e9680d24ac37644daf2875187d">&#9670;&#160;</a></span>CLOCKS_ENABLED0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaa56bc6f53b55d483ea6b66659d4a40" name="afaa56bc6f53b55d483ea6b66659d4a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa56bc6f53b55d483ea6b66659d4a40">&#9670;&#160;</a></span>CLOCKS_ENABLED0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b418608887be1d8c58f7b5d42ee6e91" name="a3b418608887be1d8c58f7b5d42ee6e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b418608887be1d8c58f7b5d42ee6e91">&#9670;&#160;</a></span>CLOCKS_ENABLED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462857e5e56174440a3748c1d3ead5e8" name="a462857e5e56174440a3748c1d3ead5e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462857e5e56174440a3748c1d3ead5e8">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd4c4ad8123034559164584bb04f85d4" name="abd4c4ad8123034559164584bb04f85d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4c4ad8123034559164584bb04f85d4">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e8d652c2fb60cf3e03f54e2298d97a4" name="a7e8d652c2fb60cf3e03f54e2298d97a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8d652c2fb60cf3e03f54e2298d97a4">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3e3708ff22ed2d6162f2a8d59c26dc" name="a9d3e3708ff22ed2d6162f2a8d59c26dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3e3708ff22ed2d6162f2a8d59c26dc">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a993a858207515d4cfa378cdde08f9c47" name="a993a858207515d4cfa378cdde08f9c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993a858207515d4cfa378cdde08f9c47">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d43444784e9b334e0f77562d513198b" name="a7d43444784e9b334e0f77562d513198b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d43444784e9b334e0f77562d513198b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c5cf887b2360579f1cc2fec07549f03" name="a1c5cf887b2360579f1cc2fec07549f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c5cf887b2360579f1cc2fec07549f03">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d7748e4849b1ba375bece0b4753fc59" name="a4d7748e4849b1ba375bece0b4753fc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7748e4849b1ba375bece0b4753fc59">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e2d0467f184b08f767ed6cf67ae7369" name="a0e2d0467f184b08f767ed6cf67ae7369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2d0467f184b08f767ed6cf67ae7369">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50be04f276403b7acf85f04c9c00e128" name="a50be04f276403b7acf85f04c9c00e128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50be04f276403b7acf85f04c9c00e128">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af60ef5a2720d94b744dcb88506e270c8" name="af60ef5a2720d94b744dcb88506e270c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60ef5a2720d94b744dcb88506e270c8">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9e4fde4f22011fd364daab5d75efd9" name="abb9e4fde4f22011fd364daab5d75efd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9e4fde4f22011fd364daab5d75efd9">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4636687f0bd165a9fa5182c2b4fe397e" name="a4636687f0bd165a9fa5182c2b4fe397e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4636687f0bd165a9fa5182c2b4fe397e">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ad014374ccc63660989460a651ef72" name="ab6ad014374ccc63660989460a651ef72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ad014374ccc63660989460a651ef72">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea05241fab77b11ce44a16f29cc580f" name="afea05241fab77b11ce44a16f29cc580f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea05241fab77b11ce44a16f29cc580f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80aed64403d45e5f255355676051e102" name="a80aed64403d45e5f255355676051e102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80aed64403d45e5f255355676051e102">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdfb5c8ca382f3e56428894bf214a4a7" name="abdfb5c8ca382f3e56428894bf214a4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdfb5c8ca382f3e56428894bf214a4a7">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4adc0e09caf6bee23116cab11544e0" name="aea4adc0e09caf6bee23116cab11544e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4adc0e09caf6bee23116cab11544e0">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68dab33a20b8bb331b5d921d3aa06fdd" name="a68dab33a20b8bb331b5d921d3aa06fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68dab33a20b8bb331b5d921d3aa06fdd">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0adb2512ca21f44f2d109e2a944528c" name="ae0adb2512ca21f44f2d109e2a944528c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0adb2512ca21f44f2d109e2a944528c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_PERI_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_PERI_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e46b07f7e7d07a53ddcf3aeaec1dd63" name="a8e46b07f7e7d07a53ddcf3aeaec1dd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e46b07f7e7d07a53ddcf3aeaec1dd63">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_REF_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_REF_TICKS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab293f81b68c25137a9ffcd030787ca35" name="ab293f81b68c25137a9ffcd030787ca35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab293f81b68c25137a9ffcd030787ca35">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_REF_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_REF_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9df5b40f04a638dcdc9accf8f5a5e18b" name="a9df5b40f04a638dcdc9accf8f5a5e18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df5b40f04a638dcdc9accf8f5a5e18b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_REF_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_REF_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcc12bb5cb7dc54e3f403f0602780ff8" name="afcc12bb5cb7dc54e3f403f0602780ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc12bb5cb7dc54e3f403f0602780ff8">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_REF_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_REF_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc4a1fad4428435db8b11c235a41575" name="accc4a1fad4428435db8b11c235a41575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc4a1fad4428435db8b11c235a41575">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_REF_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_REF_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4387c030f0240522fc559a15fb928a03" name="a4387c030f0240522fc559a15fb928a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4387c030f0240522fc559a15fb928a03">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a7dad86405f710501fb36287696d70" name="a07a7dad86405f710501fb36287696d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a7dad86405f710501fb36287696d70">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a514a57a1133f809c109b44a0f3553676" name="a514a57a1133f809c109b44a0f3553676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514a57a1133f809c109b44a0f3553676">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e4b81c0b424147346a66fe01242c2b" name="a32e4b81c0b424147346a66fe01242c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e4b81c0b424147346a66fe01242c2b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76e87cca02eba76e3a4573e9b7add78d" name="a76e87cca02eba76e3a4573e9b7add78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e87cca02eba76e3a4573e9b7add78d">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0f2494d694e2afb1d40eabe6595e4bd" name="ac0f2494d694e2afb1d40eabe6595e4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f2494d694e2afb1d40eabe6595e4bd">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abade7bbb6a0698bf5000ff384c769b1d" name="abade7bbb6a0698bf5000ff384c769b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abade7bbb6a0698bf5000ff384c769b1d">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3d5f0dab9cebd5c7f0c7eefa165f0f9" name="ae3d5f0dab9cebd5c7f0c7eefa165f0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3d5f0dab9cebd5c7f0c7eefa165f0f9">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa4fba16b2ddcb14a11cfe4cb409c94" name="a5fa4fba16b2ddcb14a11cfe4cb409c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa4fba16b2ddcb14a11cfe4cb409c94">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c84f15188192e2edf996ddd5356b603" name="a7c84f15188192e2edf996ddd5356b603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c84f15188192e2edf996ddd5356b603">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd7c3594df6dda471e18a7a0b255c90" name="a0dd7c3594df6dda471e18a7a0b255c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd7c3594df6dda471e18a7a0b255c90">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a3b07adcdbfed54290302b4c702cc4" name="ad1a3b07adcdbfed54290302b4c702cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a3b07adcdbfed54290302b4c702cc4">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a3f0a5e41a57ad9d8db4a2f3aa4dae" name="ac3a3f0a5e41a57ad9d8db4a2f3aa4dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a3f0a5e41a57ad9d8db4a2f3aa4dae">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8214438f74a2eedc227f85713f0968" name="a5f8214438f74a2eedc227f85713f0968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8214438f74a2eedc227f85713f0968">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7bc36e60edae4a1294bc3039c4b170" name="a0a7bc36e60edae4a1294bc3039c4b170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7bc36e60edae4a1294bc3039c4b170">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcee6b4b8464b5e18c2b301a372c84f6" name="abcee6b4b8464b5e18c2b301a372c84f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcee6b4b8464b5e18c2b301a372c84f6">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab069cb42828912865d36b15935eafe30" name="ab069cb42828912865d36b15935eafe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab069cb42828912865d36b15935eafe30">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96d81b81976093b0024dccbd8a1391de" name="a96d81b81976093b0024dccbd8a1391de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d81b81976093b0024dccbd8a1391de">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cbf9d4b5116014859860d2bf04c223a" name="a5cbf9d4b5116014859860d2bf04c223a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbf9d4b5116014859860d2bf04c223a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba75ca08eb903ceaef26a5ea45536cf" name="acba75ca08eb903ceaef26a5ea45536cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba75ca08eb903ceaef26a5ea45536cf">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa20d89501f718983b5123e62de9b080f" name="aa20d89501f718983b5123e62de9b080f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20d89501f718983b5123e62de9b080f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcb8fc2ea5f1de2606817bd7499a1cd8" name="afcb8fc2ea5f1de2606817bd7499a1cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcb8fc2ea5f1de2606817bd7499a1cd8">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8e681790ce3797e861bc84512e6551" name="a2d8e681790ce3797e861bc84512e6551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8e681790ce3797e861bc84512e6551">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f12b460678cb05913b3749c6a353ae" name="a36f12b460678cb05913b3749c6a353ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f12b460678cb05913b3749c6a353ae">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae072604c641b1085d30ae4252be0f769" name="ae072604c641b1085d30ae4252be0f769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae072604c641b1085d30ae4252be0f769">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a893eae870bd20d2ebf3560e5fa38b7d7" name="a893eae870bd20d2ebf3560e5fa38b7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893eae870bd20d2ebf3560e5fa38b7d7">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0834764e058645df01cd44ab9267c254" name="a0834764e058645df01cd44ab9267c254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0834764e058645df01cd44ab9267c254">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a848bb8623e4c13fb0df7d1e81ba53746" name="a848bb8623e4c13fb0df7d1e81ba53746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848bb8623e4c13fb0df7d1e81ba53746">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5ee131757b62bb8fc4182e78288211a" name="ac5ee131757b62bb8fc4182e78288211a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ee131757b62bb8fc4182e78288211a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af380bef53008ee6428fc5622911c7c44" name="af380bef53008ee6428fc5622911c7c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af380bef53008ee6428fc5622911c7c44">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb1ddc94b553990c431fa4d5aad3eb0f" name="afb1ddc94b553990c431fa4d5aad3eb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1ddc94b553990c431fa4d5aad3eb0f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM4_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8222da60e03630456a2af271f4004680" name="a8222da60e03630456a2af271f4004680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8222da60e03630456a2af271f4004680">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58b34b776bda22a237cf81adbb50a6e3" name="a58b34b776bda22a237cf81adbb50a6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b34b776bda22a237cf81adbb50a6e3">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6871040d5bedb360a5bfd436743644cc" name="a6871040d5bedb360a5bfd436743644cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6871040d5bedb360a5bfd436743644cc">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37bc4fb0ccde8a4d6dbb02401e741330" name="a37bc4fb0ccde8a4d6dbb02401e741330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37bc4fb0ccde8a4d6dbb02401e741330">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cff36bec21b3c8b7235c7b220f73f3a" name="a7cff36bec21b3c8b7235c7b220f73f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cff36bec21b3c8b7235c7b220f73f3a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM5_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0159d67599259c7c74b2a8753575cff" name="ae0159d67599259c7c74b2a8753575cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0159d67599259c7c74b2a8753575cff">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af148a74aebd397372f5effacff75707e" name="af148a74aebd397372f5effacff75707e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af148a74aebd397372f5effacff75707e">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958c8b96e3b74ea3df734e0938d455d9" name="a958c8b96e3b74ea3df734e0938d455d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958c8b96e3b74ea3df734e0938d455d9">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2b75026d05442515b2531ca15a6a56a" name="aa2b75026d05442515b2531ca15a6a56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b75026d05442515b2531ca15a6a56a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7654a8ce7bd0446790a7bbf366ec7d6c" name="a7654a8ce7bd0446790a7bbf366ec7d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7654a8ce7bd0446790a7bbf366ec7d6c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM6_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0618887d57c9003fabfb1eea240aa189" name="a0618887d57c9003fabfb1eea240aa189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0618887d57c9003fabfb1eea240aa189">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a994a1d87f119d1e5585345dbad92cb87" name="a994a1d87f119d1e5585345dbad92cb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994a1d87f119d1e5585345dbad92cb87">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaa3dd94e8e8890a32ee7df77ca89560" name="afaa3dd94e8e8890a32ee7df77ca89560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa3dd94e8e8890a32ee7df77ca89560">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb6103da25c4f2cbf75adf90805d2ce" name="a8bb6103da25c4f2cbf75adf90805d2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb6103da25c4f2cbf75adf90805d2ce">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82531873fed8e0fa24dfc7af354efd9f" name="a82531873fed8e0fa24dfc7af354efd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82531873fed8e0fa24dfc7af354efd9f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM7_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a371c95afaf65271368b324955447a" name="a32a371c95afaf65271368b324955447a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a371c95afaf65271368b324955447a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dccb15bb3cb12bfb8f8cd56c8e8d722" name="a8dccb15bb3cb12bfb8f8cd56c8e8d722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dccb15bb3cb12bfb8f8cd56c8e8d722">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f148fe5088e47c3a41cc68ede6d54c" name="a10f148fe5088e47c3a41cc68ede6d54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f148fe5088e47c3a41cc68ede6d54c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6336ba8cdbcf6fef09be9f427063e5" name="a9c6336ba8cdbcf6fef09be9f427063e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6336ba8cdbcf6fef09be9f427063e5">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a1c21d1a30fa6c3ab87900166ddf31" name="a51a1c21d1a30fa6c3ab87900166ddf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a1c21d1a30fa6c3ab87900166ddf31">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM8_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af460b87e3b05517f5ca3b81b83cf4532" name="af460b87e3b05517f5ca3b81b83cf4532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af460b87e3b05517f5ca3b81b83cf4532">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045fddd3b98737f001d2b8f9e40d4b4b" name="a045fddd3b98737f001d2b8f9e40d4b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045fddd3b98737f001d2b8f9e40d4b4b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a325f9ec600f75ad2ec097a38b1096b99" name="a325f9ec600f75ad2ec097a38b1096b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325f9ec600f75ad2ec097a38b1096b99">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ad53103af9e915602b08991d4c6d50" name="af0ad53103af9e915602b08991d4c6d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ad53103af9e915602b08991d4c6d50">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a804743691be147f9e5f6bd0deb515f15" name="a804743691be147f9e5f6bd0deb515f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804743691be147f9e5f6bd0deb515f15">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM9_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0799ce090b55274e4b52250c428eb41" name="ad0799ce090b55274e4b52250c428eb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0799ce090b55274e4b52250c428eb41">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae14a95158f135eb4802c41656786f6eb" name="ae14a95158f135eb4802c41656786f6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14a95158f135eb4802c41656786f6eb">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2414881ca7240729b91414ee72e86246" name="a2414881ca7240729b91414ee72e86246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2414881ca7240729b91414ee72e86246">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc208a2d9f9b92d4bf077d4a12af239" name="a0bc208a2d9f9b92d4bf077d4a12af239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc208a2d9f9b92d4bf077d4a12af239">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577ba10765ea942aa9a6eed6a1152473" name="a577ba10765ea942aa9a6eed6a1152473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577ba10765ea942aa9a6eed6a1152473">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5739ef83bc60af016e80707a77e59936" name="a5739ef83bc60af016e80707a77e59936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5739ef83bc60af016e80707a77e59936">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a906696c5a8b35545f1e695054e5059d9" name="a906696c5a8b35545f1e695054e5059d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906696c5a8b35545f1e695054e5059d9">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9476c4e5532dcc8550841cfc4770e964" name="a9476c4e5532dcc8550841cfc4770e964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9476c4e5532dcc8550841cfc4770e964">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf313ef99f205f07f54fb7c8c8f7cbca" name="adf313ef99f205f07f54fb7c8c8f7cbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf313ef99f205f07f54fb7c8c8f7cbca">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f4a58f09fe4bbc9568a63f54e1916b" name="a07f4a58f09fe4bbc9568a63f54e1916b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f4a58f09fe4bbc9568a63f54e1916b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac5699f8e50331ac56a8197bc2d8ddc1" name="aac5699f8e50331ac56a8197bc2d8ddc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5699f8e50331ac56a8197bc2d8ddc1">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af80ba24611eda7f7c9691e1c0a6fb9ae" name="af80ba24611eda7f7c9691e1c0a6fb9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80ba24611eda7f7c9691e1c0a6fb9ae">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af12a33b6ec7d672c53de70252ba93874" name="af12a33b6ec7d672c53de70252ba93874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12a33b6ec7d672c53de70252ba93874">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb1f6b1946f27a27e3d63dad163f514" name="a0eb1f6b1946f27a27e3d63dad163f514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb1f6b1946f27a27e3d63dad163f514">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6705d2d04b89d85b451f16dddfcd1065" name="a6705d2d04b89d85b451f16dddfcd1065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6705d2d04b89d85b451f16dddfcd1065">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TBMAN_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726aaa8d63221a8099e1cedef0000f93" name="a726aaa8d63221a8099e1cedef0000f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726aaa8d63221a8099e1cedef0000f93">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc573020a3268b3c739bd7c0f02fe708" name="adc573020a3268b3c739bd7c0f02fe708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc573020a3268b3c739bd7c0f02fe708">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a769180497155a5996008da14aa139835" name="a769180497155a5996008da14aa139835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769180497155a5996008da14aa139835">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b1bbeb7043a6c2e458adff7f0ff0593" name="a5b1bbeb7043a6c2e458adff7f0ff0593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1bbeb7043a6c2e458adff7f0ff0593">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4abf47ada9817539d334e1f30cdd47f" name="aa4abf47ada9817539d334e1f30cdd47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4abf47ada9817539d334e1f30cdd47f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TICKS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad110eea1055676404c4ec086b62bc638" name="ad110eea1055676404c4ec086b62bc638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad110eea1055676404c4ec086b62bc638">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71057fb783bb877bf43179152b0332a" name="aa71057fb783bb877bf43179152b0332a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71057fb783bb877bf43179152b0332a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef663e68ce5d371d5e865eb65dffda3" name="adef663e68ce5d371d5e865eb65dffda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef663e68ce5d371d5e865eb65dffda3">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2120a2efe6a6817cd829981934f9b2e8" name="a2120a2efe6a6817cd829981934f9b2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2120a2efe6a6817cd829981934f9b2e8">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3a96e2da68602d986ac06845bfb2a5" name="a1a3a96e2da68602d986ac06845bfb2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3a96e2da68602d986ac06845bfb2a5">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac64e07f82a9c545021e1da2a85d61295" name="ac64e07f82a9c545021e1da2a85d61295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64e07f82a9c545021e1da2a85d61295">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a17e3bd7616be21fdaf225cdd10b02" name="a47a17e3bd7616be21fdaf225cdd10b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a17e3bd7616be21fdaf225cdd10b02">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2a75d57b941a87b775b55b8b46a014" name="a9d2a75d57b941a87b775b55b8b46a014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2a75d57b941a87b775b55b8b46a014">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51025b48675de5ac7b0e4ab4a66b82f9" name="a51025b48675de5ac7b0e4ab4a66b82f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51025b48675de5ac7b0e4ab4a66b82f9">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17c84741f6bdb6f44b6ebd9d2695084" name="aa17c84741f6bdb6f44b6ebd9d2695084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17c84741f6bdb6f44b6ebd9d2695084">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e1763ce336bd1b8c9181b3fd6f124c" name="a52e1763ce336bd1b8c9181b3fd6f124c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e1763ce336bd1b8c9181b3fd6f124c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8c22abe0b14c65f43849be93cbc91b" name="add8c22abe0b14c65f43849be93cbc91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8c22abe0b14c65f43849be93cbc91b">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0164e55e3903fe7fb597641f4f91737c" name="a0164e55e3903fe7fb597641f4f91737c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0164e55e3903fe7fb597641f4f91737c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addac3350246de3ddc840309ebf8417b1" name="addac3350246de3ddc840309ebf8417b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addac3350246de3ddc840309ebf8417b1">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3be82690a39842964a93cadc27247e5" name="ae3be82690a39842964a93cadc27247e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3be82690a39842964a93cadc27247e5">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TRNG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32e4b29d31ce0fda878a7fe5f1c300a1" name="a32e4b29d31ce0fda878a7fe5f1c300a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e4b29d31ce0fda878a7fe5f1c300a1">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7df76c118cec11fdf1c8aed5b18f9f62" name="a7df76c118cec11fdf1c8aed5b18f9f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df76c118cec11fdf1c8aed5b18f9f62">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cdbd7126913013b8c525826694641df" name="a3cdbd7126913013b8c525826694641df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdbd7126913013b8c525826694641df">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f72325c5507a707316142f6bcb3978" name="a42f72325c5507a707316142f6bcb3978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f72325c5507a707316142f6bcb3978">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa61a767657be6afbfea7fcd992c8999" name="aaa61a767657be6afbfea7fcd992c8999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa61a767657be6afbfea7fcd992c8999">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7df442a31331edb2c76d30322d67961" name="aa7df442a31331edb2c76d30322d67961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7df442a31331edb2c76d30322d67961">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a135002f3d60c4e008cd1c760a24d3d95" name="a135002f3d60c4e008cd1c760a24d3d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135002f3d60c4e008cd1c760a24d3d95">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f45aa61d58b9996536a558efbdb5b0" name="a87f45aa61d58b9996536a558efbdb5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f45aa61d58b9996536a558efbdb5b0">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bb65c484642bc4e9006fe3479f55d86" name="a4bb65c484642bc4e9006fe3479f55d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb65c484642bc4e9006fe3479f55d86">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23ba5c729a52bb56f5b2e03c5b5b34e" name="ae23ba5c729a52bb56f5b2e03c5b5b34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23ba5c729a52bb56f5b2e03c5b5b34e">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f8339f14a0a71e04e5e93c5816ecb30" name="a6f8339f14a0a71e04e5e93c5816ecb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8339f14a0a71e04e5e93c5816ecb30">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2007a9ee3f664ed76e0bbef3484ff43d" name="a2007a9ee3f664ed76e0bbef3484ff43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2007a9ee3f664ed76e0bbef3484ff43d">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d3da07a76230c4d2ea834b31ceef60" name="a41d3da07a76230c4d2ea834b31ceef60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d3da07a76230c4d2ea834b31ceef60">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af89dfea03a69ba03f2d793ae5542d60c" name="af89dfea03a69ba03f2d793ae5542d60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89dfea03a69ba03f2d793ae5542d60c">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4689ee950f6be0cde3a2f8900289f2a" name="af4689ee950f6be0cde3a2f8900289f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4689ee950f6be0cde3a2f8900289f2a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c4337224594ffe034a370dc936a9e3" name="aa2c4337224594ffe034a370dc936a9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c4337224594ffe034a370dc936a9e3">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0d823e683b1b7641715debb57aaba54" name="ae0d823e683b1b7641715debb57aaba54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d823e683b1b7641715debb57aaba54">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc739379a55e0abd4ef3f8a10cbcb46d" name="acc739379a55e0abd4ef3f8a10cbcb46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc739379a55e0abd4ef3f8a10cbcb46d">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3644ce36887131e2e817a3ae31230025" name="a3644ce36887131e2e817a3ae31230025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3644ce36887131e2e817a3ae31230025">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad736c8eb2ab3a2681f47ee999463949d" name="ad736c8eb2ab3a2681f47ee999463949d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad736c8eb2ab3a2681f47ee999463949d">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8b844e84217620602748790946a5d58" name="ac8b844e84217620602748790946a5d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b844e84217620602748790946a5d58">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0aecb8098a697f465d7d3920c1fdfa3" name="ad0aecb8098a697f465d7d3920c1fdfa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0aecb8098a697f465d7d3920c1fdfa3">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7346193fcede70a8742b54f31a43fa7f" name="a7346193fcede70a8742b54f31a43fa7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7346193fcede70a8742b54f31a43fa7f">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb1749fefeb269ba47c8f20ed3ad1481" name="adb1749fefeb269ba47c8f20ed3ad1481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1749fefeb269ba47c8f20ed3ad1481">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0d623df31e05237738d1ab62deac989" name="af0d623df31e05237738d1ab62deac989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d623df31e05237738d1ab62deac989">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XIP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc8bbe59fad4120d06870ddb4da3a4f4" name="afc8bbe59fad4120d06870ddb4da3a4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8bbe59fad4120d06870ddb4da3a4f4">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac779344ee3513b7fc5e42638ecfbd057" name="ac779344ee3513b7fc5e42638ecfbd057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac779344ee3513b7fc5e42638ecfbd057">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee256f9c11b0b74c0127bb96bdc10239" name="aee256f9c11b0b74c0127bb96bdc10239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee256f9c11b0b74c0127bb96bdc10239">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54c6d351b9bdb8f01928afc9ea195279" name="a54c6d351b9bdb8f01928afc9ea195279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c6d351b9bdb8f01928afc9ea195279">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad7b7716f2d8b6920e25b62b1258e57" name="abad7b7716f2d8b6920e25b62b1258e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad7b7716f2d8b6920e25b62b1258e57">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XOSC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b05fd7d387427348f9c1b53a35a7724" name="a9b05fd7d387427348f9c1b53a35a7724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b05fd7d387427348f9c1b53a35a7724">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98e33ddd66860ffabe23ec1849d6dae2" name="a98e33ddd66860ffabe23ec1849d6dae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e33ddd66860ffabe23ec1849d6dae2">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf3db6798788b581346ced6f85fce19" name="a4cf3db6798788b581346ced6f85fce19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf3db6798788b581346ced6f85fce19">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e60c9532a25354ea1b5aec29bb12790" name="a8e60c9532a25354ea1b5aec29bb12790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e60c9532a25354ea1b5aec29bb12790">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_SYS_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_SYS_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45d33bc98c463244b9099cd53abb8218" name="a45d33bc98c463244b9099cd53abb8218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d33bc98c463244b9099cd53abb8218">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_USB_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273ba1884744de3d70fded72ffc9c145" name="a273ba1884744de3d70fded72ffc9c145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273ba1884744de3d70fded72ffc9c145">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae086c9c373c6fea42bedb73cbd353fd2" name="ae086c9c373c6fea42bedb73cbd353fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae086c9c373c6fea42bedb73cbd353fd2">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ce55d9de9d66429085a4fb7f5308a8a" name="a5ce55d9de9d66429085a4fb7f5308a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce55d9de9d66429085a4fb7f5308a8a">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93e29d5d6663bde0c27b9ec88453c16" name="ad93e29d5d6663bde0c27b9ec88453c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93e29d5d6663bde0c27b9ec88453c16">&#9670;&#160;</a></span>CLOCKS_ENABLED1_CLK_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_CLK_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad427d13100ee65301db7827c0e9ea795" name="ad427d13100ee65301db7827c0e9ea795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad427d13100ee65301db7827c0e9ea795">&#9670;&#160;</a></span>CLOCKS_ENABLED1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97715a1caa4274fc5d72b816e4f11d86" name="a97715a1caa4274fc5d72b816e4f11d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97715a1caa4274fc5d72b816e4f11d86">&#9670;&#160;</a></span>CLOCKS_ENABLED1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_ENABLED1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01f5905cb28fe882687a69e47ea0bb1" name="ad01f5905cb28fe882687a69e47ea0bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01f5905cb28fe882687a69e47ea0bb1">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698c5789282644eacff02118eb4d3fe2" name="a698c5789282644eacff02118eb4d3fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698c5789282644eacff02118eb4d3fe2">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2091c4cf595f3e62fbda7dca1cff7f75" name="a2091c4cf595f3e62fbda7dca1cff7f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2091c4cf595f3e62fbda7dca1cff7f75">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebc37f30fbdcbe0e4077644b896f3de1" name="aebc37f30fbdcbe0e4077644b896f3de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc37f30fbdcbe0e4077644b896f3de1">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a426bd1f6f947753fabb98bbbfdf94235" name="a426bd1f6f947753fabb98bbbfdf94235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426bd1f6f947753fabb98bbbfdf94235">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af611a1d5d45597f8ae721bb64a5e549c" name="af611a1d5d45597f8ae721bb64a5e549c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af611a1d5d45597f8ae721bb64a5e549c">&#9670;&#160;</a></span>CLOCKS_FC0_DELAY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_DELAY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5012dee87ba2f93f9ff8db1b1882ccd8" name="a5012dee87ba2f93f9ff8db1b1882ccd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5012dee87ba2f93f9ff8db1b1882ccd8">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a27ea6f35638241a483e7635324bbe" name="ac4a27ea6f35638241a483e7635324bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a27ea6f35638241a483e7635324bbe">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a986086219f2130cbeaafad95946af204" name="a986086219f2130cbeaafad95946af204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986086219f2130cbeaafad95946af204">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61302c91ce3fd14e39b22576b0a48a5b" name="a61302c91ce3fd14e39b22576b0a48a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61302c91ce3fd14e39b22576b0a48a5b">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3430015efd0a303497363435b657d47" name="aa3430015efd0a303497363435b657d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3430015efd0a303497363435b657d47">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d834d2624fa55cc32f29f1907f13c79" name="a4d834d2624fa55cc32f29f1907f13c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d834d2624fa55cc32f29f1907f13c79">&#9670;&#160;</a></span>CLOCKS_FC0_INTERVAL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_INTERVAL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ae3c52d614118679ef6faa9da92206c" name="a0ae3c52d614118679ef6faa9da92206c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae3c52d614118679ef6faa9da92206c">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0cb2380094b468f5301dd2af0573043" name="af0cb2380094b468f5301dd2af0573043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cb2380094b468f5301dd2af0573043">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8eddbab9af53d2a8512b5c55bf3565a" name="ab8eddbab9af53d2a8512b5c55bf3565a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8eddbab9af53d2a8512b5c55bf3565a">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af60c63f325b4128fb3dfa0d2aa42b014" name="af60c63f325b4128fb3dfa0d2aa42b014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60c63f325b4128fb3dfa0d2aa42b014">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3481e7b83002b35af95ade69d17a1aa" name="af3481e7b83002b35af95ade69d17a1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3481e7b83002b35af95ade69d17a1aa">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a963a2c0289e4f705a044052a8e0ba843" name="a963a2c0289e4f705a044052a8e0ba843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963a2c0289e4f705a044052a8e0ba843">&#9670;&#160;</a></span>CLOCKS_FC0_MAX_KHZ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MAX_KHZ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33b952a5b1f84024781a73d9d4288e78" name="a33b952a5b1f84024781a73d9d4288e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b952a5b1f84024781a73d9d4288e78">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37dbfb22f0943344a2103e62a9fe05aa" name="a37dbfb22f0943344a2103e62a9fe05aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37dbfb22f0943344a2103e62a9fe05aa">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89a577e0a92862d93b44f67bd04d7f51" name="a89a577e0a92862d93b44f67bd04d7f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a577e0a92862d93b44f67bd04d7f51">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0bcd0c2a698673a92e404ed4526bb1e" name="ab0bcd0c2a698673a92e404ed4526bb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bcd0c2a698673a92e404ed4526bb1e">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cbe4528e56e6ccb7e6d93075f66a673" name="a3cbe4528e56e6ccb7e6d93075f66a673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbe4528e56e6ccb7e6d93075f66a673">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff17c103849d306b17b5a12c05592d8b" name="aff17c103849d306b17b5a12c05592d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff17c103849d306b17b5a12c05592d8b">&#9670;&#160;</a></span>CLOCKS_FC0_MIN_KHZ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_MIN_KHZ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f83f3a986f60482447ad981f8e4181" name="a10f83f3a986f60482447ad981f8e4181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f83f3a986f60482447ad981f8e4181">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8c5feebf41287aafe5f5888906c58da" name="ab8c5feebf41287aafe5f5888906c58da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c5feebf41287aafe5f5888906c58da">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000fffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea77a49177c430c6af6615efaeac8a55" name="aea77a49177c430c6af6615efaeac8a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea77a49177c430c6af6615efaeac8a55">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc13afa18209d72124b0dc55ab8ce010" name="afc13afa18209d72124b0dc55ab8ce010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc13afa18209d72124b0dc55ab8ce010">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3547957171f931a1554b18b18d6f87dd" name="a3547957171f931a1554b18b18d6f87dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3547957171f931a1554b18b18d6f87dd">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17ba7ea3ecf996bc2aa7fe337056494c" name="a17ba7ea3ecf996bc2aa7fe337056494c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ba7ea3ecf996bc2aa7fe337056494c">&#9670;&#160;</a></span>CLOCKS_FC0_REF_KHZ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_REF_KHZ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676dba675f27a09283e8ba27787d0981" name="a676dba675f27a09283e8ba27787d0981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676dba675f27a09283e8ba27787d0981">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad47e7ca37c45d5010c06e78a8441cda7" name="ad47e7ca37c45d5010c06e78a8441cda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47e7ca37c45d5010c06e78a8441cda7">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_FRAC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_FRAC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55515981c9942691d5a285d74d4cc0d5" name="a55515981c9942691d5a285d74d4cc0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55515981c9942691d5a285d74d4cc0d5">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_FRAC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_FRAC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40685324efdfbd12c15655aa53983f94" name="a40685324efdfbd12c15655aa53983f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40685324efdfbd12c15655aa53983f94">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_FRAC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_FRAC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b5e7896889f6455876653d187d50c1" name="ac0b5e7896889f6455876653d187d50c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b5e7896889f6455876653d187d50c1">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_FRAC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_FRAC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d92862293c19c21b647b85c975e8c5" name="a34d92862293c19c21b647b85c975e8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d92862293c19c21b647b85c975e8c5">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_FRAC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_FRAC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cbf3cb5d2867222d93a0131041ea73e" name="a2cbf3cb5d2867222d93a0131041ea73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cbf3cb5d2867222d93a0131041ea73e">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_KHZ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_KHZ_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c37c6dc808ac5d0054ffc27a9a76a6" name="a02c37c6dc808ac5d0054ffc27a9a76a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c37c6dc808ac5d0054ffc27a9a76a6">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_KHZ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_KHZ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3fffffe0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a636cb0b7acbffb660630bd89fc5e862a" name="a636cb0b7acbffb660630bd89fc5e862a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636cb0b7acbffb660630bd89fc5e862a">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_KHZ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_KHZ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae62a4eb30c7cd03b315dad07326539f3" name="ae62a4eb30c7cd03b315dad07326539f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62a4eb30c7cd03b315dad07326539f3">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_KHZ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_KHZ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5be2ee5f324c19433943613bcabbd23b" name="a5be2ee5f324c19433943613bcabbd23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be2ee5f324c19433943613bcabbd23b">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_KHZ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_KHZ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac78b8a8ca7e8beb6d7c5b579a59af7c2" name="ac78b8a8ca7e8beb6d7c5b579a59af7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78b8a8ca7e8beb6d7c5b579a59af7c2">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14005875e896b03097ffe7bd22454d4c" name="a14005875e896b03097ffe7bd22454d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14005875e896b03097ffe7bd22454d4c">&#9670;&#160;</a></span>CLOCKS_FC0_RESULT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_RESULT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83bd9447831b6726136b50c8f744651b" name="a83bd9447831b6726136b50c8f744651b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83bd9447831b6726136b50c8f744651b">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff811eca971ae932648d7f5d132d3be8" name="aff811eca971ae932648d7f5d132d3be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff811eca971ae932648d7f5d132d3be8">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96030d2569ccce201714776912953386" name="a96030d2569ccce201714776912953386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96030d2569ccce201714776912953386">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b90df5349a3ab553e728cdf19da0c0e" name="a2b90df5349a3ab553e728cdf19da0c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b90df5349a3ab553e728cdf19da0c0e">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0dd90eb028d111d9da55823699537e9" name="ae0dd90eb028d111d9da55823699537e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0dd90eb028d111d9da55823699537e9">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8a71270c23b8e93e1192d54b6b05557" name="ab8a71270c23b8e93e1192d54b6b05557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a71270c23b8e93e1192d54b6b05557">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ba1a9158ca874fdf23f4ef43994bf9" name="af7ba1a9158ca874fdf23f4ef43994bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ba1a9158ca874fdf23f4ef43994bf9">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_ADC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae54a4a573746e5ab438603f2046ef2bf" name="ae54a4a573746e5ab438603f2046ef2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54a4a573746e5ab438603f2046ef2bf">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_HSTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_HSTX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acecf2c31fbe632c2c660466df860478d" name="acecf2c31fbe632c2c660466df860478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecf2c31fbe632c2c660466df860478d">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_PERI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_PERI&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10dcb18490a608be05d2fa62ee17c64e" name="a10dcb18490a608be05d2fa62ee17c64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10dcb18490a608be05d2fa62ee17c64e">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_REF&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac373437ba470e72810c5ba21b0765538" name="ac373437ba470e72810c5ba21b0765538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac373437ba470e72810c5ba21b0765538">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_SYS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0fbcdba32b7e16c83f2c98d61de045d" name="aa0fbcdba32b7e16c83f2c98d61de045d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0fbcdba32b7e16c83f2c98d61de045d">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLK_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLK_USB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a434b60b9162123bc921632d4ed3e9c56" name="a434b60b9162123bc921632d4ed3e9c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434b60b9162123bc921632d4ed3e9c56">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b35aa1f58c673efa2c7c9e4c4154c4f" name="a7b35aa1f58c673efa2c7c9e4c4154c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b35aa1f58c673efa2c7c9e4c4154c4f">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad050efc58b8ab2431421daedb9d25774" name="ad050efc58b8ab2431421daedb9d25774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad050efc58b8ab2431421daedb9d25774">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_LPOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_LPOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acad9145f31c4668fee4820507eba4691" name="acad9145f31c4668fee4820507eba4691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad9145f31c4668fee4820507eba4691">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd09af42d3b0b6c98b5baa9d5b269f97" name="afd09af42d3b0b6c98b5baa9d5b269f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd09af42d3b0b6c98b5baa9d5b269f97">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_OTP_CLK2FC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_OTP_CLK2FC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91bcb2ca44698354e96fa3ee5b01d3b0" name="a91bcb2ca44698354e96fa3ee5b01d3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bcb2ca44698354e96fa3ee5b01d3b0">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_PLL_SYS_CLKSRC_PRIMARY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_PLL_SYS_CLKSRC_PRIMARY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4701548570384643e71b2b9bb686438" name="aa4701548570384643e71b2b9bb686438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4701548570384643e71b2b9bb686438">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aa9c385e3bfd57e9f1b20a328822cfc" name="a3aa9c385e3bfd57e9f1b20a328822cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa9c385e3bfd57e9f1b20a328822cfc">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY_DFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY_DFT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05446e1e53bb150d828d47c4fa1c4949" name="a05446e1e53bb150d828d47c4fa1c4949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05446e1e53bb150d828d47c4fa1c4949">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae99f3c3e1c26f792db2ec6b4c61ba3c9" name="ae99f3c3e1c26f792db2ec6b4c61ba3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99f3c3e1c26f792db2ec6b4c61ba3c9">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC_PH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC_PH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1d2bb29cba69381de6689a3427d1022" name="ac1d2bb29cba69381de6689a3427d1022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d2bb29cba69381de6689a3427d1022">&#9670;&#160;</a></span>CLOCKS_FC0_SRC_VALUE_XOSC_CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_SRC_VALUE_XOSC_CLKSRC&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc0e72658a884abd9ec10997f722c00" name="a6fc0e72658a884abd9ec10997f722c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc0e72658a884abd9ec10997f722c00">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x11111111)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6fc02119b440e6a3f3c1907f8d968e6" name="ab6fc02119b440e6a3f3c1907f8d968e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fc02119b440e6a3f3c1907f8d968e6">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DIED_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DIED_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abea5f2780b07dac0ab8c2d33642faa72" name="abea5f2780b07dac0ab8c2d33642faa72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea5f2780b07dac0ab8c2d33642faa72">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DIED_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DIED_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de9cec413222d870ae5a98255fbe6e2" name="a6de9cec413222d870ae5a98255fbe6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de9cec413222d870ae5a98255fbe6e2">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DIED_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DIED_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb5ee7857c67654bff1add2b16ef031b" name="aeb5ee7857c67654bff1add2b16ef031b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5ee7857c67654bff1add2b16ef031b">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DIED_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DIED_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae25f2836eb799c468cbc977d38d87042" name="ae25f2836eb799c468cbc977d38d87042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f2836eb799c468cbc977d38d87042">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DIED_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DIED_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17941c0305a3d28203220c7c16b7ba2c" name="a17941c0305a3d28203220c7c16b7ba2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17941c0305a3d28203220c7c16b7ba2c">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DONE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DONE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ca8caf8c0f74d02635d82d87f7bbcf2" name="a5ca8caf8c0f74d02635d82d87f7bbcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca8caf8c0f74d02635d82d87f7bbcf2">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f5eebf0c8a281d35183d5e6c6f0657" name="aa7f5eebf0c8a281d35183d5e6c6f0657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f5eebf0c8a281d35183d5e6c6f0657">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DONE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DONE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1f452de760ed3ce3524981b4a04e62" name="ade1f452de760ed3ce3524981b4a04e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1f452de760ed3ce3524981b4a04e62">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DONE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DONE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a933361552d8eff52341921cc19eb0a6f" name="a933361552d8eff52341921cc19eb0a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933361552d8eff52341921cc19eb0a6f">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1ae9fe3813a3c96b048c0043dab492" name="a4a1ae9fe3813a3c96b048c0043dab492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1ae9fe3813a3c96b048c0043dab492">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAIL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAIL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdd1facfb46b3160a0dec2e400f7e9c5" name="abdd1facfb46b3160a0dec2e400f7e9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd1facfb46b3160a0dec2e400f7e9c5">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAIL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAIL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ee1fe63139267b5fdc880f48485cb4f" name="a2ee1fe63139267b5fdc880f48485cb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee1fe63139267b5fdc880f48485cb4f">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAIL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAIL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb66fa8b99b5c0676620fc1289aa193b" name="acb66fa8b99b5c0676620fc1289aa193b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb66fa8b99b5c0676620fc1289aa193b">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAIL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAIL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf8c30cbfdb62fa08a15bced32d8bfcf" name="adf8c30cbfdb62fa08a15bced32d8bfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf8c30cbfdb62fa08a15bced32d8bfcf">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAIL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAIL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a64816e5e1075bc7c3371f6ae85272c" name="a8a64816e5e1075bc7c3371f6ae85272c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a64816e5e1075bc7c3371f6ae85272c">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAST_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAST_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a807a7cb2ce298ea06cecd144a56cd9eb" name="a807a7cb2ce298ea06cecd144a56cd9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807a7cb2ce298ea06cecd144a56cd9eb">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAST_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33568d0e3b6cd73713342be4a041be6d" name="a33568d0e3b6cd73713342be4a041be6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33568d0e3b6cd73713342be4a041be6d">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAST_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAST_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5675fee5d300755f171ca1aa8f2fd71b" name="a5675fee5d300755f171ca1aa8f2fd71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5675fee5d300755f171ca1aa8f2fd71b">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAST_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAST_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a61641d7f9a8c14667f13a0c7ecf10d" name="a5a61641d7f9a8c14667f13a0c7ecf10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a61641d7f9a8c14667f13a0c7ecf10d">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_FAST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_FAST_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae441f453feba4dd3b98e870e19cb6658" name="ae441f453feba4dd3b98e870e19cb6658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae441f453feba4dd3b98e870e19cb6658">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad4df96b076594edaeb70befe7fdc36e" name="aad4df96b076594edaeb70befe7fdc36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4df96b076594edaeb70befe7fdc36e">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_PASS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_PASS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86a4748e99017387418c3b495e8e4701" name="a86a4748e99017387418c3b495e8e4701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a4748e99017387418c3b495e8e4701">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_PASS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_PASS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60610f5510556c78db9d9cf2d1cde78e" name="a60610f5510556c78db9d9cf2d1cde78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60610f5510556c78db9d9cf2d1cde78e">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_PASS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_PASS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcba738e5ecd49f0bacfe948bbe5a546" name="adcba738e5ecd49f0bacfe948bbe5a546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcba738e5ecd49f0bacfe948bbe5a546">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_PASS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_PASS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5059c1425f6816b08a0c2b0e83fc21b9" name="a5059c1425f6816b08a0c2b0e83fc21b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5059c1425f6816b08a0c2b0e83fc21b9">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_PASS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_PASS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3029579560d2352a790ea9015ccdc02e" name="a3029579560d2352a790ea9015ccdc02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3029579560d2352a790ea9015ccdc02e">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e848073e732b50bf5e708b03001388" name="ab7e848073e732b50bf5e708b03001388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e848073e732b50bf5e708b03001388">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RUNNING_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RUNNING_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50d5e9c9046595e523506bd0d7f89ca3" name="a50d5e9c9046595e523506bd0d7f89ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d5e9c9046595e523506bd0d7f89ca3">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RUNNING_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RUNNING_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a279c44b04b3cba9d47ca3ba59f8310ce" name="a279c44b04b3cba9d47ca3ba59f8310ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279c44b04b3cba9d47ca3ba59f8310ce">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RUNNING_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RUNNING_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94977598eebadae7d342c3536ac323cd" name="a94977598eebadae7d342c3536ac323cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94977598eebadae7d342c3536ac323cd">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RUNNING_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RUNNING_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7c4e4b94f36f07c1684cb342122272e" name="ab7c4e4b94f36f07c1684cb342122272e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c4e4b94f36f07c1684cb342122272e">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_RUNNING_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_RUNNING_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fda3ab908503389f137da4972a5693f" name="a3fda3ab908503389f137da4972a5693f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fda3ab908503389f137da4972a5693f">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_SLOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_SLOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf749aa4215a7bc97521d232a6fe000d" name="adf749aa4215a7bc97521d232a6fe000d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf749aa4215a7bc97521d232a6fe000d">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_SLOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_SLOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab072060cc06787bb8099ce12eceb5e40" name="ab072060cc06787bb8099ce12eceb5e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab072060cc06787bb8099ce12eceb5e40">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_SLOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_SLOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaebb73084475411002c176cbe46acc0" name="aeaebb73084475411002c176cbe46acc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaebb73084475411002c176cbe46acc0">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_SLOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_SLOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80c3c8106fcb4d5b2d61ebff593c2a97" name="a80c3c8106fcb4d5b2d61ebff593c2a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c3c8106fcb4d5b2d61ebff593c2a97">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_SLOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_SLOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fb7231ba794842ed488234e9ee08d6" name="a59fb7231ba794842ed488234e9ee08d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fb7231ba794842ed488234e9ee08d6">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_WAITING_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_WAITING_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134d31e10f10f265b8eb54a19c847278" name="a134d31e10f10f265b8eb54a19c847278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134d31e10f10f265b8eb54a19c847278">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_WAITING_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_WAITING_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c54e9a2cb6c26d4f4733ada383238ab" name="a4c54e9a2cb6c26d4f4733ada383238ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c54e9a2cb6c26d4f4733ada383238ab">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_WAITING_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_WAITING_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a163a2ab1465a6897fa7fb6da92025f" name="a3a163a2ab1465a6897fa7fb6da92025f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a163a2ab1465a6897fa7fb6da92025f">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_WAITING_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_WAITING_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade52ccd63f118ce4c3ad339564d3c8a0" name="ade52ccd63f118ce4c3ad339564d3c8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade52ccd63f118ce4c3ad339564d3c8a0">&#9670;&#160;</a></span>CLOCKS_FC0_STATUS_WAITING_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_FC0_STATUS_WAITING_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94bf93dcf10ae61628c2ee5291b8f3b1" name="a94bf93dcf10ae61628c2ee5291b8f3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bf93dcf10ae61628c2ee5291b8f3b1">&#9670;&#160;</a></span>CLOCKS_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b44b0180edf3b96ff5eb17206920b3" name="a01b44b0180edf3b96ff5eb17206920b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b44b0180edf3b96ff5eb17206920b3">&#9670;&#160;</a></span>CLOCKS_INTE_CLK_SYS_RESUS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_CLK_SYS_RESUS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a327cb08259ffa0d376f211d97de8203c" name="a327cb08259ffa0d376f211d97de8203c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327cb08259ffa0d376f211d97de8203c">&#9670;&#160;</a></span>CLOCKS_INTE_CLK_SYS_RESUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_CLK_SYS_RESUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9530586fafd87b4927dcf1f414602da" name="ad9530586fafd87b4927dcf1f414602da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9530586fafd87b4927dcf1f414602da">&#9670;&#160;</a></span>CLOCKS_INTE_CLK_SYS_RESUS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_CLK_SYS_RESUS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0de2c89f8fa690a517f277631f35794" name="ab0de2c89f8fa690a517f277631f35794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0de2c89f8fa690a517f277631f35794">&#9670;&#160;</a></span>CLOCKS_INTE_CLK_SYS_RESUS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_CLK_SYS_RESUS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d2538e83c903044f11c94930a53bc0c" name="a7d2538e83c903044f11c94930a53bc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2538e83c903044f11c94930a53bc0c">&#9670;&#160;</a></span>CLOCKS_INTE_CLK_SYS_RESUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_CLK_SYS_RESUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe98175958483c7d2f8c0d67d990d20d" name="abe98175958483c7d2f8c0d67d990d20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe98175958483c7d2f8c0d67d990d20d">&#9670;&#160;</a></span>CLOCKS_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c1319928e61b41e4a7d76f5e2d88144" name="a3c1319928e61b41e4a7d76f5e2d88144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1319928e61b41e4a7d76f5e2d88144">&#9670;&#160;</a></span>CLOCKS_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add9095b5ee791e4e68a66e027807280b" name="add9095b5ee791e4e68a66e027807280b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9095b5ee791e4e68a66e027807280b">&#9670;&#160;</a></span>CLOCKS_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53b28084cb75dcc0c219efa864eaac9b" name="a53b28084cb75dcc0c219efa864eaac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b28084cb75dcc0c219efa864eaac9b">&#9670;&#160;</a></span>CLOCKS_INTF_CLK_SYS_RESUS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_CLK_SYS_RESUS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8790475cc8cda881319f360ac813bcc7" name="a8790475cc8cda881319f360ac813bcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8790475cc8cda881319f360ac813bcc7">&#9670;&#160;</a></span>CLOCKS_INTF_CLK_SYS_RESUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_CLK_SYS_RESUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a274527bf31b5d7d8b179f1f9b5afb3de" name="a274527bf31b5d7d8b179f1f9b5afb3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274527bf31b5d7d8b179f1f9b5afb3de">&#9670;&#160;</a></span>CLOCKS_INTF_CLK_SYS_RESUS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_CLK_SYS_RESUS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09aae74a2501cc7672f9949328b47c0b" name="a09aae74a2501cc7672f9949328b47c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aae74a2501cc7672f9949328b47c0b">&#9670;&#160;</a></span>CLOCKS_INTF_CLK_SYS_RESUS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_CLK_SYS_RESUS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a823e074d981cdecbd53fdde82ab12b65" name="a823e074d981cdecbd53fdde82ab12b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823e074d981cdecbd53fdde82ab12b65">&#9670;&#160;</a></span>CLOCKS_INTF_CLK_SYS_RESUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_CLK_SYS_RESUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad18c3225fbe8d45f1d1315993833ec89" name="ad18c3225fbe8d45f1d1315993833ec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18c3225fbe8d45f1d1315993833ec89">&#9670;&#160;</a></span>CLOCKS_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0b830e01de9a1ac906d73232fbb295" name="aee0b830e01de9a1ac906d73232fbb295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0b830e01de9a1ac906d73232fbb295">&#9670;&#160;</a></span>CLOCKS_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa429fd3c280d019f549c32d7b8b87d7f" name="aa429fd3c280d019f549c32d7b8b87d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa429fd3c280d019f549c32d7b8b87d7f">&#9670;&#160;</a></span>CLOCKS_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217fc7bab1c3fde6d7056b74e5aa9394" name="a217fc7bab1c3fde6d7056b74e5aa9394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217fc7bab1c3fde6d7056b74e5aa9394">&#9670;&#160;</a></span>CLOCKS_INTR_CLK_SYS_RESUS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_CLK_SYS_RESUS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa45e62e449caae5c287d7cdc56c7f2a2" name="aa45e62e449caae5c287d7cdc56c7f2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45e62e449caae5c287d7cdc56c7f2a2">&#9670;&#160;</a></span>CLOCKS_INTR_CLK_SYS_RESUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_CLK_SYS_RESUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99897f3831c3635bca83a7330517e86c" name="a99897f3831c3635bca83a7330517e86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99897f3831c3635bca83a7330517e86c">&#9670;&#160;</a></span>CLOCKS_INTR_CLK_SYS_RESUS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_CLK_SYS_RESUS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273f9aa747e3d53e3d8c9c5e92bc253e" name="a273f9aa747e3d53e3d8c9c5e92bc253e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273f9aa747e3d53e3d8c9c5e92bc253e">&#9670;&#160;</a></span>CLOCKS_INTR_CLK_SYS_RESUS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_CLK_SYS_RESUS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf0bc01e75d625668945a02b9082f49f" name="acf0bc01e75d625668945a02b9082f49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0bc01e75d625668945a02b9082f49f">&#9670;&#160;</a></span>CLOCKS_INTR_CLK_SYS_RESUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_CLK_SYS_RESUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22b29f2842c02b7ffbfdef7b2f7e026" name="af22b29f2842c02b7ffbfdef7b2f7e026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22b29f2842c02b7ffbfdef7b2f7e026">&#9670;&#160;</a></span>CLOCKS_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94637003bd813ddc16dc1ae51bfd7a2" name="ae94637003bd813ddc16dc1ae51bfd7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94637003bd813ddc16dc1ae51bfd7a2">&#9670;&#160;</a></span>CLOCKS_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fff656324d5411a40d557ce961cee11" name="a4fff656324d5411a40d557ce961cee11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fff656324d5411a40d557ce961cee11">&#9670;&#160;</a></span>CLOCKS_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f80befa1376f3b5b9bee397767702a7" name="a0f80befa1376f3b5b9bee397767702a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f80befa1376f3b5b9bee397767702a7">&#9670;&#160;</a></span>CLOCKS_INTS_CLK_SYS_RESUS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_CLK_SYS_RESUS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7260abda236fd7175c49624a29fd9dff" name="a7260abda236fd7175c49624a29fd9dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7260abda236fd7175c49624a29fd9dff">&#9670;&#160;</a></span>CLOCKS_INTS_CLK_SYS_RESUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_CLK_SYS_RESUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2795dd74b268d461946d60a0851ac725" name="a2795dd74b268d461946d60a0851ac725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2795dd74b268d461946d60a0851ac725">&#9670;&#160;</a></span>CLOCKS_INTS_CLK_SYS_RESUS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_CLK_SYS_RESUS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adced71c26dca598cc2427183ef746451" name="adced71c26dca598cc2427183ef746451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adced71c26dca598cc2427183ef746451">&#9670;&#160;</a></span>CLOCKS_INTS_CLK_SYS_RESUS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_CLK_SYS_RESUS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d8d6a7595faf29c09e8de814a3a414a" name="a5d8d6a7595faf29c09e8de814a3a414a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8d6a7595faf29c09e8de814a3a414a">&#9670;&#160;</a></span>CLOCKS_INTS_CLK_SYS_RESUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_CLK_SYS_RESUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa55cdf26399909969ef28a985b70a0b0" name="aa55cdf26399909969ef28a985b70a0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55cdf26399909969ef28a985b70a0b0">&#9670;&#160;</a></span>CLOCKS_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348c06a781c1426a7eeb29730038ab9f" name="a348c06a781c1426a7eeb29730038ab9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348c06a781c1426a7eeb29730038ab9f">&#9670;&#160;</a></span>CLOCKS_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7de6087a03ec7844d59a00d055c920" name="a2b7de6087a03ec7844d59a00d055c920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7de6087a03ec7844d59a00d055c920">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7372e8215a45958c2735d0eb4431f71" name="ad7372e8215a45958c2735d0eb4431f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7372e8215a45958c2735d0eb4431f71">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3ef44fb2355b188a9c0d945f5897171" name="ae3ef44fb2355b188a9c0d945f5897171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ef44fb2355b188a9c0d945f5897171">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02471976316d25d6cb658d5d8913b5eb" name="a02471976316d25d6cb658d5d8913b5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02471976316d25d6cb658d5d8913b5eb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45dd881e3ac00924b357edf051a59c97" name="a45dd881e3ac00924b357edf051a59c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45dd881e3ac00924b357edf051a59c97">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4775afcb7ff5cc8d7bc5385f9f49586b" name="a4775afcb7ff5cc8d7bc5385f9f49586b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4775afcb7ff5cc8d7bc5385f9f49586b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f4900bd09a2e116166b9c27e99f8a5" name="ab9f4900bd09a2e116166b9c27e99f8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f4900bd09a2e116166b9c27e99f8a5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25fe0f24b53fbfce185e4df387045596" name="a25fe0f24b53fbfce185e4df387045596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25fe0f24b53fbfce185e4df387045596">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f68e8947753ffaa162761895925beba" name="a8f68e8947753ffaa162761895925beba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f68e8947753ffaa162761895925beba">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cef67ca41c539fd96d5e2d94c602e9c" name="a9cef67ca41c539fd96d5e2d94c602e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cef67ca41c539fd96d5e2d94c602e9c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c272253b6d72f80698086921a195b7" name="a13c272253b6d72f80698086921a195b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c272253b6d72f80698086921a195b7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d37e519bfc30501f06357bf8e64b92" name="ad5d37e519bfc30501f06357bf8e64b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d37e519bfc30501f06357bf8e64b92">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c786764bab6fa37ec5f40cc8b3173ab" name="a0c786764bab6fa37ec5f40cc8b3173ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c786764bab6fa37ec5f40cc8b3173ab">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45304841753ad9166bd625625828d742" name="a45304841753ad9166bd625625828d742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45304841753ad9166bd625625828d742">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc46e8fb6cad58763a6486b895c70d70" name="afc46e8fb6cad58763a6486b895c70d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc46e8fb6cad58763a6486b895c70d70">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb4f0eb1f09d743fb682016fbeb86d9" name="a3fb4f0eb1f09d743fb682016fbeb86d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb4f0eb1f09d743fb682016fbeb86d9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b43871f42008ae3e459910cdec17841" name="a4b43871f42008ae3e459910cdec17841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b43871f42008ae3e459910cdec17841">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a901b77aaa34371e790f743e4d5517c" name="a8a901b77aaa34371e790f743e4d5517c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a901b77aaa34371e790f743e4d5517c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d9b6f901e0472d5ab06b484178b8cae" name="a6d9b6f901e0472d5ab06b484178b8cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9b6f901e0472d5ab06b484178b8cae">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbba638b8e2f4fb7055b974163c3f711" name="adbba638b8e2f4fb7055b974163c3f711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbba638b8e2f4fb7055b974163c3f711">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a8ffbf2c0f4b2da8f37d9728575e29" name="aa2a8ffbf2c0f4b2da8f37d9728575e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a8ffbf2c0f4b2da8f37d9728575e29">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1adbdcf4a221e3be486f1dafc711c8" name="aaf1adbdcf4a221e3be486f1dafc711c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1adbdcf4a221e3be486f1dafc711c8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8c0d7da9210930d34383c49f553f5f" name="aeb8c0d7da9210930d34383c49f553f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8c0d7da9210930d34383c49f553f5f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5eb7bf4a07aa66a066ca8cff16dede9" name="ac5eb7bf4a07aa66a066ca8cff16dede9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5eb7bf4a07aa66a066ca8cff16dede9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa87df441fd44dcff22b5f9b5609bea35" name="aa87df441fd44dcff22b5f9b5609bea35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87df441fd44dcff22b5f9b5609bea35">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a705e74faa9f4a776a6cd8a6024c7b891" name="a705e74faa9f4a776a6cd8a6024c7b891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705e74faa9f4a776a6cd8a6024c7b891">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5013a62468a99679f088d7b7dda42277" name="a5013a62468a99679f088d7b7dda42277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5013a62468a99679f088d7b7dda42277">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc6e2670950f469cf00446ac54ddc38c" name="adc6e2670950f469cf00446ac54ddc38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6e2670950f469cf00446ac54ddc38c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11134951debb9f4a0e0e051d3cf9987c" name="a11134951debb9f4a0e0e051d3cf9987c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11134951debb9f4a0e0e051d3cf9987c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7f7d5af1054197b7030303bd76b347b" name="ab7f7d5af1054197b7030303bd76b347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f7d5af1054197b7030303bd76b347b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a818f92cdb6c5173dc3a66dbecf641a19" name="a818f92cdb6c5173dc3a66dbecf641a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818f92cdb6c5173dc3a66dbecf641a19">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eb80051ba5357cff4f3e031846251b3" name="a5eb80051ba5357cff4f3e031846251b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb80051ba5357cff4f3e031846251b3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbfbcae18f25cf590e7946e3a3d7cbe3" name="afbfbcae18f25cf590e7946e3a3d7cbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfbcae18f25cf590e7946e3a3d7cbe3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2235a89805a2cc2c2538ad19c09a9bb" name="ac2235a89805a2cc2c2538ad19c09a9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2235a89805a2cc2c2538ad19c09a9bb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f9f4aafb484b6231d93a28bc18a8230" name="a1f9f4aafb484b6231d93a28bc18a8230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9f4aafb484b6231d93a28bc18a8230">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7860cde00a3763b94fef19db5e9e1815" name="a7860cde00a3763b94fef19db5e9e1815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7860cde00a3763b94fef19db5e9e1815">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba86b2db63d37c0e567e8497c17696c" name="a6ba86b2db63d37c0e567e8497c17696c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba86b2db63d37c0e567e8497c17696c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af901a292eb9e7dc20cac44a4e5b71168" name="af901a292eb9e7dc20cac44a4e5b71168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af901a292eb9e7dc20cac44a4e5b71168">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81aa260ec3445d0d5f911e4af2eddb5" name="ab81aa260ec3445d0d5f911e4af2eddb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81aa260ec3445d0d5f911e4af2eddb5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569fd8f877c232b8f8fe2913e77337db" name="a569fd8f877c232b8f8fe2913e77337db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569fd8f877c232b8f8fe2913e77337db">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a373a2f6bd19224f869d8286c13a3e6b6" name="a373a2f6bd19224f869d8286c13a3e6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373a2f6bd19224f869d8286c13a3e6b6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf943b19d3eaa4281784accb2e5a1c02" name="abf943b19d3eaa4281784accb2e5a1c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf943b19d3eaa4281784accb2e5a1c02">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6683e39a4e8b009475c195f4d3e5b1" name="adf6683e39a4e8b009475c195f4d3e5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6683e39a4e8b009475c195f4d3e5b1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b1f6c2b86194815435dd16c5c41e04c" name="a9b1f6c2b86194815435dd16c5c41e04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1f6c2b86194815435dd16c5c41e04c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12023ae7db4964938c15f8cf272cde92" name="a12023ae7db4964938c15f8cf272cde92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12023ae7db4964938c15f8cf272cde92">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ef7e25fd52d1cc652542cd1f3318bfe" name="a5ef7e25fd52d1cc652542cd1f3318bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef7e25fd52d1cc652542cd1f3318bfe">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a458a0ed4ef961766461e554982abcd0e" name="a458a0ed4ef961766461e554982abcd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a458a0ed4ef961766461e554982abcd0e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f3997d5fc255de8e3a12d5f6ff85bed" name="a2f3997d5fc255de8e3a12d5f6ff85bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3997d5fc255de8e3a12d5f6ff85bed">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb1b43049229a5dbc7fc455f985369d" name="aafb1b43049229a5dbc7fc455f985369d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb1b43049229a5dbc7fc455f985369d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb4583dce369c06d7d9867f9c6df4177" name="aeb4583dce369c06d7d9867f9c6df4177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4583dce369c06d7d9867f9c6df4177">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e79a1c06c1f047091f756080b3eeb82" name="a4e79a1c06c1f047091f756080b3eeb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e79a1c06c1f047091f756080b3eeb82">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e8985b7db57385faf35b17f6dcd2c3" name="a79e8985b7db57385faf35b17f6dcd2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e8985b7db57385faf35b17f6dcd2c3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_DMA_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a948a49a344afff2e4a4a64340ce14934" name="a948a49a344afff2e4a4a64340ce14934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948a49a344afff2e4a4a64340ce14934">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74df86edfa7cc1d611b188476e661233" name="a74df86edfa7cc1d611b188476e661233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74df86edfa7cc1d611b188476e661233">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcff607422a14a94991a2f6e9905642b" name="afcff607422a14a94991a2f6e9905642b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcff607422a14a94991a2f6e9905642b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8223d027e88d933e30992b5c9172e4f5" name="a8223d027e88d933e30992b5c9172e4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8223d027e88d933e30992b5c9172e4f5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b2ddc50037fa04bfc3cb9b9f4ba3c0" name="a02b2ddc50037fa04bfc3cb9b9f4ba3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b2ddc50037fa04bfc3cb9b9f4ba3c0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae80bbe90c468609205b96698ddd85161" name="ae80bbe90c468609205b96698ddd85161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80bbe90c468609205b96698ddd85161">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136d8e354faff9ed0e15233c1087087e" name="a136d8e354faff9ed0e15233c1087087e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136d8e354faff9ed0e15233c1087087e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a14ab8ef75759055a0788bfed727489" name="a2a14ab8ef75759055a0788bfed727489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a14ab8ef75759055a0788bfed727489">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57ecbffce28a054117773a3573462431" name="a57ecbffce28a054117773a3573462431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ecbffce28a054117773a3573462431">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afafb2210858c830172a9447cae581370" name="afafb2210858c830172a9447cae581370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafb2210858c830172a9447cae581370">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c835e61d87479af49c3abe202ccb46e" name="a2c835e61d87479af49c3abe202ccb46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c835e61d87479af49c3abe202ccb46e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39c0a7a7cbaa3461f3d7e5c2f5563b27" name="a39c0a7a7cbaa3461f3d7e5c2f5563b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c0a7a7cbaa3461f3d7e5c2f5563b27">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accdacd560f0637e861b40b07ac0e4405" name="accdacd560f0637e861b40b07ac0e4405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdacd560f0637e861b40b07ac0e4405">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcbc234a6db23f0bf7e5fa94d2bb10c8" name="abcbc234a6db23f0bf7e5fa94d2bb10c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbc234a6db23f0bf7e5fa94d2bb10c8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa19a34aabdb5b87ede9480887c21ae04" name="aa19a34aabdb5b87ede9480887c21ae04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19a34aabdb5b87ede9480887c21ae04">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cbb146a46c034583172a8859bb2e5b5" name="a2cbb146a46c034583172a8859bb2e5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cbb146a46c034583172a8859bb2e5b5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae620623f195a1be8d3a168dad5632e50" name="ae620623f195a1be8d3a168dad5632e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae620623f195a1be8d3a168dad5632e50">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96cb2f03099a6d144f6a315ed8d1445c" name="a96cb2f03099a6d144f6a315ed8d1445c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96cb2f03099a6d144f6a315ed8d1445c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a144b4efd58b5a83947c82d4d67428fee" name="a144b4efd58b5a83947c82d4d67428fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144b4efd58b5a83947c82d4d67428fee">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af243d0bb8049c2afd6e756dcc690b219" name="af243d0bb8049c2afd6e756dcc690b219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af243d0bb8049c2afd6e756dcc690b219">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71f3ea6f7c2304c51dd8b8e5f3d757ed" name="a71f3ea6f7c2304c51dd8b8e5f3d757ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f3ea6f7c2304c51dd8b8e5f3d757ed">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a864103c071bb3f5eeed8ad5d9136a418" name="a864103c071bb3f5eeed8ad5d9136a418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864103c071bb3f5eeed8ad5d9136a418">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8be7d9d6cd945fc2334e6488ab08746" name="ae8be7d9d6cd945fc2334e6488ab08746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8be7d9d6cd945fc2334e6488ab08746">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23cf51c1cf2ca8d427bfd20f3ad2d9c1" name="a23cf51c1cf2ca8d427bfd20f3ad2d9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23cf51c1cf2ca8d427bfd20f3ad2d9c1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a634302e1e19371780ac136ad99171681" name="a634302e1e19371780ac136ad99171681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634302e1e19371780ac136ad99171681">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_IO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_IO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cb70ae73bc9673699c2b355cae8aa5d" name="a9cb70ae73bc9673699c2b355cae8aa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb70ae73bc9673699c2b355cae8aa5d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_IO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_IO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a289c4bc70ab08830825e52bbba7a119e" name="a289c4bc70ab08830825e52bbba7a119e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289c4bc70ab08830825e52bbba7a119e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_IO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_IO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5ddf57dda2d03a470be2f7d8953e4f7" name="ac5ddf57dda2d03a470be2f7d8953e4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ddf57dda2d03a470be2f7d8953e4f7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_IO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_IO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07c2c3fc7822a8b86eb14311230c3579" name="a07c2c3fc7822a8b86eb14311230c3579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c2c3fc7822a8b86eb14311230c3579">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_IO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_IO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6bc8a87ac3347b20ffa5c553db22ce5" name="aa6bc8a87ac3347b20ffa5c553db22ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bc8a87ac3347b20ffa5c553db22ce5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f3daf1e5d6f956dcb07e041b5596aa0" name="a5f3daf1e5d6f956dcb07e041b5596aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3daf1e5d6f956dcb07e041b5596aa0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a8db87f7e16adffae0420282ce4cfbd" name="a9a8db87f7e16adffae0420282ce4cfbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8db87f7e16adffae0420282ce4cfbd">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b563250e4f2fbaa30b43436e994c68c" name="a6b563250e4f2fbaa30b43436e994c68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b563250e4f2fbaa30b43436e994c68c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d9a72666d3973deab67be675873bf82" name="a2d9a72666d3973deab67be675873bf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9a72666d3973deab67be675873bf82">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f5683e19a77efbbadcf784ec9593078" name="a8f5683e19a77efbbadcf784ec9593078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5683e19a77efbbadcf784ec9593078">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5be538c25a6ec13715a651718eefd74" name="af5be538c25a6ec13715a651718eefd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5be538c25a6ec13715a651718eefd74">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52eac1794e2eb09e89e0d82beb21a428" name="a52eac1794e2eb09e89e0d82beb21a428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52eac1794e2eb09e89e0d82beb21a428">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a718646d07f6221b554ab466dc19ea739" name="a718646d07f6221b554ab466dc19ea739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718646d07f6221b554ab466dc19ea739">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67ba4a08750e34fa0f5a91f06769e4a8" name="a67ba4a08750e34fa0f5a91f06769e4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ba4a08750e34fa0f5a91f06769e4a8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad312d829465c238b01d57a5642c5784e" name="ad312d829465c238b01d57a5642c5784e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad312d829465c238b01d57a5642c5784e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PADS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PADS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64aa2923d96fe821c46eba0e15538283" name="a64aa2923d96fe821c46eba0e15538283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64aa2923d96fe821c46eba0e15538283">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PADS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PADS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb7f0b8f2740bfdd04ea4f22e5228c2" name="acdb7f0b8f2740bfdd04ea4f22e5228c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb7f0b8f2740bfdd04ea4f22e5228c2">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PADS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PADS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49eaa821decb7ab3fc83d8d26410c19f" name="a49eaa821decb7ab3fc83d8d26410c19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49eaa821decb7ab3fc83d8d26410c19f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PADS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PADS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e7ce10d8a6c2172b2f10e48c57ddbd7" name="a2e7ce10d8a6c2172b2f10e48c57ddbd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7ce10d8a6c2172b2f10e48c57ddbd7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PADS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PADS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61685f35e57a902370de69808fb62f2b" name="a61685f35e57a902370de69808fb62f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61685f35e57a902370de69808fb62f2b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeee49c00f8976d9ba4f84ca311d49de1" name="aeee49c00f8976d9ba4f84ca311d49de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee49c00f8976d9ba4f84ca311d49de1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0d61a0b0ccb5ed8c21332a7a6826907" name="ab0d61a0b0ccb5ed8c21332a7a6826907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d61a0b0ccb5ed8c21332a7a6826907">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47e72d8fb8478a7883695acd52199c91" name="a47e72d8fb8478a7883695acd52199c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e72d8fb8478a7883695acd52199c91">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5adaf101fb2d9dc165726423cf4ff67a" name="a5adaf101fb2d9dc165726423cf4ff67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adaf101fb2d9dc165726423cf4ff67a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af764a3cc93056c34b96abb0a81de135d" name="af764a3cc93056c34b96abb0a81de135d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af764a3cc93056c34b96abb0a81de135d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4746fa4fbc304c984d528c7f11146723" name="a4746fa4fbc304c984d528c7f11146723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4746fa4fbc304c984d528c7f11146723">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8daa7108ce8395a6d898b0284e1be191" name="a8daa7108ce8395a6d898b0284e1be191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8daa7108ce8395a6d898b0284e1be191">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6ae3a553afbc3e0512398d5058d260" name="abb6ae3a553afbc3e0512398d5058d260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6ae3a553afbc3e0512398d5058d260">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9901559c76fe77c86ed9e7bd72659165" name="a9901559c76fe77c86ed9e7bd72659165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9901559c76fe77c86ed9e7bd72659165">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e19d069d73b2df3d2d18dc31fa218e7" name="a7e19d069d73b2df3d2d18dc31fa218e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e19d069d73b2df3d2d18dc31fa218e7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7a8b723b054fa707c1946316744a841" name="ae7a8b723b054fa707c1946316744a841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a8b723b054fa707c1946316744a841">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d4dfbd86177342dc1ac12fce7d7bed5" name="a1d4dfbd86177342dc1ac12fce7d7bed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4dfbd86177342dc1ac12fce7d7bed5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfab45c7ac090308300fa37368a3957a" name="acfab45c7ac090308300fa37368a3957a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfab45c7ac090308300fa37368a3957a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad24f347788985c19561deecd4b44d851" name="ad24f347788985c19561deecd4b44d851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24f347788985c19561deecd4b44d851">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e2255b62d97a636671a527b2d2d9c6c" name="a6e2255b62d97a636671a527b2d2d9c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2255b62d97a636671a527b2d2d9c6c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbde9412cea95b7285f1303608121e6c" name="acbde9412cea95b7285f1303608121e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbde9412cea95b7285f1303608121e6c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fec1c90eda8240ea84e3db0ecd70594" name="a2fec1c90eda8240ea84e3db0ecd70594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fec1c90eda8240ea84e3db0ecd70594">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9bf4215429d1a138843fc5f7fbf4133" name="ad9bf4215429d1a138843fc5f7fbf4133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bf4215429d1a138843fc5f7fbf4133">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d71ba4e6d01f73121d7f95bd0dd9b1" name="a67d71ba4e6d01f73121d7f95bd0dd9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d71ba4e6d01f73121d7f95bd0dd9b1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a627165d8b6cd258707d586f10e23ea53" name="a627165d8b6cd258707d586f10e23ea53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627165d8b6cd258707d586f10e23ea53">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f9d2a5cec6aed1e30340deb68c70e7" name="a08f9d2a5cec6aed1e30340deb68c70e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f9d2a5cec6aed1e30340deb68c70e7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2702db14b0f65dcf0e17527f6af2811" name="af2702db14b0f65dcf0e17527f6af2811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2702db14b0f65dcf0e17527f6af2811">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0add24d6338581b074cf28f56d42b0d" name="aa0add24d6338581b074cf28f56d42b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0add24d6338581b074cf28f56d42b0d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84503b1439e57f37e61f24495f7e5052" name="a84503b1439e57f37e61f24495f7e5052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84503b1439e57f37e61f24495f7e5052">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ee7e50ae47321c4906294da2e9615ad" name="a8ee7e50ae47321c4906294da2e9615ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee7e50ae47321c4906294da2e9615ad">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674cd8419cdb119eea16b0caa4df6611" name="a674cd8419cdb119eea16b0caa4df6611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674cd8419cdb119eea16b0caa4df6611">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73a0db7569d6b7a9064e87b232a94b09" name="a73a0db7569d6b7a9064e87b232a94b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a0db7569d6b7a9064e87b232a94b09">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ac252578cab65969cd572d482e6f37c" name="a3ac252578cab65969cd572d482e6f37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac252578cab65969cd572d482e6f37c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af09d929ca03e034b476545de0e64f16c" name="af09d929ca03e034b476545de0e64f16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09d929ca03e034b476545de0e64f16c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdd890ab7a6f626128f18409fadada25" name="acdd890ab7a6f626128f18409fadada25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdd890ab7a6f626128f18409fadada25">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PSM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PSM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989125746570faf00a9128e745af4883" name="a989125746570faf00a9128e745af4883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989125746570faf00a9128e745af4883">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PSM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PSM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151237b2144b0e41d4a687b636d45f68" name="a151237b2144b0e41d4a687b636d45f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151237b2144b0e41d4a687b636d45f68">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PSM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PSM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b576c8f67c18a6a8f312fd52bc2bf76" name="a9b576c8f67c18a6a8f312fd52bc2bf76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b576c8f67c18a6a8f312fd52bc2bf76">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PSM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PSM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5233bed63b42c5ddb82caf3d1da265d3" name="a5233bed63b42c5ddb82caf3d1da265d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5233bed63b42c5ddb82caf3d1da265d3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PSM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PSM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c10799aeac56fb896a9c0e7fd864b4" name="a51c10799aeac56fb896a9c0e7fd864b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c10799aeac56fb896a9c0e7fd864b4">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PWM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8af197f7a13d165a894071cb65ebd1b2" name="a8af197f7a13d165a894071cb65ebd1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af197f7a13d165a894071cb65ebd1b2">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa606860332c698b083ea2738202c1b5" name="aaa606860332c698b083ea2738202c1b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa606860332c698b083ea2738202c1b5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa385cb67e822ac9860725828af2489d2" name="aa385cb67e822ac9860725828af2489d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa385cb67e822ac9860725828af2489d2">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a857b7a7de89b9eb63055a2017f2d3b" name="a0a857b7a7de89b9eb63055a2017f2d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a857b7a7de89b9eb63055a2017f2d3b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9b8deca37d2681bd4ea4528ce816774" name="ac9b8deca37d2681bd4ea4528ce816774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b8deca37d2681bd4ea4528ce816774">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163eaa769ee1803a42e0f5c478db6939" name="a163eaa769ee1803a42e0f5c478db6939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163eaa769ee1803a42e0f5c478db6939">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd4df90c81f468f42234beb36183fbd" name="a4cd4df90c81f468f42234beb36183fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd4df90c81f468f42234beb36183fbd">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98d925232d5d129f56cc5dce8cc2fc32" name="a98d925232d5d129f56cc5dce8cc2fc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d925232d5d129f56cc5dce8cc2fc32">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae661e8fbf4911c7068c839bb29d8a402" name="ae661e8fbf4911c7068c839bb29d8a402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae661e8fbf4911c7068c839bb29d8a402">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ff57b51adf80cbdf31c0f95c6feb654" name="a1ff57b51adf80cbdf31c0f95c6feb654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff57b51adf80cbdf31c0f95c6feb654">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a105df7b563068a4b68e15fb8041a6697" name="a105df7b563068a4b68e15fb8041a6697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105df7b563068a4b68e15fb8041a6697">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c21bfa6291ebc02790ee86c975ce3be" name="a2c21bfa6291ebc02790ee86c975ce3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c21bfa6291ebc02790ee86c975ce3be">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52cf514df0649677f2cd33757cc17e26" name="a52cf514df0649677f2cd33757cc17e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52cf514df0649677f2cd33757cc17e26">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69dc42802e7f2b3602347c5c78c9c6af" name="a69dc42802e7f2b3602347c5c78c9c6af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69dc42802e7f2b3602347c5c78c9c6af">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d7429636d87435df430cb3556138b6" name="ac6d7429636d87435df430cb3556138b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d7429636d87435df430cb3556138b6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34e608464341424259e2d83101262a47" name="a34e608464341424259e2d83101262a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e608464341424259e2d83101262a47">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c03498a24618f52c3b0102c38914cbd" name="a6c03498a24618f52c3b0102c38914cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c03498a24618f52c3b0102c38914cbd">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad52faabe8e7e04d92f944dbb247755" name="a8ad52faabe8e7e04d92f944dbb247755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad52faabe8e7e04d92f944dbb247755">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0fef5453820c4f558390b55ea7c18c3" name="ae0fef5453820c4f558390b55ea7c18c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fef5453820c4f558390b55ea7c18c3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d020461ace08341ffa8acccbd5cf0d" name="ac0d020461ace08341ffa8acccbd5cf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d020461ace08341ffa8acccbd5cf0d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbe91fd3af5a90ed81606120bf4e87a4" name="abbe91fd3af5a90ed81606120bf4e87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe91fd3af5a90ed81606120bf4e87a4">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94e42b59a13de2d8b5829f8766285a3" name="ae94e42b59a13de2d8b5829f8766285a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94e42b59a13de2d8b5829f8766285a3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a617f2e3f01ee858cd4f909d1e5659dce" name="a617f2e3f01ee858cd4f909d1e5659dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a617f2e3f01ee858cd4f909d1e5659dce">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aab19c067c0bcdd56fe8e93050e7e0f" name="a8aab19c067c0bcdd56fe8e93050e7e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aab19c067c0bcdd56fe8e93050e7e0f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8ea6d99cfc7764fea11f48e25b0987f" name="ac8ea6d99cfc7764fea11f48e25b0987f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ea6d99cfc7764fea11f48e25b0987f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SIO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ab7c2d81767464016bc2e738b25ae3" name="a36ab7c2d81767464016bc2e738b25ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ab7c2d81767464016bc2e738b25ae3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aa1cb483188834480399978d69ac252" name="a6aa1cb483188834480399978d69ac252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa1cb483188834480399978d69ac252">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20c1b62701ae5ca73f4341e466473628" name="a20c1b62701ae5ca73f4341e466473628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c1b62701ae5ca73f4341e466473628">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4df4038d2820ca6f8d1817f771f604ca" name="a4df4038d2820ca6f8d1817f771f604ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df4038d2820ca6f8d1817f771f604ca">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_CLK_SYS_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_CLK_SYS_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8365f6d5be8c0c79cf1c85e26506b034" name="a8365f6d5be8c0c79cf1c85e26506b034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8365f6d5be8c0c79cf1c85e26506b034">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888bab8179ab16a9567029a87c1af5df" name="a888bab8179ab16a9567029a87c1af5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888bab8179ab16a9567029a87c1af5df">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8739c95a886e029b4775e7a3d96a1fdb" name="a8739c95a886e029b4775e7a3d96a1fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8739c95a886e029b4775e7a3d96a1fdb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a813dca2ac7af7733562d1be84ef35206" name="a813dca2ac7af7733562d1be84ef35206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813dca2ac7af7733562d1be84ef35206">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83a53f307c8b2e4679645bae4199dc4e" name="a83a53f307c8b2e4679645bae4199dc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a53f307c8b2e4679645bae4199dc4e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8519e49bb5290a83ef93b58089ab0681" name="a8519e49bb5290a83ef93b58089ab0681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8519e49bb5290a83ef93b58089ab0681">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7896ee12df99de69938f4647fddf818d" name="a7896ee12df99de69938f4647fddf818d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7896ee12df99de69938f4647fddf818d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a858fbc4d2ede754251582e532bb1b237" name="a858fbc4d2ede754251582e532bb1b237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858fbc4d2ede754251582e532bb1b237">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9841a991cda6d3f262b36e77e512aa0" name="ae9841a991cda6d3f262b36e77e512aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9841a991cda6d3f262b36e77e512aa0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab758f2164812f8ecfa92aca668df84da" name="ab758f2164812f8ecfa92aca668df84da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab758f2164812f8ecfa92aca668df84da">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeedbb7f8e4f24df824a95a9a8291567d" name="aeedbb7f8e4f24df824a95a9a8291567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedbb7f8e4f24df824a95a9a8291567d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affabec35497c32946ffef50cd02b2ddd" name="affabec35497c32946ffef50cd02b2ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affabec35497c32946ffef50cd02b2ddd">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cee02ad7c567ea38b87f017bacf5a4b" name="a5cee02ad7c567ea38b87f017bacf5a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cee02ad7c567ea38b87f017bacf5a4b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca3748389f810c75c6dd4ca11777ae12" name="aca3748389f810c75c6dd4ca11777ae12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3748389f810c75c6dd4ca11777ae12">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1906b30a3060c72f9172031d0484e9ec" name="a1906b30a3060c72f9172031d0484e9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1906b30a3060c72f9172031d0484e9ec">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54e8ea298833411db4a83610eda50da2" name="a54e8ea298833411db4a83610eda50da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e8ea298833411db4a83610eda50da2">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a098eb1212f56062f3055316dbebc300d" name="a098eb1212f56062f3055316dbebc300d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098eb1212f56062f3055316dbebc300d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe6bcb6c432baf504e457ba904478416" name="afe6bcb6c432baf504e457ba904478416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6bcb6c432baf504e457ba904478416">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa01c7263fa6dd720fc62085a75b3865a" name="aa01c7263fa6dd720fc62085a75b3865a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01c7263fa6dd720fc62085a75b3865a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa72917e9187c90fea129949c575b57c1" name="aa72917e9187c90fea129949c575b57c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72917e9187c90fea129949c575b57c1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a307d800ea154b7e4d52f28f6d41ecb7a" name="a307d800ea154b7e4d52f28f6d41ecb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307d800ea154b7e4d52f28f6d41ecb7a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4cc13466796bf8190b41792f04aa243" name="ac4cc13466796bf8190b41792f04aa243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cc13466796bf8190b41792f04aa243">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326a5ac2d7552fc873a83b3f9aec533b" name="a326a5ac2d7552fc873a83b3f9aec533b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326a5ac2d7552fc873a83b3f9aec533b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_PERI_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_PERI_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c3cbccf52c58fccf63854e844c460c" name="a91c3cbccf52c58fccf63854e844c460c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c3cbccf52c58fccf63854e844c460c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_REF_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_REF_TICKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669a15c729c035e61e14067b2650cedf" name="a669a15c729c035e61e14067b2650cedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669a15c729c035e61e14067b2650cedf">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_REF_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_REF_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9ce9ebde0a24efcb555a7edf2897c8" name="a8a9ce9ebde0a24efcb555a7edf2897c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9ce9ebde0a24efcb555a7edf2897c8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_REF_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_REF_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada7b5c67703ed79d06401670774a9743" name="ada7b5c67703ed79d06401670774a9743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7b5c67703ed79d06401670774a9743">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_REF_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_REF_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f6f38ed1ace01ace6ab637d9f9a0970" name="a7f6f38ed1ace01ace6ab637d9f9a0970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6f38ed1ace01ace6ab637d9f9a0970">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_REF_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_REF_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af516fab63ba5bdd30190ac0a259f8fa8" name="af516fab63ba5bdd30190ac0a259f8fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af516fab63ba5bdd30190ac0a259f8fa8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d22b83b726c80595301afb496aaf2e" name="ad0d22b83b726c80595301afb496aaf2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d22b83b726c80595301afb496aaf2e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899724513ad5891cf40367347dcc2e58" name="a899724513ad5891cf40367347dcc2e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899724513ad5891cf40367347dcc2e58">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d39f1aa15696d5f51452bcc6a88b33" name="a60d39f1aa15696d5f51452bcc6a88b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d39f1aa15696d5f51452bcc6a88b33">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4670f423395c3b08a0737f4cbb5248c" name="ae4670f423395c3b08a0737f4cbb5248c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4670f423395c3b08a0737f4cbb5248c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ee8fdd243cd53aec1fa3990b9b73d5c" name="a2ee8fdd243cd53aec1fa3990b9b73d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee8fdd243cd53aec1fa3990b9b73d5c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf78f3f90cd621f21dcb7d1f107736f" name="afaf78f3f90cd621f21dcb7d1f107736f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf78f3f90cd621f21dcb7d1f107736f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee39525372c5a7de98c542e7dc025f67" name="aee39525372c5a7de98c542e7dc025f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee39525372c5a7de98c542e7dc025f67">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae00c4bbed9dfadc0a354f87eb09b1195" name="ae00c4bbed9dfadc0a354f87eb09b1195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00c4bbed9dfadc0a354f87eb09b1195">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93e3b5c7fa70c03db47c96d8f0cd882" name="ad93e3b5c7fa70c03db47c96d8f0cd882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93e3b5c7fa70c03db47c96d8f0cd882">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301e4d97b5cf376b6575262cfb752710" name="a301e4d97b5cf376b6575262cfb752710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301e4d97b5cf376b6575262cfb752710">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9473984aeef070d023f286f897c4a76" name="ac9473984aeef070d023f286f897c4a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9473984aeef070d023f286f897c4a76">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fbc212b453bf3bdb7023b03cd0a785d" name="a8fbc212b453bf3bdb7023b03cd0a785d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fbc212b453bf3bdb7023b03cd0a785d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52f8c6215832bcfc23750eaaa9eb726e" name="a52f8c6215832bcfc23750eaaa9eb726e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f8c6215832bcfc23750eaaa9eb726e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01502cd00e6976dcf6fc26c1e113f168" name="a01502cd00e6976dcf6fc26c1e113f168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01502cd00e6976dcf6fc26c1e113f168">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aad68e29f2bf2e488d5a3ebbbf2a716" name="a6aad68e29f2bf2e488d5a3ebbbf2a716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aad68e29f2bf2e488d5a3ebbbf2a716">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe5750d1cb420a9adbd9845fb1c5b4d9" name="abe5750d1cb420a9adbd9845fb1c5b4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5750d1cb420a9adbd9845fb1c5b4d9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ada6895a65b90cca46eaa491a3e30d7" name="a3ada6895a65b90cca46eaa491a3e30d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ada6895a65b90cca46eaa491a3e30d7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a236768118baf3c520a6ad2ada3841" name="a38a236768118baf3c520a6ad2ada3841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a236768118baf3c520a6ad2ada3841">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0d11602c6ecb378b0aa75a03f966330" name="ad0d11602c6ecb378b0aa75a03f966330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d11602c6ecb378b0aa75a03f966330">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ef4a6e0b2f373d78f1c19fdec7185c" name="a71ef4a6e0b2f373d78f1c19fdec7185c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ef4a6e0b2f373d78f1c19fdec7185c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc105c3793c8c4cd5cfd9655aa26e6b8" name="afc105c3793c8c4cd5cfd9655aa26e6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc105c3793c8c4cd5cfd9655aa26e6b8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d99213e894473d84f8d17bd7a596e5d" name="a9d99213e894473d84f8d17bd7a596e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d99213e894473d84f8d17bd7a596e5d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4463a49c21ca5edf78b494c55978a4bc" name="a4463a49c21ca5edf78b494c55978a4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4463a49c21ca5edf78b494c55978a4bc">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac023835a38bf1cd525b58f8372c7311f" name="ac023835a38bf1cd525b58f8372c7311f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac023835a38bf1cd525b58f8372c7311f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af624c7d1c9bb52e15b6fb449ebb1ced9" name="af624c7d1c9bb52e15b6fb449ebb1ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af624c7d1c9bb52e15b6fb449ebb1ced9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0313deaf80839ecb6e51034f56e0f17c" name="a0313deaf80839ecb6e51034f56e0f17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0313deaf80839ecb6e51034f56e0f17c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34fae2d37f5bc436469f8553894a67d6" name="a34fae2d37f5bc436469f8553894a67d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34fae2d37f5bc436469f8553894a67d6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa480b181a8eed4c3688e9d301381347" name="afa480b181a8eed4c3688e9d301381347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa480b181a8eed4c3688e9d301381347">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a828fa137fad0e0f017e9a4515ff2c5c0" name="a828fa137fad0e0f017e9a4515ff2c5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828fa137fad0e0f017e9a4515ff2c5c0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7359dff99551621316d5a550b59bd0" name="a0a7359dff99551621316d5a550b59bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7359dff99551621316d5a550b59bd0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1afad0673a8aa6c6329b034cb787549" name="ab1afad0673a8aa6c6329b034cb787549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1afad0673a8aa6c6329b034cb787549">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb176052dde4b762042d8460456e03c1" name="adb176052dde4b762042d8460456e03c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb176052dde4b762042d8460456e03c1">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cd37d1295b6d93184ec1c85ce1a5036" name="a6cd37d1295b6d93184ec1c85ce1a5036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd37d1295b6d93184ec1c85ce1a5036">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71bec9de58a4fa5efc773b4a05047f7f" name="a71bec9de58a4fa5efc773b4a05047f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bec9de58a4fa5efc773b4a05047f7f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61f5a4054ecc887b9ef131116a098bed" name="a61f5a4054ecc887b9ef131116a098bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f5a4054ecc887b9ef131116a098bed">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b6757a08b9a1ff6c2590c617a333902" name="a9b6757a08b9a1ff6c2590c617a333902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6757a08b9a1ff6c2590c617a333902">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b20af6218f378b7b37c3d2ae1bc998" name="ab2b20af6218f378b7b37c3d2ae1bc998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b20af6218f378b7b37c3d2ae1bc998">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b929179e0a5494fb3552c2a987b7b9" name="a31b929179e0a5494fb3552c2a987b7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b929179e0a5494fb3552c2a987b7b9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec5bbc382e2bd56269b36f6f19b59baa" name="aec5bbc382e2bd56269b36f6f19b59baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec5bbc382e2bd56269b36f6f19b59baa">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac342ff0b85c3b1403779e0f47393605" name="aac342ff0b85c3b1403779e0f47393605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac342ff0b85c3b1403779e0f47393605">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d9aab05f508c707c09cb791447c8de6" name="a0d9aab05f508c707c09cb791447c8de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9aab05f508c707c09cb791447c8de6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad89fcc100e33ff5a90634eb3e5f9c790" name="ad89fcc100e33ff5a90634eb3e5f9c790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89fcc100e33ff5a90634eb3e5f9c790">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a941e14636cf47f9574861e247bfa12e8" name="a941e14636cf47f9574861e247bfa12e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941e14636cf47f9574861e247bfa12e8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb9eb8385490e625c718c8106c3b6cb" name="acdb9eb8385490e625c718c8106c3b6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb9eb8385490e625c718c8106c3b6cb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f1097cfbf3367254085c0177928f23d" name="a3f1097cfbf3367254085c0177928f23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1097cfbf3367254085c0177928f23d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fcb5d68a1e3e70b37a4a8f4e5fddd5" name="a24fcb5d68a1e3e70b37a4a8f4e5fddd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fcb5d68a1e3e70b37a4a8f4e5fddd5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f028a9c1c425a46bae8c8f256841d2f" name="a7f028a9c1c425a46bae8c8f256841d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f028a9c1c425a46bae8c8f256841d2f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf121739efb53e31b9c62d8f85f87aa6" name="adf121739efb53e31b9c62d8f85f87aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf121739efb53e31b9c62d8f85f87aa6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaedef12af486d2a443a481dd11b01cc" name="abaedef12af486d2a443a481dd11b01cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaedef12af486d2a443a481dd11b01cc">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c09dac3dc0570fc123118017d4dbe42" name="a1c09dac3dc0570fc123118017d4dbe42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c09dac3dc0570fc123118017d4dbe42">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2902f818e9f00f39e06787e3bf3ca745" name="a2902f818e9f00f39e06787e3bf3ca745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2902f818e9f00f39e06787e3bf3ca745">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66a95f377f396da5da0b5582cde98ae9" name="a66a95f377f396da5da0b5582cde98ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a95f377f396da5da0b5582cde98ae9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8ac357be455cb7a5347a4302e99a349" name="ad8ac357be455cb7a5347a4302e99a349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ac357be455cb7a5347a4302e99a349">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb0ba430a0e54066111e8ec4785ba307" name="adb0ba430a0e54066111e8ec4785ba307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0ba430a0e54066111e8ec4785ba307">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5af029a1e632bc996b0383b6adb339a7" name="a5af029a1e632bc996b0383b6adb339a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af029a1e632bc996b0383b6adb339a7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af626ffb57b0be10c04b712a0a98e5abb" name="af626ffb57b0be10c04b712a0a98e5abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af626ffb57b0be10c04b712a0a98e5abb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f32f93c7e9dfa77ff3e072f4acaa43" name="a42f32f93c7e9dfa77ff3e072f4acaa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f32f93c7e9dfa77ff3e072f4acaa43">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1765660ca162aa11e0a8318d8ad27d67" name="a1765660ca162aa11e0a8318d8ad27d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1765660ca162aa11e0a8318d8ad27d67">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ede9b3a4e3d16c5bbbd59c98db548b6" name="a2ede9b3a4e3d16c5bbbd59c98db548b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ede9b3a4e3d16c5bbbd59c98db548b6">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de28423c2f24d6241255af58ed2e188" name="a5de28423c2f24d6241255af58ed2e188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de28423c2f24d6241255af58ed2e188">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10304243855d9e609485215151b7ef67" name="a10304243855d9e609485215151b7ef67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10304243855d9e609485215151b7ef67">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e6dc915836eef8b46a541879fe87d30" name="a1e6dc915836eef8b46a541879fe87d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6dc915836eef8b46a541879fe87d30">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec46258368a3674cf08dd66721f765f" name="adec46258368a3674cf08dd66721f765f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec46258368a3674cf08dd66721f765f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfc1b296b8e393dd1f8799f066af1c58" name="adfc1b296b8e393dd1f8799f066af1c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc1b296b8e393dd1f8799f066af1c58">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05c9ce7ff440fc6ff71452ef2267f98" name="ac05c9ce7ff440fc6ff71452ef2267f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c9ce7ff440fc6ff71452ef2267f98">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dce15abc2dfd91fea9f8cfb384dac8f" name="a7dce15abc2dfd91fea9f8cfb384dac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dce15abc2dfd91fea9f8cfb384dac8f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb80418420472b1f6005844d81639587" name="adb80418420472b1f6005844d81639587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb80418420472b1f6005844d81639587">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9b66acd83ccdbbb97336f5086451ba8" name="ae9b66acd83ccdbbb97336f5086451ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b66acd83ccdbbb97336f5086451ba8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbb3fea699302486cde4000b114a358f" name="adbb3fea699302486cde4000b114a358f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb3fea699302486cde4000b114a358f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32413c7404920a3b40918b2c46bada10" name="a32413c7404920a3b40918b2c46bada10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32413c7404920a3b40918b2c46bada10">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a391a9beed9ff1dbe73a6d557403b9c8e" name="a391a9beed9ff1dbe73a6d557403b9c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391a9beed9ff1dbe73a6d557403b9c8e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a931c07bb769e4b0c0b079d53db3a0603" name="a931c07bb769e4b0c0b079d53db3a0603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931c07bb769e4b0c0b079d53db3a0603">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3c3ba4109c5f6f621cc98451282f59" name="a1a3c3ba4109c5f6f621cc98451282f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3c3ba4109c5f6f621cc98451282f59">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad49fd9e8404dd1b54fc2d939d96165db" name="ad49fd9e8404dd1b54fc2d939d96165db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49fd9e8404dd1b54fc2d939d96165db">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c811c06b9a20f94484f7e604071336" name="ab0c811c06b9a20f94484f7e604071336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c811c06b9a20f94484f7e604071336">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f2782ebdee671ca89227d15ba947dc" name="a68f2782ebdee671ca89227d15ba947dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f2782ebdee671ca89227d15ba947dc">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebd5e68a05390524faa72f80993b797e" name="aebd5e68a05390524faa72f80993b797e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd5e68a05390524faa72f80993b797e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25626e050d858f0f98640649fb28502d" name="a25626e050d858f0f98640649fb28502d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25626e050d858f0f98640649fb28502d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d108381e3cfbfe3cf4155f1d7acb90a" name="a0d108381e3cfbfe3cf4155f1d7acb90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d108381e3cfbfe3cf4155f1d7acb90a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d3631abe80c7281e248b04edd52dc04" name="a7d3631abe80c7281e248b04edd52dc04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3631abe80c7281e248b04edd52dc04">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa258f44770400dcd5978c90d2e75d771" name="aa258f44770400dcd5978c90d2e75d771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa258f44770400dcd5978c90d2e75d771">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2080381c44bb3759ba852d697761c050" name="a2080381c44bb3759ba852d697761c050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2080381c44bb3759ba852d697761c050">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d4da12a3ba7026d32af15d76a792b0" name="a97d4da12a3ba7026d32af15d76a792b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d4da12a3ba7026d32af15d76a792b0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9591b0013bc75acefefbcfbbdcd59490" name="a9591b0013bc75acefefbcfbbdcd59490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9591b0013bc75acefefbcfbbdcd59490">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83038cce2b448187be881ddc32884405" name="a83038cce2b448187be881ddc32884405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83038cce2b448187be881ddc32884405">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de158ac72dba58b39698b05611ce7b0" name="a5de158ac72dba58b39698b05611ce7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de158ac72dba58b39698b05611ce7b0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d91690efdb2abcfd0c859cdbb8168e" name="a84d91690efdb2abcfd0c859cdbb8168e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d91690efdb2abcfd0c859cdbb8168e">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f9cfbaa3aedc45dbb32a9423c4c4d3" name="a90f9cfbaa3aedc45dbb32a9423c4c4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f9cfbaa3aedc45dbb32a9423c4c4d3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa0e41a51c056bc1996241a83dc5c82f" name="aaa0e41a51c056bc1996241a83dc5c82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0e41a51c056bc1996241a83dc5c82f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d845ffcfcad01e8c537a86a3fdb0a27" name="a7d845ffcfcad01e8c537a86a3fdb0a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d845ffcfcad01e8c537a86a3fdb0a27">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0619767384118e027decfb5e9b83a99b" name="a0619767384118e027decfb5e9b83a99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0619767384118e027decfb5e9b83a99b">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a217f2a2f7b528632b1c15f5cafb276" name="a4a217f2a2f7b528632b1c15f5cafb276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a217f2a2f7b528632b1c15f5cafb276">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7d397a8e4821dfffd6d642beb2d1859" name="ac7d397a8e4821dfffd6d642beb2d1859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d397a8e4821dfffd6d642beb2d1859">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094b83434306077433c02f825bbdc1d9" name="a094b83434306077433c02f825bbdc1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094b83434306077433c02f825bbdc1d9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ba36674326b8f5400a6ea6559dc97c4" name="a4ba36674326b8f5400a6ea6559dc97c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba36674326b8f5400a6ea6559dc97c4">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a727a6ab672e901b66051291e5cd90489" name="a727a6ab672e901b66051291e5cd90489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727a6ab672e901b66051291e5cd90489">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb818a205e8036fd8af93448d131e2b9" name="adb818a205e8036fd8af93448d131e2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb818a205e8036fd8af93448d131e2b9">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a846c656a409c3ba03c0a360a512c9cbc" name="a846c656a409c3ba03c0a360a512c9cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846c656a409c3ba03c0a360a512c9cbc">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e9a480d5a1185496a3e5c44a4c72c4" name="a01e9a480d5a1185496a3e5c44a4c72c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e9a480d5a1185496a3e5c44a4c72c4">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f344b1d2e6c380e5b0a730b48355501" name="a6f344b1d2e6c380e5b0a730b48355501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f344b1d2e6c380e5b0a730b48355501">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58be44ac48948e74c454b4e3470b114d" name="a58be44ac48948e74c454b4e3470b114d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58be44ac48948e74c454b4e3470b114d">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6290b3f5ca64bc71df13b6300e798c67" name="a6290b3f5ca64bc71df13b6300e798c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6290b3f5ca64bc71df13b6300e798c67">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09078af9f8f4777bdfbde3a8efd161ba" name="a09078af9f8f4777bdfbde3a8efd161ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09078af9f8f4777bdfbde3a8efd161ba">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad462b0e6c4029c80f0fe60899347d2c8" name="ad462b0e6c4029c80f0fe60899347d2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad462b0e6c4029c80f0fe60899347d2c8">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b08369d41309398f94992f1edb6803a" name="a1b08369d41309398f94992f1edb6803a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b08369d41309398f94992f1edb6803a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93d30ee0c4522c6f61ea35086dbbcee3" name="a93d30ee0c4522c6f61ea35086dbbcee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d30ee0c4522c6f61ea35086dbbcee3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2851fecb8e4144c4e550361b2f7665" name="a6a2851fecb8e4144c4e550361b2f7665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2851fecb8e4144c4e550361b2f7665">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20ad0c6e154ed887241d4b42ec968463" name="a20ad0c6e154ed887241d4b42ec968463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ad0c6e154ed887241d4b42ec968463">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3d39d6c03987d943d2dfe4132bf8849" name="aa3d39d6c03987d943d2dfe4132bf8849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d39d6c03987d943d2dfe4132bf8849">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fcbdf8df5f4afda144f26a4d8907124" name="a5fcbdf8df5f4afda144f26a4d8907124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fcbdf8df5f4afda144f26a4d8907124">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd8dfcc904ff9d1e2df9aa7d24f54604" name="abd8dfcc904ff9d1e2df9aa7d24f54604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8dfcc904ff9d1e2df9aa7d24f54604">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa298420141b78c2da255f510f47bd22" name="afa298420141b78c2da255f510f47bd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa298420141b78c2da255f510f47bd22">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbf03bf4db1f92f701d143612ac6684a" name="adbf03bf4db1f92f701d143612ac6684a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf03bf4db1f92f701d143612ac6684a">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0131d7d122ce3f76ac2a98bc4b7e2c5" name="ab0131d7d122ce3f76ac2a98bc4b7e2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0131d7d122ce3f76ac2a98bc4b7e2c5">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a270052ec08e15d23357eeea02ef1e664" name="a270052ec08e15d23357eeea02ef1e664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270052ec08e15d23357eeea02ef1e664">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92eab4c645ee95efdc641fe8f4836651" name="a92eab4c645ee95efdc641fe8f4836651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92eab4c645ee95efdc641fe8f4836651">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcf83023f8efd23dbc15abc19a1b668c" name="adcf83023f8efd23dbc15abc19a1b668c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf83023f8efd23dbc15abc19a1b668c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab2193039db783cedab13300ebaa1c75" name="aab2193039db783cedab13300ebaa1c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2193039db783cedab13300ebaa1c75">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace34060480a7fc6ddf4eaf41878d5c75" name="ace34060480a7fc6ddf4eaf41878d5c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace34060480a7fc6ddf4eaf41878d5c75">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e7e46b6a7210a38a2e46ecc3448ce0" name="af2e7e46b6a7210a38a2e46ecc3448ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e7e46b6a7210a38a2e46ecc3448ce0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac823fea5ed73a87f596b880a7433a1eb" name="ac823fea5ed73a87f596b880a7433a1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac823fea5ed73a87f596b880a7433a1eb">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a052c29efbe130ed59b3eba356c1696f7" name="a052c29efbe130ed59b3eba356c1696f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052c29efbe130ed59b3eba356c1696f7">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4746c0fc8b270c622d6594081725cb98" name="a4746c0fc8b270c622d6594081725cb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4746c0fc8b270c622d6594081725cb98">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedae7a6a262e1dbcb3145808aee6e136" name="aedae7a6a262e1dbcb3145808aee6e136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedae7a6a262e1dbcb3145808aee6e136">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80191816b0f43305d8273068121d4ffc" name="a80191816b0f43305d8273068121d4ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80191816b0f43305d8273068121d4ffc">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959221a6e49d9deaec4350dfc15cdfe0" name="a959221a6e49d9deaec4350dfc15cdfe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959221a6e49d9deaec4350dfc15cdfe0">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a373dc002d17101ba73ca4cd97f436ba3" name="a373dc002d17101ba73ca4cd97f436ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373dc002d17101ba73ca4cd97f436ba3">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aee4ea5ba961bea6bfc89df3f153455" name="a7aee4ea5ba961bea6bfc89df3f153455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aee4ea5ba961bea6bfc89df3f153455">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850453b832a163bfa50d6349f459db28" name="a850453b832a163bfa50d6349f459db28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850453b832a163bfa50d6349f459db28">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_CLK_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_CLK_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5204ef7029e0af348f6b6c58b740c4f" name="ab5204ef7029e0af348f6b6c58b740c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5204ef7029e0af348f6b6c58b740c4f">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ad9f57ef66692eb49dc55af588a96c" name="a28ad9f57ef66692eb49dc55af588a96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ad9f57ef66692eb49dc55af588a96c">&#9670;&#160;</a></span>CLOCKS_SLEEP_EN1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_SLEEP_EN1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cd135bf21185a077e3a0bd074b7161a" name="a7cd135bf21185a077e3a0bd074b7161a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cd135bf21185a077e3a0bd074b7161a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1a50f4fe139c915b0e66027696afe1" name="add1a50f4fe139c915b0e66027696afe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1a50f4fe139c915b0e66027696afe1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a570ddfd4e34b02b9efe4b1acce69d493" name="a570ddfd4e34b02b9efe4b1acce69d493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570ddfd4e34b02b9efe4b1acce69d493">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35bfe24df7ca9aa81944af2d3c2ab2ed" name="a35bfe24df7ca9aa81944af2d3c2ab2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bfe24df7ca9aa81944af2d3c2ab2ed">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55fd028a0615f4d57dd289f05d2e7c77" name="a55fd028a0615f4d57dd289f05d2e7c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fd028a0615f4d57dd289f05d2e7c77">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e11455a5e172c5675e8587b35e1007f" name="a7e11455a5e172c5675e8587b35e1007f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e11455a5e172c5675e8587b35e1007f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ff645685cc00729ff63d84d751cdc0" name="ac3ff645685cc00729ff63d84d751cdc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ff645685cc00729ff63d84d751cdc0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba17cf12d384c0814dfdedd72b4a2ce" name="a8ba17cf12d384c0814dfdedd72b4a2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba17cf12d384c0814dfdedd72b4a2ce">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4964e2d19d38aec4698164385a5858c" name="ad4964e2d19d38aec4698164385a5858c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4964e2d19d38aec4698164385a5858c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa254e53ade8b5a90cb2c5fae078bb024" name="aa254e53ade8b5a90cb2c5fae078bb024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa254e53ade8b5a90cb2c5fae078bb024">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18c5462a3317c5019072118c3dc0a421" name="a18c5462a3317c5019072118c3dc0a421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c5462a3317c5019072118c3dc0a421">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa21dd336f9beb91082f3801f0ede5824" name="aa21dd336f9beb91082f3801f0ede5824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21dd336f9beb91082f3801f0ede5824">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5e6932f6a0db1c21a09b89ee090480f" name="ab5e6932f6a0db1c21a09b89ee090480f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e6932f6a0db1c21a09b89ee090480f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95f38268db438b574cfa8f987f57afb0" name="a95f38268db438b574cfa8f987f57afb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f38268db438b574cfa8f987f57afb0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09dd900b3ebad18adf3d3e37ffcaefdb" name="a09dd900b3ebad18adf3d3e37ffcaefdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09dd900b3ebad18adf3d3e37ffcaefdb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd596779caacd7026ae9b07ad93d00a4" name="abd596779caacd7026ae9b07ad93d00a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd596779caacd7026ae9b07ad93d00a4">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7681b90e5d2212856c026764b8168a78" name="a7681b90e5d2212856c026764b8168a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7681b90e5d2212856c026764b8168a78">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_POWMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d9bed6e4e7a0b06944fef0e5a41b6eb" name="a9d9bed6e4e7a0b06944fef0e5a41b6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9bed6e4e7a0b06944fef0e5a41b6eb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb2555796e84ecfcb37c7abc0d0fa0f" name="a3cb2555796e84ecfcb37c7abc0d0fa0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb2555796e84ecfcb37c7abc0d0fa0f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab80cfee11b7a006f519f083cff8f6e2e" name="ab80cfee11b7a006f519f083cff8f6e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab80cfee11b7a006f519f083cff8f6e2e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d22e0ba40a166f76aab367f9ffb2e3" name="ad6d22e0ba40a166f76aab367f9ffb2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d22e0ba40a166f76aab367f9ffb2e3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_REF_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_REF_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e2c953451f6b24b66e0613bd53f1809" name="a9e2c953451f6b24b66e0613bd53f1809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2c953451f6b24b66e0613bd53f1809">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad6a4533991779d35227b4727e07263d" name="aad6a4533991779d35227b4727e07263d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6a4533991779d35227b4727e07263d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadf80c166b031a64217930a290be99f1" name="aadf80c166b031a64217930a290be99f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf80c166b031a64217930a290be99f1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e3530a4331e7a3ab5607e979947e46" name="ac9e3530a4331e7a3ab5607e979947e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e3530a4331e7a3ab5607e979947e46">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69dcf9a00ad765aeb51aaf6a357752c7" name="a69dcf9a00ad765aeb51aaf6a357752c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69dcf9a00ad765aeb51aaf6a357752c7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a716a57962da9b1b882f73e62f3d57356" name="a716a57962da9b1b882f73e62f3d57356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716a57962da9b1b882f73e62f3d57356">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ADC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ADC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e6a8dd06983446daf0420d0aabe78c8" name="a6e6a8dd06983446daf0420d0aabe78c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6a8dd06983446daf0420d0aabe78c8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ADC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ADC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abffc6c4ce651a279e6f26792e72384bf" name="abffc6c4ce651a279e6f26792e72384bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffc6c4ce651a279e6f26792e72384bf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ADC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ADC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c0897dda614670d970bc689e9e1579d" name="a3c0897dda614670d970bc689e9e1579d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0897dda614670d970bc689e9e1579d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ADC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ADC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f34ce1296aabe36937fd65dde5a2439" name="a3f34ce1296aabe36937fd65dde5a2439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34ce1296aabe36937fd65dde5a2439">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ADC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ADC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b5561215f1be0692bd06ffe3aa0f2a0" name="a0b5561215f1be0692bd06ffe3aa0f2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5561215f1be0692bd06ffe3aa0f2a0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31458cdaa3544185a4dddc9e3eaa7870" name="a31458cdaa3544185a4dddc9e3eaa7870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31458cdaa3544185a4dddc9e3eaa7870">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a278f14233fa1679057bb0f3a71ecaad9" name="a278f14233fa1679057bb0f3a71ecaad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278f14233fa1679057bb0f3a71ecaad9">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c3d9311e58aa696bb5722c06d6727c0" name="a1c3d9311e58aa696bb5722c06d6727c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3d9311e58aa696bb5722c06d6727c0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ea8238b6bb270ddc834284f8e106eb" name="a72ea8238b6bb270ddc834284f8e106eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ea8238b6bb270ddc834284f8e106eb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3e8cf61433ddf049cb02d7d022b438c" name="ae3e8cf61433ddf049cb02d7d022b438c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e8cf61433ddf049cb02d7d022b438c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0571a47e867a48c717dfa5e6e0d1a760" name="a0571a47e867a48c717dfa5e6e0d1a760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0571a47e867a48c717dfa5e6e0d1a760">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a366acb73a97a0cafdd1e1fb832cef7" name="a5a366acb73a97a0cafdd1e1fb832cef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a366acb73a97a0cafdd1e1fb832cef7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676472e3016829fe7b491fdf7dd6491f" name="a676472e3016829fe7b491fdf7dd6491f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676472e3016829fe7b491fdf7dd6491f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25e614b2540287c6e654571b6a009012" name="a25e614b2540287c6e654571b6a009012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e614b2540287c6e654571b6a009012">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339866010d6b7bf282ddfc79c28aec4e" name="a339866010d6b7bf282ddfc79c28aec4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339866010d6b7bf282ddfc79c28aec4e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf08c949ebd1811550be1afe150861ff" name="abf08c949ebd1811550be1afe150861ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf08c949ebd1811550be1afe150861ff">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ccfc08b834f27972d4825c801dfcf5" name="a89ccfc08b834f27972d4825c801dfcf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ccfc08b834f27972d4825c801dfcf5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c752d4d84c181ff055da133ce3f6d05" name="a5c752d4d84c181ff055da133ce3f6d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c752d4d84c181ff055da133ce3f6d05">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab9a625e0d163f74f36f9f875ebd8ee" name="a5ab9a625e0d163f74f36f9f875ebd8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab9a625e0d163f74f36f9f875ebd8ee">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8674460cb7eea63d094f44c7f9feab83" name="a8674460cb7eea63d094f44c7f9feab83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8674460cb7eea63d094f44c7f9feab83">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e265004a6953f707c0893ffac0eb4e5" name="a5e265004a6953f707c0893ffac0eb4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e265004a6953f707c0893ffac0eb4e5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c5e0ec49b61968d0d5f74d742d3ae30" name="a1c5e0ec49b61968d0d5f74d742d3ae30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c5e0ec49b61968d0d5f74d742d3ae30">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a903b8760176ab04aeb12f8224e091c06" name="a903b8760176ab04aeb12f8224e091c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a903b8760176ab04aeb12f8224e091c06">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e3e809521336f12d4a4d1f19e8c612d" name="a9e3e809521336f12d4a4d1f19e8c612d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3e809521336f12d4a4d1f19e8c612d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98519e45bb0c927a89e3e0c6529592e7" name="a98519e45bb0c927a89e3e0c6529592e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98519e45bb0c927a89e3e0c6529592e7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_DMA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_DMA_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ceaf04994894bd137fc998ffd2e28f8" name="a7ceaf04994894bd137fc998ffd2e28f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ceaf04994894bd137fc998ffd2e28f8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_DMA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_DMA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa42a7a82f3616564bc23fa1257deae09" name="aa42a7a82f3616564bc23fa1257deae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42a7a82f3616564bc23fa1257deae09">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_DMA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_DMA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a847b3714ef5584ed632562beca33ae41" name="a847b3714ef5584ed632562beca33ae41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847b3714ef5584ed632562beca33ae41">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_DMA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_DMA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f4e2d68ad8edc640d22cc2a4fb3086" name="a66f4e2d68ad8edc640d22cc2a4fb3086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f4e2d68ad8edc640d22cc2a4fb3086">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_DMA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_DMA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcfff2b08546d781e368c49d5c966d6b" name="adcfff2b08546d781e368c49d5c966d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfff2b08546d781e368c49d5c966d6b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef715ea0dcbd1aed9bb5675e647deeab" name="aef715ea0dcbd1aed9bb5675e647deeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef715ea0dcbd1aed9bb5675e647deeab">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81c68f8e79adf3c4095e2a00747a64ef" name="a81c68f8e79adf3c4095e2a00747a64ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c68f8e79adf3c4095e2a00747a64ef">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe4d0ddeaffc2888c781fa000cefe589" name="afe4d0ddeaffc2888c781fa000cefe589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4d0ddeaffc2888c781fa000cefe589">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65551281d1efb6691b8f129a36c60e9a" name="a65551281d1efb6691b8f129a36c60e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65551281d1efb6691b8f129a36c60e9a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63955e8ca12d6433761221e9972adaa2" name="a63955e8ca12d6433761221e9972adaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63955e8ca12d6433761221e9972adaa2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_HSTX_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_HSTX_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2719ddf7a258e27bfc6e4fcac5e1d30" name="ae2719ddf7a258e27bfc6e4fcac5e1d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2719ddf7a258e27bfc6e4fcac5e1d30">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_HSTX_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_HSTX_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3118cb1b3bcf223ffc6b5a07ec9415f" name="af3118cb1b3bcf223ffc6b5a07ec9415f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3118cb1b3bcf223ffc6b5a07ec9415f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_HSTX_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_HSTX_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ac50a6778f64c2c605450f4d44d60b" name="ab5ac50a6778f64c2c605450f4d44d60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ac50a6778f64c2c605450f4d44d60b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_HSTX_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_HSTX_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7832a2f95b10bcbc630735f135db071f" name="a7832a2f95b10bcbc630735f135db071f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7832a2f95b10bcbc630735f135db071f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_HSTX_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_HSTX_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64c0bff5154ac7dda2873ef87e210b24" name="a64c0bff5154ac7dda2873ef87e210b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c0bff5154ac7dda2873ef87e210b24">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af650834c4d5c592c9446520f0cab6d51" name="af650834c4d5c592c9446520f0cab6d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af650834c4d5c592c9446520f0cab6d51">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef9133dbadbe3c95e69a17ba62e497ea" name="aef9133dbadbe3c95e69a17ba62e497ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9133dbadbe3c95e69a17ba62e497ea">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a330e12369cbacfb8a6eecbaa39bb9677" name="a330e12369cbacfb8a6eecbaa39bb9677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330e12369cbacfb8a6eecbaa39bb9677">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17b66a42223e512c79171dbe64bba58b" name="a17b66a42223e512c79171dbe64bba58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b66a42223e512c79171dbe64bba58b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f115da925373d7f6ba383b18ef04187" name="a5f115da925373d7f6ba383b18ef04187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f115da925373d7f6ba383b18ef04187">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95787a99c657db681d9029a9f8e668ff" name="a95787a99c657db681d9029a9f8e668ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95787a99c657db681d9029a9f8e668ff">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c1e71dd091c1a45cf7bc22a1acc140" name="a68c1e71dd091c1a45cf7bc22a1acc140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c1e71dd091c1a45cf7bc22a1acc140">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87444d4a44cdf6cf6f183dd0f0c155f5" name="a87444d4a44cdf6cf6f183dd0f0c155f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87444d4a44cdf6cf6f183dd0f0c155f5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387c6617edcbc5e1ae7ef852988ce706" name="a387c6617edcbc5e1ae7ef852988ce706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387c6617edcbc5e1ae7ef852988ce706">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_I2C1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_I2C1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79834320f65dea7ee82c38f91594200b" name="a79834320f65dea7ee82c38f91594200b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79834320f65dea7ee82c38f91594200b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_IO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_IO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a0f41e7d600a63b6f363b8a8a4a774" name="ac3a0f41e7d600a63b6f363b8a8a4a774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a0f41e7d600a63b6f363b8a8a4a774">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_IO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_IO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec2742d663432a667901723415c19f34" name="aec2742d663432a667901723415c19f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec2742d663432a667901723415c19f34">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_IO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_IO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2762d4140a141c135c4fbc725f14cee" name="af2762d4140a141c135c4fbc725f14cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2762d4140a141c135c4fbc725f14cee">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_IO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_IO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ecf80624a9ae5e763456029939f789" name="a21ecf80624a9ae5e763456029939f789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ecf80624a9ae5e763456029939f789">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_IO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_IO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a941f263890e36de8122cc7afa6d18fcf" name="a941f263890e36de8122cc7afa6d18fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f263890e36de8122cc7afa6d18fcf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_JTAG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_JTAG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06e65438b3ed10c5625bad2a2328a22d" name="a06e65438b3ed10c5625bad2a2328a22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e65438b3ed10c5625bad2a2328a22d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_JTAG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_JTAG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ed6420e3d765b0bfd9edc6794d1d710" name="a2ed6420e3d765b0bfd9edc6794d1d710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed6420e3d765b0bfd9edc6794d1d710">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_JTAG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_JTAG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a015fca3df198be0d708bbc548d41590a" name="a015fca3df198be0d708bbc548d41590a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015fca3df198be0d708bbc548d41590a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_JTAG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_JTAG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b1443a273a02e8fde049ed7257b0135" name="a2b1443a273a02e8fde049ed7257b0135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1443a273a02e8fde049ed7257b0135">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_JTAG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_JTAG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0f2c82753961cdbc73cd309f74c21a" name="a2d0f2c82753961cdbc73cd309f74c21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0f2c82753961cdbc73cd309f74c21a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8122caa425e347e7682146eef9e9543d" name="a8122caa425e347e7682146eef9e9543d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8122caa425e347e7682146eef9e9543d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a985ce214f0557759929dd20a35087fb5" name="a985ce214f0557759929dd20a35087fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985ce214f0557759929dd20a35087fb5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f86730f1c10e6bf8177a1d1e88b964" name="ac5f86730f1c10e6bf8177a1d1e88b964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f86730f1c10e6bf8177a1d1e88b964">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47025516d3f15de29c43ac6697247da4" name="a47025516d3f15de29c43ac6697247da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47025516d3f15de29c43ac6697247da4">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cf1bf2556e0ea26d345dbdc2912f480" name="a5cf1bf2556e0ea26d345dbdc2912f480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf1bf2556e0ea26d345dbdc2912f480">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PADS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PADS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51def3b95591e68799613577407e1803" name="a51def3b95591e68799613577407e1803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51def3b95591e68799613577407e1803">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PADS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PADS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fac123664fdeba6152d738a49987a9f" name="a9fac123664fdeba6152d738a49987a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fac123664fdeba6152d738a49987a9f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PADS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PADS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a273bd20d11c4a97566ae45c686cb2" name="aa2a273bd20d11c4a97566ae45c686cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a273bd20d11c4a97566ae45c686cb2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PADS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PADS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d88a25b75b910b092b9de379e14dd38" name="a6d88a25b75b910b092b9de379e14dd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d88a25b75b910b092b9de379e14dd38">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PADS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PADS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf04d5e089badee930621dab51464d37" name="adf04d5e089badee930621dab51464d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf04d5e089badee930621dab51464d37">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af595ab68bc0d7885902636865c4df0a4" name="af595ab68bc0d7885902636865c4df0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af595ab68bc0d7885902636865c4df0a4">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b3e16b10112044da580dcb8d61340c7" name="a3b3e16b10112044da580dcb8d61340c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3e16b10112044da580dcb8d61340c7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30bc59c7f44a29d4e9365114ff387d0f" name="a30bc59c7f44a29d4e9365114ff387d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bc59c7f44a29d4e9365114ff387d0f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1251c9db443636fa6f6af3c1c0c7721a" name="a1251c9db443636fa6f6af3c1c0c7721a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1251c9db443636fa6f6af3c1c0c7721a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10421cdc84a8f7246ee312e3ca2ad637" name="a10421cdc84a8f7246ee312e3ca2ad637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10421cdc84a8f7246ee312e3ca2ad637">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8273071326f678599d3f46d318ec128" name="ae8273071326f678599d3f46d318ec128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8273071326f678599d3f46d318ec128">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a472c9a9bfcf64cbbbb2dc74d0e7c5eca" name="a472c9a9bfcf64cbbbb2dc74d0e7c5eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472c9a9bfcf64cbbbb2dc74d0e7c5eca">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2701e5dfc4e0cd256d2a067422a0b696" name="a2701e5dfc4e0cd256d2a067422a0b696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2701e5dfc4e0cd256d2a067422a0b696">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1117dc230c86844cf751e53ef279c1f6" name="a1117dc230c86844cf751e53ef279c1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1117dc230c86844cf751e53ef279c1f6">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa040d2c18724e14d1f4cdfa42d234bd8" name="aa040d2c18724e14d1f4cdfa42d234bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa040d2c18724e14d1f4cdfa42d234bd8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a922eccbe794e9d1f930d2e45ef9e8fb3" name="a922eccbe794e9d1f930d2e45ef9e8fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922eccbe794e9d1f930d2e45ef9e8fb3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5aadddc302d32319c6165f5697ec1aa" name="ac5aadddc302d32319c6165f5697ec1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5aadddc302d32319c6165f5697ec1aa">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b627124cdf4cd9642aae642d72a85aa" name="a7b627124cdf4cd9642aae642d72a85aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b627124cdf4cd9642aae642d72a85aa">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade4f565714d801fbd21fa0989ac4fc26" name="ade4f565714d801fbd21fa0989ac4fc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4f565714d801fbd21fa0989ac4fc26">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PIO2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PIO2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0270bd267e97fa601592e34c12fbea14" name="a0270bd267e97fa601592e34c12fbea14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0270bd267e97fa601592e34c12fbea14">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd4adf55819fd3356b300ee4044ab53" name="a9dd4adf55819fd3356b300ee4044ab53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd4adf55819fd3356b300ee4044ab53">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660d20a6e668ea5356ec6ed664ec2044" name="a660d20a6e668ea5356ec6ed664ec2044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660d20a6e668ea5356ec6ed664ec2044">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeab51c895ea4a083bb2e7c2444c1ff04" name="aeab51c895ea4a083bb2e7c2444c1ff04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab51c895ea4a083bb2e7c2444c1ff04">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e6853df084a6dc3f88d5a7c45fce7a5" name="a4e6853df084a6dc3f88d5a7c45fce7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6853df084a6dc3f88d5a7c45fce7a5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85449685cad52cc0b6d4041bf3bfea50" name="a85449685cad52cc0b6d4041bf3bfea50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85449685cad52cc0b6d4041bf3bfea50">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab44e58541236308fe2f52b45d2243dab" name="ab44e58541236308fe2f52b45d2243dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab44e58541236308fe2f52b45d2243dab">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62640375ece0fa0b01470369fbcc65a7" name="a62640375ece0fa0b01470369fbcc65a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62640375ece0fa0b01470369fbcc65a7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad10ea56c9818763e82aa78c93557e95a" name="ad10ea56c9818763e82aa78c93557e95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10ea56c9818763e82aa78c93557e95a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4789c1670c03ac2699c47ace2556fe9" name="ab4789c1670c03ac2699c47ace2556fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4789c1670c03ac2699c47ace2556fe9">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c1a868bf6e8a21d20822a8978312d9c" name="a4c1a868bf6e8a21d20822a8978312d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1a868bf6e8a21d20822a8978312d9c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad12c55709815e97035fe7c303e2a2921" name="ad12c55709815e97035fe7c303e2a2921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12c55709815e97035fe7c303e2a2921">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86834c02406164e3bac36e8e78fbaed8" name="a86834c02406164e3bac36e8e78fbaed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86834c02406164e3bac36e8e78fbaed8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22be60960f710f40205e8e32e23999e" name="ab22be60960f710f40205e8e32e23999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22be60960f710f40205e8e32e23999e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb00922f95fd6cdb0453b3ce77b6a8db" name="acb00922f95fd6cdb0453b3ce77b6a8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb00922f95fd6cdb0453b3ce77b6a8db">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a972e7126972f928881cb9e9c5a1b0889" name="a972e7126972f928881cb9e9c5a1b0889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972e7126972f928881cb9e9c5a1b0889">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PSM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PSM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a398c0cdc9d0d1cd98afe8d634596fa07" name="a398c0cdc9d0d1cd98afe8d634596fa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398c0cdc9d0d1cd98afe8d634596fa07">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PSM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PSM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad87fa17f7350e99b283a4e567d03b324" name="ad87fa17f7350e99b283a4e567d03b324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87fa17f7350e99b283a4e567d03b324">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PSM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PSM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe487bd488bb19691d886614b8668a02" name="abe487bd488bb19691d886614b8668a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe487bd488bb19691d886614b8668a02">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PSM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PSM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cf9557b42f3d256b640048cbc49f2d5" name="a2cf9557b42f3d256b640048cbc49f2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf9557b42f3d256b640048cbc49f2d5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PSM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PSM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a245dcce1f092b53c8716c02ff0a8a1f7" name="a245dcce1f092b53c8716c02ff0a8a1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245dcce1f092b53c8716c02ff0a8a1f7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PWM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PWM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b830dced5029e11c5ec6aee3ca93d29" name="a7b830dced5029e11c5ec6aee3ca93d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b830dced5029e11c5ec6aee3ca93d29">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PWM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PWM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b3ab67e5c5d01808a3f5ec1e1d26d17" name="a1b3ab67e5c5d01808a3f5ec1e1d26d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3ab67e5c5d01808a3f5ec1e1d26d17">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PWM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PWM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8196ae53478c431de154336dccf0a02d" name="a8196ae53478c431de154336dccf0a02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8196ae53478c431de154336dccf0a02d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PWM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PWM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04b410acc9f1d8f852ee551b808d463c" name="a04b410acc9f1d8f852ee551b808d463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b410acc9f1d8f852ee551b808d463c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_PWM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_PWM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726248896766aa3ced37b56389a8a24d" name="a726248896766aa3ced37b56389a8a24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726248896766aa3ced37b56389a8a24d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_RESETS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafc51c5941a151eb715ab42510823bcb" name="aafc51c5941a151eb715ab42510823bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc51c5941a151eb715ab42510823bcb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84be96c01e7e9bee90da90edf3578cf2" name="a84be96c01e7e9bee90da90edf3578cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84be96c01e7e9bee90da90edf3578cf2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed650b4db6e2bdc330e39a845237d7eb" name="aed650b4db6e2bdc330e39a845237d7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed650b4db6e2bdc330e39a845237d7eb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14add4d68f1c8c8dfa70efe493ca069f" name="a14add4d68f1c8c8dfa70efe493ca069f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14add4d68f1c8c8dfa70efe493ca069f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a295831646f6f62b012b08e01473d67c0" name="a295831646f6f62b012b08e01473d67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295831646f6f62b012b08e01473d67c0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e6b78369bf720ebd75e559e42550f4" name="a65e6b78369bf720ebd75e559e42550f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e6b78369bf720ebd75e559e42550f4">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1725723143b9d3233af5cd618abefd43" name="a1725723143b9d3233af5cd618abefd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1725723143b9d3233af5cd618abefd43">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad349817aee71e099a862c77c757732d" name="aad349817aee71e099a862c77c757732d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad349817aee71e099a862c77c757732d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f70ee328bf41cfa42eaa219f41f591f" name="a6f70ee328bf41cfa42eaa219f41f591f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70ee328bf41cfa42eaa219f41f591f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace3a684e58ec17cc2ff7fa377a4fe201" name="ace3a684e58ec17cc2ff7fa377a4fe201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3a684e58ec17cc2ff7fa377a4fe201">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa701e7d6175dd29663e861c2b372b86f" name="aa701e7d6175dd29663e861c2b372b86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701e7d6175dd29663e861c2b372b86f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8e1ab6b75e0005f649860d21305c31" name="a0f8e1ab6b75e0005f649860d21305c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8e1ab6b75e0005f649860d21305c31">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab27c4a4922580b28b1b3e0b6c82fd42" name="aab27c4a4922580b28b1b3e0b6c82fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab27c4a4922580b28b1b3e0b6c82fd42">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82e33a9dce1ed2c44ce9d4d93a49b410" name="a82e33a9dce1ed2c44ce9d4d93a49b410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e33a9dce1ed2c44ce9d4d93a49b410">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96c77881be0fabbb0faf66416cbf8bce" name="a96c77881be0fabbb0faf66416cbf8bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c77881be0fabbb0faf66416cbf8bce">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SHA256_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SHA256_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0950e82cd8e38d7b05c025064682cd83" name="a0950e82cd8e38d7b05c025064682cd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0950e82cd8e38d7b05c025064682cd83">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SHA256_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SHA256_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab0dc24a0ca518b88441ed339fc6e210" name="aab0dc24a0ca518b88441ed339fc6e210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0dc24a0ca518b88441ed339fc6e210">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SHA256_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SHA256_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a454947d5bdc4f9b9942e6fa041f68137" name="a454947d5bdc4f9b9942e6fa041f68137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454947d5bdc4f9b9942e6fa041f68137">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SHA256_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SHA256_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd3d186ee4859db66110e6e32b5ed96f" name="abd3d186ee4859db66110e6e32b5ed96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3d186ee4859db66110e6e32b5ed96f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SHA256_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SHA256_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968ca5327344591e34da6cc4974be70f" name="a968ca5327344591e34da6cc4974be70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968ca5327344591e34da6cc4974be70f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SIO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2d3761e9df40084f9d79b8b37db770" name="a2e2d3761e9df40084f9d79b8b37db770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2d3761e9df40084f9d79b8b37db770">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed97ad1d3cfa28a47ae104a36701ea5" name="a4ed97ad1d3cfa28a47ae104a36701ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed97ad1d3cfa28a47ae104a36701ea5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4045c3b7daea3a33cbda231e961b2dc2" name="a4045c3b7daea3a33cbda231e961b2dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4045c3b7daea3a33cbda231e961b2dc2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a845fb66c73752283f6ce2f7c886936ab" name="a845fb66c73752283f6ce2f7c886936ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845fb66c73752283f6ce2f7c886936ab">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_CLK_SYS_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_CLK_SYS_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9680ef15aca55d52c1968db3003fa762" name="a9680ef15aca55d52c1968db3003fa762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9680ef15aca55d52c1968db3003fa762">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af514eeca0fa720e451447d556eed442d" name="af514eeca0fa720e451447d556eed442d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af514eeca0fa720e451447d556eed442d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9aab9c8c04cd83ad088daaf356b0e889" name="a9aab9c8c04cd83ad088daaf356b0e889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aab9c8c04cd83ad088daaf356b0e889">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af30686afc0bddf14153520a171f5d9a5" name="af30686afc0bddf14153520a171f5d9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30686afc0bddf14153520a171f5d9a5">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae58fd32930e2e122d652af4c2bda35f2" name="ae58fd32930e2e122d652af4c2bda35f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58fd32930e2e122d652af4c2bda35f2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef6740f32be0b3fa25aa2bdeb93ac175" name="aef6740f32be0b3fa25aa2bdeb93ac175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6740f32be0b3fa25aa2bdeb93ac175">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33ab38a177dcb77cd72bcb78b1304d9" name="ae33ab38a177dcb77cd72bcb78b1304d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33ab38a177dcb77cd72bcb78b1304d9">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dfb6bd0ca3a3d81c142548d413f7e1d" name="a8dfb6bd0ca3a3d81c142548d413f7e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfb6bd0ca3a3d81c142548d413f7e1d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a9034902e28cd4455a90b73c8e89376" name="a8a9034902e28cd4455a90b73c8e89376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9034902e28cd4455a90b73c8e89376">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9caf28420d3a86a000c26a12837928c2" name="a9caf28420d3a86a000c26a12837928c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9caf28420d3a86a000c26a12837928c2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cb0467640184d09953dc60fb741b827" name="a1cb0467640184d09953dc60fb741b827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb0467640184d09953dc60fb741b827">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16af93182e3104ac05404aee31356150" name="a16af93182e3104ac05404aee31356150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16af93182e3104ac05404aee31356150">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ce402e16e4a014a944bea3bfd700444" name="a6ce402e16e4a014a944bea3bfd700444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce402e16e4a014a944bea3bfd700444">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad008c6d0f564a1beba2366f31a95efbc" name="ad008c6d0f564a1beba2366f31a95efbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad008c6d0f564a1beba2366f31a95efbc">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f9f12006a576ca375925573a47dd5f3" name="a9f9f12006a576ca375925573a47dd5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f9f12006a576ca375925573a47dd5f3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cbaa8c68c88c7a8b990db18baef2e90" name="a7cbaa8c68c88c7a8b990db18baef2e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cbaa8c68c88c7a8b990db18baef2e90">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0438725254ac5029e49cb7f7267a526f" name="a0438725254ac5029e49cb7f7267a526f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0438725254ac5029e49cb7f7267a526f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40bc8538b4de684511df41393e5f224d" name="a40bc8538b4de684511df41393e5f224d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bc8538b4de684511df41393e5f224d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d79d2e93d7be31820916c43b6fbbdf" name="a19d79d2e93d7be31820916c43b6fbbdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d79d2e93d7be31820916c43b6fbbdf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b8bcb032103636d88cf08e8ce66940" name="ae4b8bcb032103636d88cf08e8ce66940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b8bcb032103636d88cf08e8ce66940">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfec8236e1a7ce50202470cc5410af59" name="acfec8236e1a7ce50202470cc5410af59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfec8236e1a7ce50202470cc5410af59">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3bf83372cf5a956dbf56017d72a89c" name="aab3bf83372cf5a956dbf56017d72a89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3bf83372cf5a956dbf56017d72a89c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f5776af55aebfb7575307e71c8dc51b" name="a4f5776af55aebfb7575307e71c8dc51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5776af55aebfb7575307e71c8dc51b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_PERI_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_PERI_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e3eed44653ab2133efd650764cd9d2d" name="a1e3eed44653ab2133efd650764cd9d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3eed44653ab2133efd650764cd9d2d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_REF_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_REF_TICKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56eb4e7fae485eff22b7714f9cd2a950" name="a56eb4e7fae485eff22b7714f9cd2a950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56eb4e7fae485eff22b7714f9cd2a950">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_REF_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_REF_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabe1af448e77608e18912066fd29a430" name="aabe1af448e77608e18912066fd29a430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe1af448e77608e18912066fd29a430">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_REF_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_REF_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac63bd6331ae852245416e7ca510433ed" name="ac63bd6331ae852245416e7ca510433ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63bd6331ae852245416e7ca510433ed">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_REF_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_REF_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0d0684e4028d4d86321863af464c1b" name="afa0d0684e4028d4d86321863af464c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0d0684e4028d4d86321863af464c1b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_REF_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_REF_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fd730c566ace7c9fb3194f69f96c1ea" name="a3fd730c566ace7c9fb3194f69f96c1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd730c566ace7c9fb3194f69f96c1ea">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4c412b9fe7e90c1e78644248fc4b3c8" name="ac4c412b9fe7e90c1e78644248fc4b3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c412b9fe7e90c1e78644248fc4b3c8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4df9fd60c77f3adb0ebc35145b09ee9" name="ad4df9fd60c77f3adb0ebc35145b09ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4df9fd60c77f3adb0ebc35145b09ee9">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c1682c761fae306c25b7fab1c8ac5c" name="a47c1682c761fae306c25b7fab1c8ac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c1682c761fae306c25b7fab1c8ac5c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04f5af0d7f31739c91dd77ebe096dcaf" name="a04f5af0d7f31739c91dd77ebe096dcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f5af0d7f31739c91dd77ebe096dcaf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac53cd1a3f593da0b89d6f60fb1dd134a" name="ac53cd1a3f593da0b89d6f60fb1dd134a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53cd1a3f593da0b89d6f60fb1dd134a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a061aff5e919106a507ee88ae218e8b4b" name="a061aff5e919106a507ee88ae218e8b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061aff5e919106a507ee88ae218e8b4b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599af119c8fcd918335f26de9a8dee74" name="a599af119c8fcd918335f26de9a8dee74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599af119c8fcd918335f26de9a8dee74">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0b022e001b237b543cdbb154f255cd" name="a7f0b022e001b237b543cdbb154f255cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0b022e001b237b543cdbb154f255cd">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6537cbf801c58a12fea25d932e3f155c" name="a6537cbf801c58a12fea25d932e3f155c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6537cbf801c58a12fea25d932e3f155c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SPI1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SPI1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85d3b1f74aa24f21206ed203d4ff97ee" name="a85d3b1f74aa24f21206ed203d4ff97ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85d3b1f74aa24f21206ed203d4ff97ee">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a214a046e653ad8f218aa43f6c432e428" name="a214a046e653ad8f218aa43f6c432e428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214a046e653ad8f218aa43f6c432e428">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad085299f668ae5b68e1b1938460cb48f" name="ad085299f668ae5b68e1b1938460cb48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad085299f668ae5b68e1b1938460cb48f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c10f7edcc290a83d4092579c774c62" name="ac8c10f7edcc290a83d4092579c774c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c10f7edcc290a83d4092579c774c62">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9299dbcfea0857b73b4a5b3b4a504d84" name="a9299dbcfea0857b73b4a5b3b4a504d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9299dbcfea0857b73b4a5b3b4a504d84">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7016f914ba9c74ca43bd43f9c41eb83" name="ae7016f914ba9c74ca43bd43f9c41eb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7016f914ba9c74ca43bd43f9c41eb83">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e8fcb857e8149869e5e3dfd53e2a61e" name="a3e8fcb857e8149869e5e3dfd53e2a61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8fcb857e8149869e5e3dfd53e2a61e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7a8257195c53c3a235e7f4111975039" name="ad7a8257195c53c3a235e7f4111975039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a8257195c53c3a235e7f4111975039">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cfba79e855e7f3b0a52c40b4ac100e1" name="a0cfba79e855e7f3b0a52c40b4ac100e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfba79e855e7f3b0a52c40b4ac100e1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea559ff8622417e24558982cceb5c6e3" name="aea559ff8622417e24558982cceb5c6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea559ff8622417e24558982cceb5c6e3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba50efa7fef13a704cb7de4e027d3180" name="aba50efa7fef13a704cb7de4e027d3180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba50efa7fef13a704cb7de4e027d3180">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a738ae33160cd16b30953d323edb305" name="a4a738ae33160cd16b30953d323edb305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a738ae33160cd16b30953d323edb305">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab38a43c2b45e64d3625eadf0091bcb8d" name="ab38a43c2b45e64d3625eadf0091bcb8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38a43c2b45e64d3625eadf0091bcb8d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2bc0401b6bbaa4b1e5992242ad51729" name="ad2bc0401b6bbaa4b1e5992242ad51729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2bc0401b6bbaa4b1e5992242ad51729">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06ed75a5e86639d846d3bf0fd91d74cb" name="a06ed75a5e86639d846d3bf0fd91d74cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ed75a5e86639d846d3bf0fd91d74cb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ad9999f819d71e48301310520b14fd" name="a63ad9999f819d71e48301310520b14fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ad9999f819d71e48301310520b14fd">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a468cd064132aef62556290daf0a364be" name="a468cd064132aef62556290daf0a364be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468cd064132aef62556290daf0a364be">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e8c277d5bb89439a822f92ed089fc08" name="a0e8c277d5bb89439a822f92ed089fc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8c277d5bb89439a822f92ed089fc08">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8726d51b47b8f0dffab6d1781eb208f3" name="a8726d51b47b8f0dffab6d1781eb208f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8726d51b47b8f0dffab6d1781eb208f3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23411ecf5c3979eaffb6122d782a660a" name="a23411ecf5c3979eaffb6122d782a660a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23411ecf5c3979eaffb6122d782a660a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1684c673e425327d63a0665dc325eb2" name="ab1684c673e425327d63a0665dc325eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1684c673e425327d63a0665dc325eb2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31f6d3616f2424351b4872cd527d6052" name="a31f6d3616f2424351b4872cd527d6052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f6d3616f2424351b4872cd527d6052">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac282929b0dbea4119a8114edaea07215" name="ac282929b0dbea4119a8114edaea07215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac282929b0dbea4119a8114edaea07215">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e06432d2eed75b8138b9c0b17eae4e6" name="a9e06432d2eed75b8138b9c0b17eae4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e06432d2eed75b8138b9c0b17eae4e6">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6c9f45d59e6270383f4b2226c663c2" name="a1b6c9f45d59e6270383f4b2226c663c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6c9f45d59e6270383f4b2226c663c2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9971ae8f97eda988a9bf01e08835f1e" name="af9971ae8f97eda988a9bf01e08835f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9971ae8f97eda988a9bf01e08835f1e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a841c1c8514bcfbb8208e5d8991cdb6f8" name="a841c1c8514bcfbb8208e5d8991cdb6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841c1c8514bcfbb8208e5d8991cdb6f8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c82b093ccc7da94be534cb2c185033" name="ae1c82b093ccc7da94be534cb2c185033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c82b093ccc7da94be534cb2c185033">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59d36ed2ec5271336df2e63f4e134554" name="a59d36ed2ec5271336df2e63f4e134554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d36ed2ec5271336df2e63f4e134554">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e4370abfc440adbf1f86872321ac494" name="a3e4370abfc440adbf1f86872321ac494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4370abfc440adbf1f86872321ac494">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a43afb8cd095ba59165383d1963162c" name="a7a43afb8cd095ba59165383d1963162c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a43afb8cd095ba59165383d1963162c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40dff54a4f9d0f1e9a6af09cb1caa1c1" name="a40dff54a4f9d0f1e9a6af09cb1caa1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40dff54a4f9d0f1e9a6af09cb1caa1c1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0947793ae225eab440acaaae031c35ef" name="a0947793ae225eab440acaaae031c35ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0947793ae225eab440acaaae031c35ef">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59b894ad73d72bda75d37c175cb8ea3" name="ad59b894ad73d72bda75d37c175cb8ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59b894ad73d72bda75d37c175cb8ea3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa49dd6fb64d6fcb19db928847c0984c" name="afa49dd6fb64d6fcb19db928847c0984c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa49dd6fb64d6fcb19db928847c0984c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66554ad92786464e84fa782ae9bcad9a" name="a66554ad92786464e84fa782ae9bcad9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66554ad92786464e84fa782ae9bcad9a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdbd5b16c557c29e7638dadafb143868" name="afdbd5b16c557c29e7638dadafb143868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbd5b16c557c29e7638dadafb143868">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ad2d4bdf7760e2be456fa2fa41df2a2" name="a2ad2d4bdf7760e2be456fa2fa41df2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad2d4bdf7760e2be456fa2fa41df2a2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa829bb4dadf68dbd96aed2960ce1092c" name="aa829bb4dadf68dbd96aed2960ce1092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa829bb4dadf68dbd96aed2960ce1092c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9ea0fd06a25a4997268a794e6a2053f" name="ab9ea0fd06a25a4997268a794e6a2053f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ea0fd06a25a4997268a794e6a2053f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad257ee4b13a80bd812ca3def902e8a15" name="ad257ee4b13a80bd812ca3def902e8a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad257ee4b13a80bd812ca3def902e8a15">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fef6fafef941e020a77ec0a7c108b18" name="a9fef6fafef941e020a77ec0a7c108b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fef6fafef941e020a77ec0a7c108b18">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd538f986ffff603dea880e21d052e41" name="afd538f986ffff603dea880e21d052e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd538f986ffff603dea880e21d052e41">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aeea3896bc141fe1baa1273c845a1f2" name="a0aeea3896bc141fe1baa1273c845a1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aeea3896bc141fe1baa1273c845a1f2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31660b7f6ee464ec396f1c7119e1de6f" name="a31660b7f6ee464ec396f1c7119e1de6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31660b7f6ee464ec396f1c7119e1de6f">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ebf10a0bcd91c1aafac54536f628d50" name="a1ebf10a0bcd91c1aafac54536f628d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebf10a0bcd91c1aafac54536f628d50">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada6fb9c6b7a95bc7918d98b1542062fe" name="ada6fb9c6b7a95bc7918d98b1542062fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6fb9c6b7a95bc7918d98b1542062fe">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a956e8f16e0290c967aa5b2d31e5d0602" name="a956e8f16e0290c967aa5b2d31e5d0602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956e8f16e0290c967aa5b2d31e5d0602">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb30faf6cb3743c0f4fc1d90aff22b7e" name="abb30faf6cb3743c0f4fc1d90aff22b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb30faf6cb3743c0f4fc1d90aff22b7e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a13d21608a17da6da70a398177e9565" name="a4a13d21608a17da6da70a398177e9565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a13d21608a17da6da70a398177e9565">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c73d319f8818433e1e6abc08acda5fb" name="a2c73d319f8818433e1e6abc08acda5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c73d319f8818433e1e6abc08acda5fb">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe559802e89bdd5bde9823e84bb54977" name="afe559802e89bdd5bde9823e84bb54977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe559802e89bdd5bde9823e84bb54977">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49389a5746eec780c6628eacc4484650" name="a49389a5746eec780c6628eacc4484650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49389a5746eec780c6628eacc4484650">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47780c7cc89c10fed64bd7fa8a647efe" name="a47780c7cc89c10fed64bd7fa8a647efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47780c7cc89c10fed64bd7fa8a647efe">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5f7022e7937d0a2c91079ad35189612" name="ad5f7022e7937d0a2c91079ad35189612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f7022e7937d0a2c91079ad35189612">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4073986ec879d622883a42004684584" name="aa4073986ec879d622883a42004684584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4073986ec879d622883a42004684584">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e94dfa2855f92e07362c0ac7fe6839b" name="a6e94dfa2855f92e07362c0ac7fe6839b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e94dfa2855f92e07362c0ac7fe6839b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90cc742ab64ac0265f997f1bd1b172b4" name="a90cc742ab64ac0265f997f1bd1b172b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90cc742ab64ac0265f997f1bd1b172b4">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d71568eaedbb6e7602bb6acf3ad5f80" name="a1d71568eaedbb6e7602bb6acf3ad5f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d71568eaedbb6e7602bb6acf3ad5f80">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f6d3cf083605d96fcfa7e65991f4068" name="a1f6d3cf083605d96fcfa7e65991f4068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6d3cf083605d96fcfa7e65991f4068">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c731c823f9260bce06734d06a05ec97" name="a9c731c823f9260bce06734d06a05ec97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c731c823f9260bce06734d06a05ec97">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3531dad57b8338dd737b0c719b36b5a0" name="a3531dad57b8338dd737b0c719b36b5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3531dad57b8338dd737b0c719b36b5a0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26d12c40b391cbe79e198a34cd67623" name="ae26d12c40b391cbe79e198a34cd67623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26d12c40b391cbe79e198a34cd67623">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ae1f8e9ca287cf3bbf3b68d6290c199" name="a6ae1f8e9ca287cf3bbf3b68d6290c199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae1f8e9ca287cf3bbf3b68d6290c199">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442ce05bd7fc2e44688a22525ef4ff35" name="a442ce05bd7fc2e44688a22525ef4ff35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442ce05bd7fc2e44688a22525ef4ff35">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd3f1afade2f9e18e01c1da46656b945" name="afd3f1afade2f9e18e01c1da46656b945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3f1afade2f9e18e01c1da46656b945">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TICKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TICKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30887975ebdbf9a9242be22f08d34575" name="a30887975ebdbf9a9242be22f08d34575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30887975ebdbf9a9242be22f08d34575">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TICKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TICKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24d97a97d7426e5257a69d0b74c755af" name="a24d97a97d7426e5257a69d0b74c755af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d97a97d7426e5257a69d0b74c755af">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TICKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TICKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1db59a116c89018be4deace930b35fc" name="ab1db59a116c89018be4deace930b35fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1db59a116c89018be4deace930b35fc">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TICKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TICKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a086638aee3dfc8c223e2bf17d9160c85" name="a086638aee3dfc8c223e2bf17d9160c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086638aee3dfc8c223e2bf17d9160c85">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TICKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TICKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af77ef789b62b49cf0b88a37ae924d9f7" name="af77ef789b62b49cf0b88a37ae924d9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77ef789b62b49cf0b88a37ae924d9f7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2efad7a73cff75867725652cb5ce8277" name="a2efad7a73cff75867725652cb5ce8277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2efad7a73cff75867725652cb5ce8277">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43423ed257088efd5b16f36838c6dd98" name="a43423ed257088efd5b16f36838c6dd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43423ed257088efd5b16f36838c6dd98">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86dd2ad7695971e47adbebf216523501" name="a86dd2ad7695971e47adbebf216523501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dd2ad7695971e47adbebf216523501">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0de8a455e798585fe1e48968857acaf0" name="a0de8a455e798585fe1e48968857acaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de8a455e798585fe1e48968857acaf0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3436badc819ff9e2534cfb748eb49bc6" name="a3436badc819ff9e2534cfb748eb49bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3436badc819ff9e2534cfb748eb49bc6">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0a735e0b52b50f4a118e9fc5cc512e2" name="af0a735e0b52b50f4a118e9fc5cc512e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a735e0b52b50f4a118e9fc5cc512e2">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1440e22437e5f9aef8b44bfc7df078" name="aeb1440e22437e5f9aef8b44bfc7df078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1440e22437e5f9aef8b44bfc7df078">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af166c16b269b04c0505fe1f33d3a5a73" name="af166c16b269b04c0505fe1f33d3a5a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af166c16b269b04c0505fe1f33d3a5a73">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b6cfca2840ab999ca5eee81cc2d5ef7" name="a9b6cfca2840ab999ca5eee81cc2d5ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6cfca2840ab999ca5eee81cc2d5ef7">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3efbc9eff6c9495bed82baa208714510" name="a3efbc9eff6c9495bed82baa208714510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3efbc9eff6c9495bed82baa208714510">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TRNG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TRNG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0f487b7da0313692234f44dbd297d98" name="ab0f487b7da0313692234f44dbd297d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f487b7da0313692234f44dbd297d98">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TRNG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TRNG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9b0e1d17fbd83d7c602a851b65bffd3" name="ad9b0e1d17fbd83d7c602a851b65bffd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b0e1d17fbd83d7c602a851b65bffd3">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TRNG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TRNG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b1e030ccd51c7055553d288ebebd32b" name="a2b1e030ccd51c7055553d288ebebd32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1e030ccd51c7055553d288ebebd32b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TRNG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TRNG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae67c316d3b533f77f94e57b5e3732b52" name="ae67c316d3b533f77f94e57b5e3732b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67c316d3b533f77f94e57b5e3732b52">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_TRNG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_TRNG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239bd20adb3491ff08364b7c89bee9de" name="a239bd20adb3491ff08364b7c89bee9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239bd20adb3491ff08364b7c89bee9de">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af42bd05fd692bb23f84b55dc0d58319a" name="af42bd05fd692bb23f84b55dc0d58319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42bd05fd692bb23f84b55dc0d58319a">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf89cfca0fe3c17778e2854797aaba30" name="abf89cfca0fe3c17778e2854797aaba30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf89cfca0fe3c17778e2854797aaba30">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedd5cb590a9219a32e7351ed24ab6d91" name="aedd5cb590a9219a32e7351ed24ab6d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd5cb590a9219a32e7351ed24ab6d91">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843a2579bea8b1c3e5d37bf963f383f1" name="a843a2579bea8b1c3e5d37bf963f383f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843a2579bea8b1c3e5d37bf963f383f1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f26822c9c2d2ea65137326b7926a48" name="a81f26822c9c2d2ea65137326b7926a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f26822c9c2d2ea65137326b7926a48">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c217282617a941b11c6dfc3528a8eb9" name="a5c217282617a941b11c6dfc3528a8eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c217282617a941b11c6dfc3528a8eb9">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ecb13f9dea81f7a4e857be47447e838" name="a8ecb13f9dea81f7a4e857be47447e838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ecb13f9dea81f7a4e857be47447e838">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a181e77e57107ba2602bddd37231a18b8" name="a181e77e57107ba2602bddd37231a18b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181e77e57107ba2602bddd37231a18b8">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5391a693542201500fbeb47642c54966" name="a5391a693542201500fbeb47642c54966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5391a693542201500fbeb47642c54966">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_UART1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_UART1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10796ce2e742e749cdcab240cebdf81d" name="a10796ce2e742e749cdcab240cebdf81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10796ce2e742e749cdcab240cebdf81d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb2505a369aa420af16dc1cd05c0989" name="a9eb2505a369aa420af16dc1cd05c0989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb2505a369aa420af16dc1cd05c0989">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb4971d492b2a7b234399d9e916f3ab" name="a7bb4971d492b2a7b234399d9e916f3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb4971d492b2a7b234399d9e916f3ab">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef0a7461555add1b0a950fcc8d44aee" name="aaef0a7461555add1b0a950fcc8d44aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef0a7461555add1b0a950fcc8d44aee">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bbe612a6f1884fdb214a5efa56e7d08" name="a7bbe612a6f1884fdb214a5efa56e7d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bbe612a6f1884fdb214a5efa56e7d08">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab09348cda2869be265d6ae6110ac001e" name="ab09348cda2869be265d6ae6110ac001e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09348cda2869be265d6ae6110ac001e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda76d06b7dc853b2d951c4d821fbbac" name="abda76d06b7dc853b2d951c4d821fbbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda76d06b7dc853b2d951c4d821fbbac">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd43c03e51dde1dad169782af573a249" name="afd43c03e51dde1dad169782af573a249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd43c03e51dde1dad169782af573a249">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a327bcc6f4427fd7e897cac0482eacf37" name="a327bcc6f4427fd7e897cac0482eacf37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327bcc6f4427fd7e897cac0482eacf37">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e13bc2cc80ea00e8e4dd056830e8a1" name="a78e13bc2cc80ea00e8e4dd056830e8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e13bc2cc80ea00e8e4dd056830e8a1">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0fef125b4e00d7510a317ab25273cbf" name="aa0fef125b4e00d7510a317ab25273cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0fef125b4e00d7510a317ab25273cbf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6b99632f8a358bbb6812a7b1d287ecf" name="af6b99632f8a358bbb6812a7b1d287ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b99632f8a358bbb6812a7b1d287ecf">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8dcad1198a44396f58eb324d218617b" name="af8dcad1198a44396f58eb324d218617b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8dcad1198a44396f58eb324d218617b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52f1c3105fdef13df4f894030bc4376c" name="a52f1c3105fdef13df4f894030bc4376c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f1c3105fdef13df4f894030bc4376c">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4fa4571c27069dc9dff0888eaecf952" name="ab4fa4571c27069dc9dff0888eaecf952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fa4571c27069dc9dff0888eaecf952">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ce5b3147494086e66adcf1627d734f0" name="a5ce5b3147494086e66adcf1627d734f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce5b3147494086e66adcf1627d734f0">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XOSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c54c8328c22e3299d966747c25cc4e" name="aa7c54c8328c22e3299d966747c25cc4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c54c8328c22e3299d966747c25cc4e">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa633f65c8e486e801de56ba7ba028061" name="aa633f65c8e486e801de56ba7ba028061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa633f65c8e486e801de56ba7ba028061">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca24501275aa38baaa4fd41dd3da60d" name="a0ca24501275aa38baaa4fd41dd3da60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca24501275aa38baaa4fd41dd3da60d">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81b3007d49b84a8873dff5e650c78138" name="a81b3007d49b84a8873dff5e650c78138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b3007d49b84a8873dff5e650c78138">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_SYS_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_SYS_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2677510a2e0d4808f94e6af6093a094" name="ac2677510a2e0d4808f94e6af6093a094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2677510a2e0d4808f94e6af6093a094">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_USB_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_USB_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a7166a14b4d7e4d243e637f0cd39593" name="a2a7166a14b4d7e4d243e637f0cd39593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7166a14b4d7e4d243e637f0cd39593">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_USB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_USB_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1300d434011bb057cfd238238f62956" name="aa1300d434011bb057cfd238238f62956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1300d434011bb057cfd238238f62956">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_USB_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_USB_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af774bd09c651936fe5c8994fe37abe28" name="af774bd09c651936fe5c8994fe37abe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af774bd09c651936fe5c8994fe37abe28">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_USB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_USB_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0594c9549a22db2fd82436420f03eebd" name="a0594c9549a22db2fd82436420f03eebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0594c9549a22db2fd82436420f03eebd">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_CLK_USB_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_CLK_USB_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4ff42f44aa8fb07dee85e3794a0546b" name="af4ff42f44aa8fb07dee85e3794a0546b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ff42f44aa8fb07dee85e3794a0546b">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41ad0cc48b99099dbb9462a395bc7eff" name="a41ad0cc48b99099dbb9462a395bc7eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ad0cc48b99099dbb9462a395bc7eff">&#9670;&#160;</a></span>CLOCKS_WAKE_EN1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> CLOCKS_WAKE_EN1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x7fffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html">clocks.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
