virtual address communic channel oskar schirmer februari abstract singl processor smp machin memori allocat quantiti machin larg amount parallel comput unit local memori allocat quantiti singl comput unit virtual address manag memori coher allow alloc physic memori virtual communic channel refer comput unit stay connect alloc swap parallel architectur reason altern design smp base parallel comput dynam applic assum implement larg num ber comput unit compos process unit local memori allow comput unit cooper connect network comminuc channel comput unit program mmu micro control full network understood parallel comput system sens communic sequenti pro cess singl comput unit differ connect amount local memori resourc alloc usag singl processor smp machin system global memori main resourc administ portion memori figur figur cpu parallel comput system comput unit main resourc portion unit run applic will arbitrari fix number comput unit fig ure figur cpu memori cpu memori cpu memori cpu memori cpu memori cpu memori cpu memori cpu memori memori passiv resourc alloc serv conjunct process unit access memori address communic channel turn address num ber channel channel address comput unit access comput unit configur channel commu nicat channel comput unit subsequ transmit data channel network layer channel manag automat ical interconnect node hardwar good real exampl provid xmos resourc demand versus avail cope applic programm larger amount mem ori system avoid fragment vir tual address translat introduc singl processor system virtual address translat main resourc applic virtual memori map main resourc offer machin physic memori figur figur cpu memori address translat comput unit main resourc parallel comput system referenc channel address offer introduc differenti virtual channel address applic physic channel address need intercon nect node hardwar scheme ask equival address translat tabl channel address translat channel address translat compar channel address translat convent memori dress translat channel address translat tabl provid approach lend implement tabl explicit address translat provid dedic comput unit implicit address translat perform automat singl facil singl central locat establish connect initi comput unit automat request channel address translat central facil find physic destin implicit address translat perform automat dis tribut equal interconnect node establish digit equip corpor connect initi comput unit automat request channel address translat respons interconnect node comput unit find physic destin comput ing unit figur figur unit unit unit fact real exampl system domain system dns translat node name address applic point view translat accomplish explicit implement automat rout establish avoid perform drop channel address translat implement automat featur avoid congest central facil virtual dress chosen regard number address translat tabl virtual address provid interconnect node upper channel address determin interconnect node respons lower address virtual address translat tabl interconnect node comput unit translat full phys ical channel address physic channel address return establish comput unit establish connect physic destin comput unit favour translat local cach repeat establish comput unit subject point view system simplic cach avoid altogeth channel address translat fail system support ception handl appropri except handler trigger comput unit interconnect node reason sim pliciti desir avoid except altogeth achiev translat facil allow configur send messag except signal dedic comput unit turn respons handl failur load swap appropri code refer elliott hoar scientif applic multipro cessor prentic hall hoar communic sequenti process prentic hall intern david xmos architectur xmos 