(pcb /home/majsterklepka/Dokumenty/Kicad/avr_dev_board_atmega16/avr_dev_board_atmega16.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.4-3.fc30")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  140183 -126035  40182.6 -126035  40182.6 -47034.8  140183 -47034.8
            140183 -126035)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_1300:600_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Crystal:Resonator-2Pin_W6.0mm_H3.0mm"
      (place Y1 118616 -91164.6 front 90 (PN 8MHz))
    )
    (component Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C8 116116 -81094.6 front 0 (PN 22p))
      (place C7 116116 -96334.6 front 0 (PN 22p))
    )
    (component "connectors-mylibrary:IDC-Header_2x05_P2.54mm_Vertical"
      (place J1 52654.2 -68834 front 0 (PN "AVR-ISP-10"))
    )
    (component avr_dev_board_atmega16:PinSocket_1x02_P2.54mm_Vertical_PWR
      (place J6 116929 -122075 front 90 (PN +5V))
    )
    (component avr_dev_board_atmega16:PinHeader_1x02_P2.54mm_Vertical_PWR
      (place J2 129795 -88265 front 0 (PN "+5V dc supply"))
    )
    (component avr_dev_board_atmega16:PinSocket_1x08_P2.54mm_Vertical_PD
      (place J7 91428.9 -122075 front 90 (PN "PD(0-7)"))
      (place J4 109309 -50955.4 front 270 (PN "PC(0-7)"))
      (place J3 63474.6 -50905.4 front 90 (PN "PA(0-7)"))
    )
    (component avr_dev_board_atmega16:PinSocket_1x05_P2.54mm_Vertical_PB
      (place J5 63474.6 -122025 front 90 (PN "PB(0-4)"))
    )
    (component avr_dev_board_atmega16:SW_PUSH_6mm_H5mm
      (place SW1 50296.2 -114529 front 270 (PN RESET))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 50850.8 -106680 front 0 (PN 4u7))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C2 83794.6 -77437 front 90 (PN 100n))
      (place C3 86334.6 -99936.8 front 270 (PN 100n))
      (place C4 88874.6 -72437 front 270 (PN 100n))
      (place C6 117973 -111989 front 0 (PN 100n))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C5 119066 -104651 front 0 (PN 10u))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 45796.2 -96520 front 270 (PN 1N4001))
    )
    (component "Diode_THT:D_DO-201AD_P15.24mm_Horizontal"
      (place D2 131394 -74752.2 front 90 (PN 1N5400))
    )
    (component LED_THT:LED_D3.0mm
      (place D3 130245 -121894 front 90 (PN LED))
    )
    (component Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (place R1 53213 -99936.3 front 180 (PN 10k))
      (place R2 129845 -101651 front 0 (PN 330))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 63474.6 -96334.6 front 90 (PN "ATmega16A-PU"))
    )
  )
  (library
    (image "Crystal:Resonator-2Pin_W6.0mm_H3.0mm"
      (outline (path signal 50  6000 2000  -1100 2000))
      (outline (path signal 50  6000 -2000  6000 2000))
      (outline (path signal 50  -1100 -2000  6000 -2000))
      (outline (path signal 50  -1100 2000  -1100 -2000))
      (outline (path signal 120  1000 -1700  4000 -1700))
      (outline (path signal 120  1000 1700  4000 1700))
      (outline (path signal 100  1000 -1500  4000 -1500))
      (outline (path signal 100  1000 1500  4000 1500))
      (outline (path signal 100  1000 -1500  4000 -1500))
      (outline (path signal 100  1000 1500  4000 1500))
      (pin Round[A]Pad_1700_um 2 5000 0)
      (pin Round[A]Pad_1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  4970 -1055  4970 -1370))
      (outline (path signal 120  4970 1370  4970 1055))
      (outline (path signal 120  30 -1055  30 -1370))
      (outline (path signal 120  30 1370  30 1055))
      (outline (path signal 120  30 -1370  4970 -1370))
      (outline (path signal 120  30 1370  4970 1370))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  150 1250  150 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "connectors-mylibrary:IDC-Header_2x05_P2.54mm_Vertical"
      (outline (path signal 120  -3655 5600  -1115 5600))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3405 -15510  -3405 5350))
      (outline (path signal 120  5945 -15510  -3405 -15510))
      (outline (path signal 120  5945 5350  5945 -15510))
      (outline (path signal 50  -3410 5350  5950 5350))
      (outline (path signal 50  -3410 -15510  -3410 5350))
      (outline (path signal 50  5950 -15510  -3410 -15510))
      (outline (path signal 50  5950 5350  5950 -15510))
      (outline (path signal 100  -3155 -15260  -2605 -14700))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  5695 -15260  5145 -14700))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5145 -14700  -2605 -14700))
      (outline (path signal 100  5695 -15260  -3155 -15260))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  -2605 -7330  -3155 -7330))
      (outline (path signal 100  -2605 -2830  -3155 -2830))
      (outline (path signal 100  -2605 -7330  -2605 -14700))
      (outline (path signal 100  -2605 4560  -2605 -2830))
      (outline (path signal 100  -3155 5100  -3155 -15260))
      (outline (path signal 100  5145 4560  5145 -14700))
      (outline (path signal 100  5695 5100  5695 -15260))
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
    )
    (image avr_dev_board_atmega16:PinSocket_1x02_P2.54mm_Vertical_PWR
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (outline (path signal 50  6750 -4300  -1800 -4300))
      (outline (path signal 50  6750 1800  6750 -4300))
      (outline (path signal 50  -1800 1800  6750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image avr_dev_board_atmega16:PinHeader_1x02_P2.54mm_Vertical_PWR
      (outline (path signal 50  6800 1800  -1800 1800))
      (outline (path signal 50  6800 -4350  6800 1800))
      (outline (path signal 50  -1800 -4350  6800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image avr_dev_board_atmega16:PinSocket_1x08_P2.54mm_Vertical_PD
      (outline (path signal 50  -1800 -19550  -1800 1800))
      (outline (path signal 50  1750 -19550  -1800 -19550))
      (outline (path signal 50  1750 1800  1750 -19550))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -19050  -1270 1270))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 635  1270 -19050))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image avr_dev_board_atmega16:PinSocket_1x05_P2.54mm_Vertical_PB
      (outline (path signal 50  -1800 -11900  -1800 1800))
      (outline (path signal 50  1750 -11900  -1800 -11900))
      (outline (path signal 50  1750 1800  1750 -11900))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -11430  -1270 1270))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  1270 635  1270 -11430))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image avr_dev_board_atmega16:SW_PUSH_6mm_H5mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 50  4650 0  4570.51 -730.899  4335.76 -1427.62  3956.72 -2057.59
            3451.11 -2591.35  2842.59 -3003.94  2159.6 -3276.07  1434.07 -3395.01
            699.941 -3355.21  -8.47 -3158.52  -658.036 -2814.14  -1218.38 -2338.18
            -1663.31 -1752.88  -1972.02 -1085.62  -2130.07 -367.605  -2130.07 367.605
            -1972.02 1085.62  -1663.31 1752.88  -1218.38 2338.18  -658.036 2814.14
            -8.47 3158.52  699.941 3355.21  1434.07 3395.01  2159.6 3276.07
            2842.59 3003.94  3451.11 2591.35  3956.72 2057.59  4335.76 1427.62
            4570.51 730.899  4650 0))
      (outline (path signal 120  4520 0  4438.01 -727.643  4196.17 -1418.8  3806.59 -2038.81
            3288.81 -2556.59  2668.8 -2946.17  1977.64 -3188.01  1250 -3270
            522.357 -3188.01  -168.8 -2946.17  -788.812 -2556.59  -1306.59 -2038.81
            -1696.17 -1418.8  -1938.01 -727.643  -2020 0  -1938.01 727.643
            -1696.17 1418.8  -1306.59 2038.81  -788.812 2556.59  -168.8 2946.17
            522.357 3188.01  1250 3270  1977.64 3188.01  2668.8 2946.17
            3288.81 2556.59  3806.59 2038.81  4196.17 1418.8  4438.01 727.643
            4520 0))
      (outline (path signal 100  4400 0  4321.02 -700.941  4088.05 -1366.73  3712.77 -1963.99
            3213.99 -2462.77  2616.73 -2838.05  1950.94 -3071.02  1250 -3150
            549.059 -3071.02  -116.734 -2838.05  -713.993 -2462.77  -1212.77 -1963.99
            -1588.05 -1366.73  -1821.02 -700.941  -1900 0  -1821.02 700.941
            -1588.05 1366.73  -1212.77 1963.99  -713.993 2462.77  -116.734 2838.05
            549.059 3071.02  1250 3150  1950.94 3071.02  2616.73 2838.05
            3213.99 2462.77  3712.77 1963.99  4088.05 1366.73  4321.02 700.941
            4400 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-201AD_P15.24mm_Horizontal"
      (outline (path signal 50  17090 2850  -1850 2850))
      (outline (path signal 50  17090 -2850  17090 2850))
      (outline (path signal 50  -1850 -2850  17090 -2850))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 120  4175 2720  4175 -2720))
      (outline (path signal 120  4415 2720  4415 -2720))
      (outline (path signal 120  4295 2720  4295 -2720))
      (outline (path signal 120  13400 0  12490 0))
      (outline (path signal 120  1840 0  2750 0))
      (outline (path signal 120  12490 2720  2750 2720))
      (outline (path signal 120  12490 -2720  12490 2720))
      (outline (path signal 120  2750 -2720  12490 -2720))
      (outline (path signal 120  2750 2720  2750 -2720))
      (outline (path signal 100  4195 2600  4195 -2600))
      (outline (path signal 100  4395 2600  4395 -2600))
      (outline (path signal 100  4295 2600  4295 -2600))
      (outline (path signal 100  15240 0  12370 0))
      (outline (path signal 100  0 0  2870 0))
      (outline (path signal 100  12370 2600  2870 2600))
      (outline (path signal 100  12370 -2600  12370 2600))
      (outline (path signal 100  2870 -2600  12370 -2600))
      (outline (path signal 100  2870 2600  2870 -2600))
      (pin Oval[A]Pad_3200x3200_um 2 15240 0)
      (pin Rect[A]Pad_3200x3200_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P2.54mm_Vertical
      (outline (path signal 50  3590 1850  -1850 1850))
      (outline (path signal 50  3590 -1850  3590 1850))
      (outline (path signal 50  -1850 -1850  3590 -1850))
      (outline (path signal 50  -1850 1850  -1850 -1850))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 100  1600 0  1521.69 -494.427  1294.43 -940.456  940.456 -1294.43
            494.427 -1521.69  0 -1600  -494.427 -1521.69  -940.456 -1294.43
            -1294.43 -940.456  -1521.69 -494.427  -1600 0  -1521.69 494.427
            -1294.43 940.456  -940.456 1294.43  -494.427 1521.69  0 1600
            494.427 1521.69  940.456 1294.43  1294.43 940.456  1521.69 494.427
            1600 0))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3200x3200_um
      (shape (path F.Cu 3200  0 0  0 0))
      (shape (path B.Cu 3200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_3200x3200_um
      (shape (rect F.Cu -1600 -1600 1600 1600))
      (shape (rect B.Cu -1600 -1600 1600 1600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1300:600_um"
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
  )
  (network
    (net /RESET
      (pins J1-5 SW1-2 SW1-2@1 C1-1 D1-2 R1-2 U1-9)
    )
    (net GND
      (pins C8-2 C7-2 J1-10 J1-8 J1-6 J1-4 J6-2 J2-2 SW1-1 SW1-1@1 C1-2 C2-2 C3-2
        C4-1 C5-2 C6-2 D2-2 D3-1 U1-31 U1-11)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-32)
    )
    (net +5V
      (pins J1-2 J6-1 J2-1 C3-1 C4-2 C5-1 C6-1 D1-1 D2-1 R1-1 R2-1 U1-30 U1-10)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 R2-2)
    )
    (net /MOSI
      (pins J1-1 U1-6)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net /SCK
      (pins J1-7 U1-8)
    )
    (net /MISO
      (pins J1-9 U1-7)
    )
    (net /PA7
      (pins J3-8 U1-33)
    )
    (net /PA6
      (pins J3-7 U1-34)
    )
    (net /PA5
      (pins J3-6 U1-35)
    )
    (net /PA4
      (pins J3-5 U1-36)
    )
    (net /PA3
      (pins J3-4 U1-37)
    )
    (net /PA2
      (pins J3-3 U1-38)
    )
    (net /PA1
      (pins J3-2 U1-39)
    )
    (net /PA0
      (pins J3-1 U1-40)
    )
    (net /PC0
      (pins J4-1 U1-22)
    )
    (net /PC1
      (pins J4-2 U1-23)
    )
    (net /PC2
      (pins J4-3 U1-24)
    )
    (net /PC3
      (pins J4-4 U1-25)
    )
    (net /PC4
      (pins J4-5 U1-26)
    )
    (net /PC5
      (pins J4-6 U1-27)
    )
    (net /PC6
      (pins J4-7 U1-28)
    )
    (net /PC7
      (pins J4-8 U1-29)
    )
    (net /PB4
      (pins J5-5 U1-5)
    )
    (net /PB3
      (pins J5-4 U1-4)
    )
    (net /PB2
      (pins J5-3 U1-3)
    )
    (net /PB1
      (pins J5-2 U1-2)
    )
    (net /PB0
      (pins J5-1 U1-1)
    )
    (net /PD0
      (pins J7-1 U1-14)
    )
    (net /PD1
      (pins J7-2 U1-15)
    )
    (net /PD2
      (pins J7-3 U1-16)
    )
    (net /PD3
      (pins J7-4 U1-17)
    )
    (net /PD4
      (pins J7-5 U1-18)
    )
    (net /PD5
      (pins J7-6 U1-19)
    )
    (net /PD6
      (pins J7-7 U1-20)
    )
    (net /PD7
      (pins J7-8 U1-21)
    )
    (net "Net-(C7-Pad1)"
      (pins Y1-1 C7-1 U1-13)
    )
    (net "Net-(C8-Pad1)"
      (pins Y1-2 C8-1 U1-12)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class gnd GND
      (circuit
        (use_via Via[0-1]_1300:600_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class power +5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 600)
        (clearance 200.1)
      )
    )
    (class prg /MISO /RESET /SCK
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class signals /MOSI /PA0 /PA1 /PA2 /PA3 /PA4 /PA5 /PA6 /PA7 /PB0 /PB1
      /PB2 /PB3 /PB4 /PC0 /PC1 /PC2 /PC3 /PC4 /PC5 /PC6 /PC7 /PD0 /PD1 /PD2
      /PD3 /PD4 /PD5 /PD6 /PD7 "Net-(C2-Pad1)" "Net-(C7-Pad1)" "Net-(C8-Pad1)"
      "Net-(D3-Pad2)" "Net-(J1-Pad3)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
