Warning (10268): Verilog HDL information at router_top.sv(47): always construct contains both blocking and non-blocking assignments File: D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv Line: 47
Warning (10268): Verilog HDL information at router_send.sv(48): always construct contains both blocking and non-blocking assignments File: D:/southampton/graduate_project/code/quartus/rtl/rtl/router_send.sv Line: 48
Warning (10268): Verilog HDL information at fake_ip.sv(173): always construct contains both blocking and non-blocking assignments File: D:/southampton/graduate_project/code/quartus/rtl/rtl/fake_ip.sv Line: 173
