(PCB Bomb_Jack___Mode7___Routed
 (parser
  (host_cad ARES)
  (host_version 8.12 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb 164.52800 -308.61000 413.23660 -72.49500))
  (boundary (path signal 0.20320 174.71340 -305.60960 413.10960 -305.60960 413.10960 -79.39040
   174.71340 -79.39040 174.71340 -305.60960))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction horizontal))
  (layer I2 (type signal) (direction vertical))
  (layer I3 (type signal) (direction horizontal))
  (layer I4 (type signal) (direction orthogonal))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-SIL2_BANKSEL5" (place BANKSEL5 191.77000 -82.55000 front -180))
  (component DIL28_U136 (place U136 262.89000 -146.05000 front -90))
  (component DIL28_U71 (place U71 283.21000 -146.05000 front -90))
  (component DIL28_U207 (place U207 303.53000 -146.05000 front -90))
  (component DIL28_U215 (place U215 262.89000 -186.69000 front -90))
  (component DIL28_U229 (place U229 283.21000 -186.69000 front -90))
  (component DIL28_U224 (place U224 303.53000 -186.69000 front -90))
  (component 09021646921_EXPANSIONBUSP5 (place EXPANSIONBUSP5 180.34000 -170.18000 front -90
  ))
  (component 09021646921_VIDEOP5 (place VIDEOP5 180.34000 -273.05000 front -90))
  (component SHDRRA10W64P254_2X5_2032X889X927P_PIXEL5 (place PIXEL5 247.65000 -82.55000 front 0
  ))
  (component "CONN-SIL2_JP42" (place JP42 201.93000 -82.55000 front -90))
  (component "CONN-SIL2_JP43" (place JP43 204.47000 -82.55000 front -90))
  (component "CONN-SIL2_JP44" (place JP44 207.01000 -82.55000 front -90))
  (component "CONN-SIL2_JP45" (place JP45 209.55000 -82.55000 front -90))
  (component "CONN-SIL2_JP46" (place JP46 212.09000 -82.55000 front -90))
  (component "CONN-SIL2_JP47" (place JP47 214.63000 -82.55000 front -90))
  (component "CONN-SIL2_JP48" (place JP48 217.17000 -82.55000 front -90))
  (component "CONN-SIL2_JP49" (place JP49 219.71000 -82.55000 front -90))
  (component DIL20_U149 (place U149 252.73000 -157.48000 front 270))
  (component DIL20_U208 (place U208 242.57000 -157.48000 front 270))
  (component DIL20_U218 (place U218 252.73000 -190.50000 front 270))
  (component DIL20_U225 (place U225 242.57000 -190.50000 front 270))
  (component DIL20_U243 (place U243 232.41000 -157.48000 front 270))
  (component DIL20_U244 (place U244 232.41000 -190.50000 front 270))
  (component DIL20_U75 (place U75 222.25000 -157.48000 front 270))
  (component DIL16_U241 (place U241 222.25000 -190.50000 front 270))
  (component DIL16_U242 (place U242 212.09000 -190.50000 front 270))
  (component DIL20_U96 (place U96 212.09000 -157.48000 front 270))
  (component DIL20_U97 (place U97 200.66000 -157.48000 front 270))
  (component DIL20_U100 (place U100 200.66000 -189.23000 front 270))
  (component DIL20_U101 (place U101 193.04000 -224.79000 front 270))
  (component DIL20_U104 (place U104 198.12000 -179.07000 front 90))
  (component DIL20_U105 (place U105 252.73000 -129.54000 front 270))
  (component DIL20_U108 (place U108 203.20000 -224.79000 front 270))
  (component DIL20_U109 (place U109 213.36000 -224.79000 front 270))
  (component DIL20_U116 (place U116 242.57000 -129.54000 front 270))
  (component DIL20_U117 (place U117 228.60000 -129.54000 front 270))
  (component DIL20_U120 (place U120 223.52000 -224.79000 front 270))
  (component DIL20_U121 (place U121 233.68000 -224.79000 front 270))
  (component DIL20_U124 (place U124 218.44000 -129.54000 front 270))
  (component DIL20_U125 (place U125 208.28000 -129.54000 front 270))
  (component DIL20_U128 (place U128 243.84000 -224.79000 front 270))
  (component DIL20_U129 (place U129 254.00000 -224.79000 front 270))
  (component DIL20_U139 (place U139 198.12000 -128.27000 front 270))
  (component DIL20_U140 (place U140 208.28000 -95.25000 front 270))
  (component DIL16_U239 (place U239 280.67000 -134.62000 front 180))
  (component DIL16_U240 (place U240 218.44000 -106.68000 front 270))
  (component DIL20_U141 (place U141 198.12000 -95.25000 front 270))
  (component DIL20_U142 (place U142 264.16000 -226.06000 front 270))
  (component DIL20_U157 (place U157 228.60000 -95.25000 front 270))
  (component DIL20_U163 (place U163 262.89000 -106.68000 front 270))
  (component DIL20_U167 (place U167 273.05000 -106.68000 front 270))
  (component DIL20_U168 (place U168 283.21000 -106.68000 front 270))
  (component DIL20_U173 (place U173 293.37000 -106.68000 front 270))
  (component DIL20_U174 (place U174 243.84000 -95.25000 front 270))
  (component DIL20_U181 (place U181 275.59000 -226.06000 front 270))
  (component DIL20_U184 (place U184 285.75000 -226.06000 front 270))
  (component DIL20_U187 (place U187 295.91000 -226.06000 front 270))
  (component DIL20_U190 (place U190 306.07000 -226.06000 front 270))
  (component DIL20_U193 (place U193 303.53000 -106.68000 front 270))
  (component DIL20_U194 (place U194 313.69000 -106.68000 front 270))
  (component DIL20_U195 (place U195 323.85000 -106.68000 front 270))
  (component DIL20_U196 (place U196 334.01000 -106.68000 front 270))
  (component DIL20_U201 (place U201 344.17000 -106.68000 front 270))
  (component DIL20_U204 (place U204 354.33000 -106.68000 front 270))
  (component DIL20_U216 (place U216 198.12000 -212.09000 front 90))
  (component DIL20_U217 (place U217 316.23000 -224.79000 front 270))
  (component DIL20_U219 (place U219 280.67000 -95.25000 front 180))
  (component DIL20_U245 (place U245 364.49000 -106.68000 front 270))
  (component DIL14_U138 (place U138 214.63000 -220.98000 front 0))
  (component DIL14_U246 (place U246 321.31000 -196.85000 front 270))
  (component DIL16_U74 (place U74 321.31000 -154.94000 front 270))
  (component DIL16_U98 (place U98 193.04000 -252.73000 front 270))
  (component DIL16_U99 (place U99 203.20000 -252.73000 front 270))
  (component DIL16_U102 (place U102 213.36000 -252.73000 front 270))
  (component DIL16_U103 (place U103 223.52000 -252.73000 front 270))
  (component DIL16_U106 (place U106 233.68000 -252.73000 front 270))
  (component DIL16_U107 (place U107 243.84000 -254.00000 front 270))
  (component DIL16_U110 (place U110 254.00000 -254.00000 front 270))
  (component DIL16_U111 (place U111 264.16000 -254.00000 front 270))
  (component DIL16_U112 (place U112 213.36000 -275.59000 front 270))
  (component DIL16_U113 (place U113 223.52000 -275.59000 front 270))
  (component DIL16_U114 (place U114 233.68000 -275.59000 front 270))
  (component DIL16_U115 (place U115 243.84000 -276.86000 front 270))
  (component DIL16_U118 (place U118 203.20000 -275.59000 front 270))
  (component DIL16_U119 (place U119 275.59000 -254.00000 front 270))
  (component DIL16_U122 (place U122 285.75000 -254.00000 front 270))
  (component DIL16_U123 (place U123 295.91000 -255.27000 front 270))
  (component DIL16_U126 (place U126 254.00000 -276.86000 front 270))
  (component DIL16_U127 (place U127 264.16000 -276.86000 front 270))
  (component DIL16_U130 (place U130 306.07000 -255.27000 front 270))
  (component DIL16_U131 (place U131 275.59000 -276.86000 front 270))
  (component DIL16_U132 (place U132 193.04000 -280.67000 front 270))
  (component DIL16_U133 (place U133 285.75000 -276.86000 front 270))
  (component DIL16_U134 (place U134 316.23000 -259.08000 front 270))
  (component DIL16_U135 (place U135 295.91000 -278.13000 front 270))
  (component DIL16_U143 (place U143 262.89000 -92.71000 front 0))
  (component DIL16_U144 (place U144 287.02000 -142.24000 front 0))
  (component DIL16_U145 (place U145 334.01000 -154.94000 front 270))
  (component DIL16_U146 (place U146 344.17000 -154.94000 front 270))
  (component DIL14_U137 (place U137 323.85000 -134.62000 front 270))
  (component DIL14_U147 (place U147 334.01000 -134.62000 front 270))
  (component DIL16_U150 (place U150 303.53000 -95.25000 front 180))
  (component DIL16_U152 (place U152 354.33000 -154.94000 front 270))
  (component DIL16_U153 (place U153 331.47000 -189.23000 front 270))
  (component DIL14_U89 (place U89 287.02000 -92.71000 front 0))
  (component DIL14_U155 (place U155 344.17000 -134.62000 front 270))
  (component DIL14_U209 (place U209 354.33000 -134.62000 front 270))
  (component DIL16_U151 (place U151 341.63000 -177.80000 front 270))
  (component DIL14_U148 (place U148 336.55000 -175.26000 front 180))
  (component DIL16_U156 (place U156 307.34000 -92.71000 front 0))
  (component DIL16_U158 (place U158 351.79000 -177.80000 front 270))
  (component DIL16_U210 (place U210 361.95000 -177.80000 front 270))
  (component DIL16_U211 (place U211 372.11000 -177.80000 front 270))
  (component DIL16_U159 (place U159 309.88000 -102.87000 front 0))
  (component DIL16_U160 (place U160 353.06000 -95.25000 front 180))
  (component DIL16_U161 (place U161 374.65000 -114.30000 front 270))
  (component DIL16_U162 (place U162 364.49000 -134.62000 front 270))
  (component DIL16_U164 (place U164 374.65000 -137.16000 front 270))
  (component DIL16_U165 (place U165 330.20000 -91.44000 front 0))
  (component DIL16_U166 (place U166 384.81000 -137.16000 front 270))
  (component DIL16_U169 (place U169 306.07000 -278.13000 front 270))
  (component DIL16_U170 (place U170 326.39000 -227.33000 front 270))
  (component DIL16_U171 (place U171 341.63000 -200.66000 front 270))
  (component DIL16_U172 (place U172 336.55000 -227.33000 front 270))
  (component DIL16_U175 (place U175 346.71000 -227.33000 front 270))
  (component DIL16_U176 (place U176 356.87000 -227.33000 front 270))
  (component DIL16_U177 (place U177 351.79000 -200.66000 front 270))
  (component DIL16_U178 (place U178 326.39000 -255.27000 front 270))
  (component DIL16_U179 (place U179 384.81000 -114.30000 front 270))
  (component DIL16_U180 (place U180 394.97000 -123.19000 front 270))
  (component DIL16_U182 (place U182 336.55000 -255.27000 front 270))
  (component DIL16_U183 (place U183 346.71000 -259.08000 front 270))
  (component DIL16_U185 (place U185 361.95000 -200.66000 front 270))
  (component DIL16_U186 (place U186 372.11000 -200.66000 front 270))
  (component DIL16_U188 (place U188 367.03000 -227.33000 front 270))
  (component DIL16_U189 (place U189 382.27000 -200.66000 front 270))
  (component DIL16_U191 (place U191 356.87000 -259.08000 front 270))
  (component DIL16_U192 (place U192 347.98000 -255.27000 front 0))
  (component DIL16_U197 (place U197 367.03000 -259.08000 front 270))
  (component DIL16_U198 (place U198 377.19000 -260.35000 front 270))
  (component DIL16_U199 (place U199 387.35000 -260.35000 front 270))
  (component DIL16_U200 (place U200 377.19000 -228.60000 front 270))
  (component DIL16_U202 (place U202 387.35000 -228.60000 front 270))
  (component DIL16_U203 (place U203 397.51000 -228.60000 front 270))
  (component DIL16_U205 (place U205 382.27000 -177.80000 front 270))
  (component DIL16_U206 (place U206 394.97000 -146.05000 front 270))
  (component DIL16_U220 (place U220 359.41000 -102.87000 front 0))
  (component DIL16_U222 (place U222 382.27000 -161.29000 front 180))
  (component DIL14_U214 (place U214 392.43000 -179.07000 front 270))
  (component DIL14_U226 (place U226 361.95000 -91.44000 front 0))
  (component DIL16_U221 (place U221 388.62000 -173.99000 front 0))
  (component DIL14_U228 (place U228 402.59000 -179.07000 front 270))
  (component DIL16_U223 (place U223 392.43000 -201.93000 front 270))
  (component DIL16_U238 (place U238 402.59000 -201.93000 front 270))
  (component DIL14_U14 (place U14 397.51000 -262.89000 front 270))
  (component DIL14_U154 (place U154 384.81000 -93.98000 front 270))
  (component DIL14_U72 (place U72 394.97000 -93.98000 front 270))
  (component DIL14_U212 (place U212 383.54000 -90.17000 front 0))
  (component DIL14_U213 (place U213 391.16000 -248.92000 front 180))
  (component DIL14_U227 (place U227 326.39000 -278.13000 front 270))
  (component DIL14_U314 (place U314 336.55000 -278.13000 front 270))
 )
 (library
  (image "CONN-SIL2_BANKSEL5" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image DIL28_U136 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL28_U71 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL28_U207 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL28_U215 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL28_U229 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL28_U224 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate 180) 14 33.02000 15.24000)
   (pin PS2 (rotate 180) 15 30.48000 15.24000)
   (pin PS2 (rotate 180) 16 27.94000 15.24000)
   (pin PS2 (rotate 180) 17 25.40000 15.24000)
   (pin PS2 (rotate 180) 18 22.86000 15.24000)
   (pin PS2 (rotate 180) 19 20.32000 15.24000)
   (pin PS2 (rotate 180) 20 17.78000 15.24000)
   (pin PS2 (rotate 180) 21 15.24000 15.24000)
   (pin PS2 (rotate 180) 22 12.70000 15.24000)
   (pin PS2 (rotate 180) 23 10.16000 15.24000)
   (pin PS2 (rotate 180) 24 7.62000 15.24000)
   (pin PS2 (rotate 180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image 09021646921_EXPANSIONBUSP5 (side front)
   (outline (rect TOP -87.42000 -12.17000 8.68000 4.41000))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 -2.54000 0.00000)
   (pin PS3 (rotate 0) 2 -5.08000 0.00000)
   (pin PS3 (rotate 0) 3 -7.62000 0.00000)
   (pin PS3 (rotate 0) 4 -10.16000 0.00000)
   (pin PS3 (rotate 0) 5 -12.70000 0.00000)
   (pin PS3 (rotate 0) 6 -15.24000 0.00000)
   (pin PS3 (rotate 0) 7 -17.78000 0.00000)
   (pin PS3 (rotate 0) 8 -20.32000 0.00000)
   (pin PS3 (rotate 0) 9 -22.86000 0.00000)
   (pin PS3 (rotate 0) 10 -25.40000 0.00000)
   (pin PS3 (rotate 0) 11 -27.94000 0.00000)
   (pin PS3 (rotate 0) 12 -30.48000 0.00000)
   (pin PS3 (rotate 0) 13 -33.02000 0.00000)
   (pin PS3 (rotate 0) 14 -35.56000 0.00000)
   (pin PS3 (rotate 0) 15 -38.10000 0.00000)
   (pin PS3 (rotate 0) 16 -40.64000 0.00000)
   (pin PS3 (rotate 0) 17 -43.18000 0.00000)
   (pin PS3 (rotate 0) 18 -45.72000 0.00000)
   (pin PS3 (rotate 0) 19 -48.26000 0.00000)
   (pin PS3 (rotate 0) 20 -50.80000 0.00000)
   (pin PS3 (rotate 0) 21 -53.34000 0.00000)
   (pin PS3 (rotate 0) 22 -55.88000 0.00000)
   (pin PS3 (rotate 0) 23 -58.42000 0.00000)
   (pin PS3 (rotate 0) 24 -60.96000 0.00000)
   (pin PS3 (rotate 0) 25 -63.50000 0.00000)
   (pin PS3 (rotate 0) 26 -66.04000 0.00000)
   (pin PS3 (rotate 0) 27 -68.58000 0.00000)
   (pin PS3 (rotate 0) 28 -71.12000 0.00000)
   (pin PS3 (rotate 0) 29 -73.66000 0.00000)
   (pin PS3 (rotate 0) 30 -76.20000 0.00000)
   (pin PS3 (rotate 0) 31 -78.74000 0.00000)
   (pin PS3 (rotate 0) 32 0.00000 2.54000)
   (pin PS3 (rotate 0) 33 -2.54000 2.54000)
   (pin PS3 (rotate 0) 34 -5.08000 2.54000)
   (pin PS3 (rotate 0) 35 -7.62000 2.54000)
   (pin PS3 (rotate 0) 36 -10.16000 2.54000)
   (pin PS3 (rotate 0) 37 -12.70000 2.54000)
   (pin PS3 (rotate 0) 38 -15.24000 2.54000)
   (pin PS3 (rotate 0) 39 -17.78000 2.54000)
   (pin PS3 (rotate 0) 40 -20.32000 2.54000)
   (pin PS3 (rotate 0) 41 -22.86000 2.54000)
   (pin PS3 (rotate 0) 42 -25.40000 2.54000)
   (pin PS3 (rotate 0) 43 -27.94000 2.54000)
   (pin PS3 (rotate 0) 44 -30.48000 2.54000)
   (pin PS3 (rotate 0) 45 -33.02000 2.54000)
   (pin PS3 (rotate 0) 46 -35.56000 2.54000)
   (pin PS3 (rotate 0) 47 -38.10000 2.54000)
   (pin PS3 (rotate 0) 48 -40.64000 2.54000)
   (pin PS3 (rotate 0) 49 -43.18000 2.54000)
   (pin PS3 (rotate 0) 50 -45.72000 2.54000)
   (pin PS3 (rotate 0) 51 -48.26000 2.54000)
   (pin PS3 (rotate 0) 52 -50.80000 2.54000)
   (pin PS3 (rotate 0) 53 -53.34000 2.54000)
   (pin PS3 (rotate 0) 54 -55.88000 2.54000)
   (pin PS3 (rotate 0) 55 -58.42000 2.54000)
   (pin PS3 (rotate 0) 56 -60.96000 2.54000)
   (pin PS3 (rotate 0) 57 -63.50000 2.54000)
   (pin PS3 (rotate 0) 58 -66.04000 2.54000)
   (pin PS3 (rotate 0) 59 -68.58000 2.54000)
   (pin PS3 (rotate 0) 60 -71.12000 2.54000)
   (pin PS3 (rotate 0) 61 -73.66000 2.54000)
   (pin PS3 (rotate 0) 62 -76.20000 2.54000)
   (pin PS3 (rotate 0) 63 -78.74000 2.54000)
   (pin PS4 (rotate 0) 64 -83.82000 -2.54000)
   (pin PS4 (rotate 0) 65 5.08000 -2.54000)
  )
  (image 09021646921_VIDEOP5 (side front)
   (outline (rect TOP -87.42000 -12.17000 8.68000 4.41000))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 -2.54000 0.00000)
   (pin PS3 (rotate 0) 2 -5.08000 0.00000)
   (pin PS3 (rotate 0) 3 -7.62000 0.00000)
   (pin PS3 (rotate 0) 4 -10.16000 0.00000)
   (pin PS3 (rotate 0) 5 -12.70000 0.00000)
   (pin PS3 (rotate 0) 6 -15.24000 0.00000)
   (pin PS3 (rotate 0) 7 -17.78000 0.00000)
   (pin PS3 (rotate 0) 8 -20.32000 0.00000)
   (pin PS3 (rotate 0) 9 -22.86000 0.00000)
   (pin PS3 (rotate 0) 10 -25.40000 0.00000)
   (pin PS3 (rotate 0) 11 -27.94000 0.00000)
   (pin PS3 (rotate 0) 12 -30.48000 0.00000)
   (pin PS3 (rotate 0) 13 -33.02000 0.00000)
   (pin PS3 (rotate 0) 14 -35.56000 0.00000)
   (pin PS3 (rotate 0) 15 -38.10000 0.00000)
   (pin PS3 (rotate 0) 16 -40.64000 0.00000)
   (pin PS3 (rotate 0) 17 -43.18000 0.00000)
   (pin PS3 (rotate 0) 18 -45.72000 0.00000)
   (pin PS3 (rotate 0) 19 -48.26000 0.00000)
   (pin PS3 (rotate 0) 20 -50.80000 0.00000)
   (pin PS3 (rotate 0) 21 -53.34000 0.00000)
   (pin PS3 (rotate 0) 22 -55.88000 0.00000)
   (pin PS3 (rotate 0) 23 -58.42000 0.00000)
   (pin PS3 (rotate 0) 24 -60.96000 0.00000)
   (pin PS3 (rotate 0) 25 -63.50000 0.00000)
   (pin PS3 (rotate 0) 26 -66.04000 0.00000)
   (pin PS3 (rotate 0) 27 -68.58000 0.00000)
   (pin PS3 (rotate 0) 28 -71.12000 0.00000)
   (pin PS3 (rotate 0) 29 -73.66000 0.00000)
   (pin PS3 (rotate 0) 30 -76.20000 0.00000)
   (pin PS3 (rotate 0) 31 -78.74000 0.00000)
   (pin PS3 (rotate 0) 32 0.00000 2.54000)
   (pin PS3 (rotate 0) 33 -2.54000 2.54000)
   (pin PS3 (rotate 0) 34 -5.08000 2.54000)
   (pin PS3 (rotate 0) 35 -7.62000 2.54000)
   (pin PS3 (rotate 0) 36 -10.16000 2.54000)
   (pin PS3 (rotate 0) 37 -12.70000 2.54000)
   (pin PS3 (rotate 0) 38 -15.24000 2.54000)
   (pin PS3 (rotate 0) 39 -17.78000 2.54000)
   (pin PS3 (rotate 0) 40 -20.32000 2.54000)
   (pin PS3 (rotate 0) 41 -22.86000 2.54000)
   (pin PS3 (rotate 0) 42 -25.40000 2.54000)
   (pin PS3 (rotate 0) 43 -27.94000 2.54000)
   (pin PS3 (rotate 0) 44 -30.48000 2.54000)
   (pin PS3 (rotate 0) 45 -33.02000 2.54000)
   (pin PS3 (rotate 0) 46 -35.56000 2.54000)
   (pin PS3 (rotate 0) 47 -38.10000 2.54000)
   (pin PS3 (rotate 0) 48 -40.64000 2.54000)
   (pin PS3 (rotate 0) 49 -43.18000 2.54000)
   (pin PS3 (rotate 0) 50 -45.72000 2.54000)
   (pin PS3 (rotate 0) 51 -48.26000 2.54000)
   (pin PS3 (rotate 0) 52 -50.80000 2.54000)
   (pin PS3 (rotate 0) 53 -53.34000 2.54000)
   (pin PS3 (rotate 0) 54 -55.88000 2.54000)
   (pin PS3 (rotate 0) 55 -58.42000 2.54000)
   (pin PS3 (rotate 0) 56 -60.96000 2.54000)
   (pin PS3 (rotate 0) 57 -63.50000 2.54000)
   (pin PS3 (rotate 0) 58 -66.04000 2.54000)
   (pin PS3 (rotate 0) 59 -68.58000 2.54000)
   (pin PS3 (rotate 0) 60 -71.12000 2.54000)
   (pin PS3 (rotate 0) 61 -73.66000 2.54000)
   (pin PS3 (rotate 0) 62 -76.20000 2.54000)
   (pin PS3 (rotate 0) 63 -78.74000 2.54000)
   (pin PS4 (rotate 0) 64 -83.82000 -2.54000)
   (pin PS4 (rotate 0) 65 5.08000 -2.54000)
  )
  (image SHDRRA10W64P254_2X5_2032X889X927P_PIXEL5 (side front)
   (outline (rect TOP -15.51500 -3.88500 5.35500 10.05500))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 0.00000 -2.54000)
   (pin PS6 (rotate 0) 2 -2.54000 0.00000)
   (pin PS6 (rotate 0) 3 -2.54000 -2.54000)
   (pin PS6 (rotate 0) 4 -5.08000 0.00000)
   (pin PS6 (rotate 0) 5 -5.08000 -2.54000)
   (pin PS6 (rotate 0) 6 -7.62000 0.00000)
   (pin PS6 (rotate 0) 7 -7.62000 -2.54000)
   (pin PS6 (rotate 0) 8 -10.16000 0.00000)
   (pin PS6 (rotate 0) 9 -10.16000 -2.54000)
  )
  (image "CONN-SIL2_JP42" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP43" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP44" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP45" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP46" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP47" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP48" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_JP49" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image DIL20_U149 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U208 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U218 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U225 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U243 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U244 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U75 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U241 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U242 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U96 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U97 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U100 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U101 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U104 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U105 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U108 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U109 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U116 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U117 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U120 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U121 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U124 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U125 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U128 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U129 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U139 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U140 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U239 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U240 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U141 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U142 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U157 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U163 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U167 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U168 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U173 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U174 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U181 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U184 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U187 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U190 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U193 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U194 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U195 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U196 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U201 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U204 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U216 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U217 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U219 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U245 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL14_U138 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U246 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U74 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U98 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U99 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U102 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U103 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U106 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U107 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U110 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U111 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U112 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U113 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U114 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U115 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U118 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U119 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U122 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U123 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U126 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U127 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U130 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U131 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U132 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U133 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U134 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U135 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U143 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U144 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U145 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U146 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U137 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U147 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U150 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U152 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U153 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U89 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U155 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U209 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U151 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U148 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U156 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U158 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U210 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U211 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U159 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U160 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U161 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U162 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U164 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U165 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U166 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U169 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U170 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U171 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U172 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U175 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U176 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U177 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U178 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U179 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U180 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U182 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U183 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U185 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U186 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U188 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U189 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U191 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U192 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U197 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U198 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U199 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U200 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U202 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U203 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U205 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U206 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U220 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U222 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U214 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U226 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U221 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U228 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U223 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U238 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U14 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U154 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U72 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U212 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U213 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U227 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U314 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.65000 0 0))
   (shape (circle I1 1.65000 0 0))
   (shape (circle I2 1.65000 0 0))
   (shape (circle I3 1.65000 0 0))
   (shape (circle I4 1.65000 0 0))
   (shape (circle I5 1.65000 0 0))
   (shape (circle I6 1.65000 0 0))
   (shape (circle I7 1.65000 0 0))
   (shape (circle I8 1.65000 0 0))
   (shape (circle I9 1.65000 0 0))
   (shape (circle I10 1.65000 0 0))
   (shape (circle I11 1.65000 0 0))
   (shape (circle I12 1.65000 0 0))
   (shape (circle I13 1.65000 0 0))
   (shape (circle I14 1.65000 0 0))
   (shape (circle BOT 1.65000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 4.20000 0 0))
   (shape (circle I1 4.20000 0 0))
   (shape (circle I2 4.20000 0 0))
   (shape (circle I3 4.20000 0 0))
   (shape (circle I4 4.20000 0 0))
   (shape (circle I5 4.20000 0 0))
   (shape (circle I6 4.20000 0 0))
   (shape (circle I7 4.20000 0 0))
   (shape (circle I8 4.20000 0 0))
   (shape (circle I9 4.20000 0 0))
   (shape (circle I10 4.20000 0 0))
   (shape (circle I11 4.20000 0 0))
   (shape (circle I12 4.20000 0 0))
   (shape (circle I13 4.20000 0 0))
   (shape (circle I14 4.20000 0 0))
   (shape (circle BOT 4.20000 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (rect TOP -0.82500 -0.82500 0.82500 0.82500))
   (shape (circle I1 1.65000 0 0))
   (shape (circle I2 1.65000 0 0))
   (shape (circle I3 1.65000 0 0))
   (shape (circle I4 1.65000 0 0))
   (shape (circle I5 1.65000 0 0))
   (shape (circle I6 1.65000 0 0))
   (shape (circle I7 1.65000 0 0))
   (shape (circle I8 1.65000 0 0))
   (shape (circle I9 1.65000 0 0))
   (shape (circle I10 1.65000 0 0))
   (shape (circle I11 1.65000 0 0))
   (shape (circle I12 1.65000 0 0))
   (shape (circle I13 1.65000 0 0))
   (shape (circle I14 1.65000 0 0))
   (shape (rect BOT -0.82500 -0.82500 0.82500 0.82500))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 1.65000 0 0))
   (shape (circle I1 1.65000 0 0))
   (shape (circle I2 1.65000 0 0))
   (shape (circle I3 1.65000 0 0))
   (shape (circle I4 1.65000 0 0))
   (shape (circle I5 1.65000 0 0))
   (shape (circle I6 1.65000 0 0))
   (shape (circle I7 1.65000 0 0))
   (shape (circle I8 1.65000 0 0))
   (shape (circle I9 1.65000 0 0))
   (shape (circle I10 1.65000 0 0))
   (shape (circle I11 1.65000 0 0))
   (shape (circle I12 1.65000 0 0))
   (shape (circle I13 1.65000 0 0))
   (shape (circle I14 1.65000 0 0))
   (shape (circle BOT 1.65000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00004"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00005"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00355"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02115"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02127"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02138"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02139"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02145"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02146"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02162"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02175"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02176"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02186"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02194"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02245"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02253"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02262"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02263"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02275"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02276"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02277"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02278"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02280"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02417"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02482"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02483"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02484"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02485"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02486"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02491"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02492"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02493"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02494"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02495"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02496"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02497"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02498"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02499"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02500"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02502"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02517"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02529"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02536"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02618"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02623"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02643"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02647"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02656"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02660"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02669"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02673"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02712"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02713"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02768"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02772"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02796"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02843"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02844"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02845"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02846"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02849"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02870"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02871"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02872"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02873"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02874"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02875"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02923"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02924"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02925"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02926"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02927"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02939"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02941"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02956"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02957"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02958"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02959"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02960"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#02991"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03097"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03098"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03102"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03168"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03172"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03289"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03350"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03351"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03431"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03477"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03478"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03493"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03546"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03547"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03548"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03549"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03685"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03704"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03705"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03706"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03707"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03715"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03718"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03721"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03724"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03735"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03738"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03741"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03744"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03834"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03852"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03875"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03878"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03905"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03908"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03935"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03938"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03955"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03956"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03957"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03958"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03961"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03962"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03963"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03964"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03965"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#03966"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04008"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04009"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04033"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04037"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04061"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04065"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04134"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04157"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04158"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04189"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04193"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04204"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04207"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04245"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04246"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04247"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04248"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04249"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04250"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04251"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04252"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04253"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04254"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04255"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04256"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04283"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04284"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04285"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04384"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04385"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04389"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04456"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04459"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04475"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04582"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04609"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04629"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04646"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04697"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04827"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04830"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04857"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04860"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04887"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04890"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04910"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04923"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04928"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04964"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04976"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04977"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04978"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04979"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04980"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04992"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04993"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04994"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#04995"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05007"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05008"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05009"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05010"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05022"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05034"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05037"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05095"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05096"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05143"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05147"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05181"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05185"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05242"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05326"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05341"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05356"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05371"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05390"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05391"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05392"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05393"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05542"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05543"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05544"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05547"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05630"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05634"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05638"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05714"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05717"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05863"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05864"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05865"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05866"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05873"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05874"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05875"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05876"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05982"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05983"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05984"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05986"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#05987"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06042"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06046"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06047"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06050"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06053"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06054"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06076"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06113"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06133"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06139"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06174"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06179"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06180"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06183"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06192"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06194"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06195"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06196"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06206"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06208"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06209"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06210"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06220"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06222"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06223"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06224"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06268"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06279"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06280"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06306"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06585"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06586"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06597"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06598"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06601"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06602"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#06662"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-1 U98-4)
  )
  (net "#06663"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-4 U98-2)
  )
  (net "#06664"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-5 U98-13)
  )
  (net "#06665"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-8 U98-11)
  )
  (net "#06666"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U98-8 U99-6)
  )
  (net "#06667"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-2 U98-3)
  )
  (net "#06668"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-3 U98-0)
  )
  (net "#06669"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-6 U98-12)
  )
  (net "#06670"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-7 U98-9)
  )
  (net "#06677"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-11 U99-4)
  )
  (net "#06678"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-14 U99-2)
  )
  (net "#06679"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-15 U99-13)
  )
  (net "#06680"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-18 U99-11)
  )
  (net "#06681"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U99-8 U102-6)
  )
  (net "#06682"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-12 U99-3)
  )
  (net "#06683"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-13 U99-0)
  )
  (net "#06684"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-16 U99-12)
  )
  (net "#06685"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-17 U99-9)
  )
  (net "#06689"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-0 U101-0 U181-0 U72-7)
  )
  (net "#06693"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-2 U102-3)
  )
  (net "#06694"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-3 U102-0)
  )
  (net "#06695"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-6 U102-12)
  )
  (net "#06696"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-7 U102-9)
  )
  (net "#06697"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-12 U103-3)
  )
  (net "#06698"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-13 U103-0)
  )
  (net "#06699"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-16 U103-12)
  )
  (net "#06700"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-17 U103-9)
  )
  (net "#06707"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-1 U102-4)
  )
  (net "#06708"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-4 U102-2)
  )
  (net "#06709"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-5 U102-13)
  )
  (net "#06710"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-8 U102-11)
  )
  (net "#06711"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U102-8 U103-6)
  )
  (net "#06718"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-11 U103-4)
  )
  (net "#06719"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-14 U103-2)
  )
  (net "#06720"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-15 U103-13)
  )
  (net "#06721"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-18 U103-11)
  )
  (net "#06722"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U103-8 U182-6)
  )
  (net "#06750"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-1 U106-4)
  )
  (net "#06751"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-4 U106-2)
  )
  (net "#06752"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-5 U106-13)
  )
  (net "#06753"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-8 U106-11)
  )
  (net "#06754"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U106-8 U107-6)
  )
  (net "#06755"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-2 U106-3)
  )
  (net "#06756"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-3 U106-0)
  )
  (net "#06757"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-6 U106-12)
  )
  (net "#06758"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-7 U106-9)
  )
  (net "#06765"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-11 U107-4)
  )
  (net "#06766"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-14 U107-2)
  )
  (net "#06767"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-15 U107-13)
  )
  (net "#06768"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-18 U107-11)
  )
  (net "#06769"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U107-8 U110-6)
  )
  (net "#06770"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-12 U107-3)
  )
  (net "#06771"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-13 U107-0)
  )
  (net "#06772"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-16 U107-12)
  )
  (net "#06773"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-17 U107-9)
  )
  (net "#06777"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-0 U109-0 U184-0 U72-10)
  )
  (net "#06781"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-2 U110-3)
  )
  (net "#06782"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-3 U110-0)
  )
  (net "#06783"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-6 U110-12)
  )
  (net "#06784"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-7 U110-9)
  )
  (net "#06785"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-12 U111-3)
  )
  (net "#06786"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-13 U111-0)
  )
  (net "#06787"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-16 U111-12)
  )
  (net "#06788"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-17 U111-9)
  )
  (net "#06795"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-1 U110-4)
  )
  (net "#06796"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-4 U110-2)
  )
  (net "#06797"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-5 U110-13)
  )
  (net "#06798"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-8 U110-11)
  )
  (net "#06799"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U110-8 U111-6)
  )
  (net "#06806"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-11 U111-4)
  )
  (net "#06807"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-14 U111-2)
  )
  (net "#06808"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-15 U111-13)
  )
  (net "#06809"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-18 U111-11)
  )
  (net "#06810"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U111-8 U185-6)
  )
  (net "#06850"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U112-8 U113-6)
  )
  (net "#06857"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U113-8 U114-6)
  )
  (net "#06864"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U114-8 U115-6)
  )
  (net "#06871"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U115-8 U197-6)
  )
  (net "#06899"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-1 U118-4)
  )
  (net "#06900"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-4 U118-2)
  )
  (net "#06901"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-5 U118-13)
  )
  (net "#06902"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-8 U118-11)
  )
  (net "#06903"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U118-8 U119-6)
  )
  (net "#06904"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-2 U118-3)
  )
  (net "#06905"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-3 U118-0)
  )
  (net "#06906"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-6 U118-12)
  )
  (net "#06907"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-7 U118-9)
  )
  (net "#06914"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-11 U119-4)
  )
  (net "#06915"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-14 U119-2)
  )
  (net "#06916"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-15 U119-13)
  )
  (net "#06917"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-18 U119-11)
  )
  (net "#06918"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U119-8 U122-6)
  )
  (net "#06919"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-12 U119-3)
  )
  (net "#06920"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-13 U119-0)
  )
  (net "#06921"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-16 U119-12)
  )
  (net "#06922"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-17 U119-9)
  )
  (net "#06926"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-0 U121-0 U187-0 U246-2)
  )
  (net "#06930"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-2 U122-3)
  )
  (net "#06931"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-3 U122-0)
  )
  (net "#06932"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-6 U122-12)
  )
  (net "#06933"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-7 U122-9)
  )
  (net "#06934"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-12 U123-3)
  )
  (net "#06935"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-13 U123-0)
  )
  (net "#06936"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-16 U123-12)
  )
  (net "#06937"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-17 U123-9)
  )
  (net "#06944"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-1 U122-4)
  )
  (net "#06945"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-4 U122-2)
  )
  (net "#06946"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-5 U122-13)
  )
  (net "#06947"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-8 U122-11)
  )
  (net "#06948"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U122-8 U123-6)
  )
  (net "#06955"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-11 U123-4)
  )
  (net "#06956"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-14 U123-2)
  )
  (net "#06957"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-15 U123-13)
  )
  (net "#06958"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-18 U123-11)
  )
  (net "#06959"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U123-8 U188-6)
  )
  (net "#06987"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-1 U126-4)
  )
  (net "#06988"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-4 U126-2)
  )
  (net "#06989"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-5 U126-13)
  )
  (net "#06990"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-8 U126-11)
  )
  (net "#06991"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U126-8 U127-6)
  )
  (net "#06992"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-2 U126-3)
  )
  (net "#06993"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-3 U126-0)
  )
  (net "#06994"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-6 U126-12)
  )
  (net "#06995"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-7 U126-9)
  )
  (net "#07002"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-11 U127-4)
  )
  (net "#07003"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-14 U127-2)
  )
  (net "#07004"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-15 U127-13)
  )
  (net "#07005"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-18 U127-11)
  )
  (net "#07006"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U127-8 U130-6)
  )
  (net "#07007"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-12 U127-3)
  )
  (net "#07008"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-13 U127-0)
  )
  (net "#07009"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-16 U127-12)
  )
  (net "#07010"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-17 U127-9)
  )
  (net "#07014"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-0 U129-0 U190-0 U246-5)
  )
  (net "#07018"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-2 U130-3)
  )
  (net "#07019"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-3 U130-0)
  )
  (net "#07020"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-6 U130-12)
  )
  (net "#07021"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-7 U130-9)
  )
  (net "#07022"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-12 U131-3)
  )
  (net "#07023"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-13 U131-0)
  )
  (net "#07024"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-16 U131-12)
  )
  (net "#07025"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-17 U131-9)
  )
  (net "#07032"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-1 U130-4)
  )
  (net "#07033"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-4 U130-2)
  )
  (net "#07034"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-5 U130-13)
  )
  (net "#07035"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-8 U130-11)
  )
  (net "#07036"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U130-8 U131-6)
  )
  (net "#07043"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-11 U131-4)
  )
  (net "#07044"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-14 U131-2)
  )
  (net "#07045"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-15 U131-13)
  )
  (net "#07046"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-18 U131-11)
  )
  (net "#07047"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U131-8 U191-6)
  )
  (net "#07087"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U132-8 U133-6)
  )
  (net "#07094"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U133-8 U134-6)
  )
  (net "#07101"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U134-8 U135-6)
  )
  (net "#07108"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U135-8 U199-6)
  )
  (net "#07224"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-1 U169-4)
  )
  (net "#07225"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-4 U169-2)
  )
  (net "#07226"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-5 U169-13)
  )
  (net "#07227"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-8 U169-11)
  )
  (net "#07228"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-11 U170-4)
  )
  (net "#07229"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-14 U170-2)
  )
  (net "#07230"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-15 U170-13)
  )
  (net "#07231"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-18 U170-11)
  )
  (net "#07244"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-1 U171-4)
  )
  (net "#07245"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-4 U171-2)
  )
  (net "#07246"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-5 U171-13)
  )
  (net "#07247"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-8 U171-11)
  )
  (net "#07248"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-11 U172-4)
  )
  (net "#07249"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-14 U172-2)
  )
  (net "#07250"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-15 U172-13)
  )
  (net "#07251"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-18 U172-11)
  )
  (net "#07275"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U169-8 U170-6)
  )
  (net "#07282"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U170-8 U171-6)
  )
  (net "#07289"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U171-8 U172-6)
  )
  (net "#07296"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U172-8 U202-6)
  )
  (net "#07309"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-1 U175-4)
  )
  (net "#07310"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-4 U175-2)
  )
  (net "#07311"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-5 U175-13)
  )
  (net "#07312"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-8 U175-11)
  )
  (net "#07313"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-11 U176-4)
  )
  (net "#07314"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-14 U176-2)
  )
  (net "#07315"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-15 U176-13)
  )
  (net "#07316"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-18 U176-11)
  )
  (net "#07329"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-1 U177-4)
  )
  (net "#07330"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-4 U177-2)
  )
  (net "#07331"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-5 U177-13)
  )
  (net "#07332"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-8 U177-11)
  )
  (net "#07333"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-11 U178-4)
  )
  (net "#07334"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-14 U178-2)
  )
  (net "#07335"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-15 U178-13)
  )
  (net "#07336"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-18 U178-11)
  )
  (net "#07360"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U175-8 U176-6)
  )
  (net "#07367"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U176-8 U177-6)
  )
  (net "#07374"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U177-8 U178-6)
  )
  (net "#07381"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U178-8 U205-6)
  )
  (net "#07431"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-2 U182-3)
  )
  (net "#07432"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-3 U182-0)
  )
  (net "#07433"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-6 U182-12)
  )
  (net "#07434"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-7 U182-9)
  )
  (net "#07435"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-12 U183-3)
  )
  (net "#07436"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-13 U183-0)
  )
  (net "#07437"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-16 U183-12)
  )
  (net "#07438"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-17 U183-9)
  )
  (net "#07445"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-1 U182-4)
  )
  (net "#07446"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-4 U182-2)
  )
  (net "#07447"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-5 U182-13)
  )
  (net "#07448"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-8 U182-11)
  )
  (net "#07449"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U182-8 U183-6)
  )
  (net "#07456"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-11 U183-4)
  )
  (net "#07457"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-14 U183-2)
  )
  (net "#07458"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-15 U183-13)
  )
  (net "#07459"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-18 U183-11)
  )
  (net "#07474"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-2 U185-3)
  )
  (net "#07475"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-3 U185-0)
  )
  (net "#07476"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-6 U185-12)
  )
  (net "#07477"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-7 U185-9)
  )
  (net "#07478"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-12 U186-3)
  )
  (net "#07479"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-13 U186-0)
  )
  (net "#07480"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-16 U186-12)
  )
  (net "#07481"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-17 U186-9)
  )
  (net "#07488"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-1 U185-4)
  )
  (net "#07489"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-4 U185-2)
  )
  (net "#07490"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-5 U185-13)
  )
  (net "#07491"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-8 U185-11)
  )
  (net "#07492"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U185-8 U186-6)
  )
  (net "#07499"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-11 U186-4)
  )
  (net "#07500"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-14 U186-2)
  )
  (net "#07501"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-15 U186-13)
  )
  (net "#07502"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-18 U186-11)
  )
  (net "#07517"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-2 U188-3)
  )
  (net "#07518"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-3 U188-0)
  )
  (net "#07519"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-6 U188-12)
  )
  (net "#07520"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-7 U188-9)
  )
  (net "#07521"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-12 U189-3)
  )
  (net "#07522"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-13 U189-0)
  )
  (net "#07523"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-16 U189-12)
  )
  (net "#07524"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-17 U189-9)
  )
  (net "#07531"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-1 U188-4)
  )
  (net "#07532"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-4 U188-2)
  )
  (net "#07533"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-5 U188-13)
  )
  (net "#07534"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-8 U188-11)
  )
  (net "#07535"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U188-8 U189-6)
  )
  (net "#07542"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-11 U189-4)
  )
  (net "#07543"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-14 U189-2)
  )
  (net "#07544"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-15 U189-13)
  )
  (net "#07545"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-18 U189-11)
  )
  (net "#07560"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-2 U191-3)
  )
  (net "#07561"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-3 U191-0)
  )
  (net "#07562"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-6 U191-12)
  )
  (net "#07563"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-7 U191-9)
  )
  (net "#07564"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-12 U192-3)
  )
  (net "#07565"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-13 U192-0)
  )
  (net "#07566"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-16 U192-12)
  )
  (net "#07567"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-17 U192-9)
  )
  (net "#07574"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-1 U191-4)
  )
  (net "#07575"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-4 U191-2)
  )
  (net "#07576"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-5 U191-13)
  )
  (net "#07577"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-8 U191-11)
  )
  (net "#07578"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U191-8 U192-6)
  )
  (net "#07585"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-11 U192-4)
  )
  (net "#07586"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-14 U192-2)
  )
  (net "#07587"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-15 U192-13)
  )
  (net "#07588"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-18 U192-11)
  )
  (net "#07652"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U197-8 U198-6)
  )
  (net "#07682"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U199-8 U200-6)
  )
  (net "#07702"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-1 U202-4)
  )
  (net "#07703"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-4 U202-2)
  )
  (net "#07704"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-5 U202-13)
  )
  (net "#07705"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-8 U202-11)
  )
  (net "#07706"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-11 U203-4)
  )
  (net "#07707"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-14 U203-2)
  )
  (net "#07708"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-15 U203-13)
  )
  (net "#07709"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-18 U203-11)
  )
  (net "#07724"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U202-8 U203-6)
  )
  (net "#07744"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-1 U205-4)
  )
  (net "#07745"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-4 U205-2)
  )
  (net "#07746"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-5 U205-13)
  )
  (net "#07747"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-8 U205-11)
  )
  (net "#07748"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-11 U206-4)
  )
  (net "#07749"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-14 U206-2)
  )
  (net "#07750"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-15 U206-13)
  )
  (net "#07751"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-18 U206-11)
  )
  (net "#07766"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U205-8 U206-6)
  )
  (net "#07875"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-2 U239-3)
  )
  (net "#07876"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-3 U239-6)
  )
  (net "#07877"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-6 U239-8)
  )
  (net "#07878"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-7 U239-11)
  )
  (net "#07879"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-12 U240-3)
  )
  (net "#07880"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-13 U240-6)
  )
  (net "#07881"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-16 U240-8)
  )
  (net "#07882"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-17 U240-11)
  )
  (net "#07904"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-2 U164-3)
  )
  (net "#07905"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-3 U164-6)
  )
  (net "#07906"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-6 U164-8)
  )
  (net "#07907"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-7 U164-11)
  )
  (net "#07908"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-12 U165-3)
  )
  (net "#07909"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-13 U165-6)
  )
  (net "#07910"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-16 U165-8)
  )
  (net "#07911"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U157-17 U165-11)
  )
  (net "#07924"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-1 U164-1)
  )
  (net "#07925"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-4 U164-4)
  )
  (net "#07926"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-5 U164-10)
  )
  (net "#07927"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-8 U164-13)
  )
  (net "#07928"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-11 U165-1)
  )
  (net "#07929"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-14 U165-4)
  )
  (net "#07930"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-15 U165-10)
  )
  (net "#07931"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-18 U165-13)
  )
  (net "#07950"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U314-2 U314-8)
  )
  (net "#07953"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U314-5 U314-9)
  )
  (net "#07956"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U227-3 U314-10)
  )
  (net "#07959"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U227-2 U227-4)
  )
  (net "#07962"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U227-8 U314-7)
  )
  (net "#07965"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U227-5 U227-9)
  )
  (net "#07968"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U72-3 U227-7)
  )
  (net "#07993"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-9 U143-3)
  )
  (net "#07994"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-1 U143-2)
  )
  (net "#07995"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-8 U143-6)
  )
  (net "#07996"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-4 U143-5)
  )
  (net "#07997"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-7 U143-8)
  )
  (net "#07998"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-5 U143-9)
  )
  (net "#07999"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-6 U143-11)
  )
  (net "#08000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-8 U143-12)
  )
  (net "#08001"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U143-0 U144-0 U145-0 U146-0 U137-1 U147-2 U209-0)
  )
  (net "#08009"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-5 U144-3)
  )
  (net "#08010"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-11 U144-2)
  )
  (net "#08011"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-4 U144-6)
  )
  (net "#08012"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-14 U144-5)
  )
  (net "#08013"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-3 U144-8)
  )
  (net "#08014"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-15 U144-9)
  )
  (net "#08015"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-2 U144-11)
  )
  (net "#08016"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-18 U144-12)
  )
  (net "#08024"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-24 U145-3)
  )
  (net "#08025"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-1 U145-2)
  )
  (net "#08026"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-23 U145-6)
  )
  (net "#08027"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-4 U145-5)
  )
  (net "#08028"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-20 U145-8)
  )
  (net "#08029"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-5 U145-9)
  )
  (net "#08030"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-22 U145-11)
  )
  (net "#08031"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-8 U145-12)
  )
  (net "#08042"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-1 U146-3)
  )
  (net "#08043"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-11 U146-2)
  )
  (net "#08055"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-26 U149-0 U137-2)
  )
  (net "#08058"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-21 U209-1)
  )
  (net "#08072"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-10 U149-1 U152-2)
  )
  (net "#08073"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-11 U149-4 U152-5)
  )
  (net "#08074"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-12 U149-5 U152-9)
  )
  (net "#08075"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-14 U149-8 U152-12)
  )
  (net "#08076"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-15 U149-11 U153-2)
  )
  (net "#08077"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-16 U149-14 U153-5)
  )
  (net "#08078"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-17 U149-15 U89-1 U89-4 U89-9 U89-12)
  )
  (net "#08079"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U136-18 U149-18 U148-1 U148-4 U148-9 U148-12)
  )
  (net "#08094"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-1 U89-0)
  )
  (net "#08095"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-4 U89-3)
  )
  (net "#08096"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-5 U89-8)
  )
  (net "#08097"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-8 U89-11)
  )
  (net "#08098"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-11 U148-0)
  )
  (net "#08099"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-14 U148-3)
  )
  (net "#08100"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-15 U148-8)
  )
  (net "#08101"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-18 U148-11)
  )
  (net "#08108"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-9 U207-9 U150-3)
  )
  (net "#08109"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U150-2 U89-2)
  )
  (net "#08110"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-8 U207-8 U150-6)
  )
  (net "#08111"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U150-5 U89-5)
  )
  (net "#08112"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-7 U207-7 U150-8)
  )
  (net "#08113"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U150-9 U89-7)
  )
  (net "#08114"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-6 U207-6 U150-11)
  )
  (net "#08115"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U150-12 U89-10)
  )
  (net "#08116"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U150-0 U152-0 U153-0 U155-1 U209-2 U151-0 U154-2)
  )
  (net "#08124"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-5 U207-5 U151-3)
  )
  (net "#08125"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U151-2 U148-2)
  )
  (net "#08126"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-4 U207-4 U151-6)
  )
  (net "#08127"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U151-5 U148-5)
  )
  (net "#08128"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-3 U207-3 U151-8)
  )
  (net "#08129"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U151-9 U148-7)
  )
  (net "#08130"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-2 U207-2 U151-11)
  )
  (net "#08131"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U151-12 U148-10)
  )
  (net "#08139"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-24 U207-24 U152-3)
  )
  (net "#08140"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-23 U207-23 U152-6)
  )
  (net "#08141"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-20 U207-20 U152-8)
  )
  (net "#08142"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-22 U207-22 U152-11)
  )
  (net "#08152"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-1 U207-1 U153-3)
  )
  (net "#08153"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U74-1 U153-6)
  )
  (net "#08161"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-2 U154-0)
  )
  (net "#08165"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-26 U207-26 U208-0 U243-0 U155-2)
  )
  (net "#08168"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-21 U207-21 U209-3)
  )
  (net "#08181"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-19 U74-3)
  )
  (net "#08182"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-10 U208-1 U239-2)
  )
  (net "#08183"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-11 U208-4 U239-5)
  )
  (net "#08184"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-12 U208-5 U239-9)
  )
  (net "#08185"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-14 U208-8 U239-12)
  )
  (net "#08186"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-15 U208-11 U240-2)
  )
  (net "#08187"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-16 U208-14 U240-5)
  )
  (net "#08188"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-17 U208-15 U240-9)
  )
  (net "#08189"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U207-18 U208-18 U240-12)
  )
  (net "#08218"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-19 U239-0 U240-0 U74-4)
  )
  (net "#08220"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-10 U243-1 U239-1)
  )
  (net "#08221"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-11 U243-4 U239-4)
  )
  (net "#08222"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-12 U243-5 U239-10)
  )
  (net "#08223"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-14 U243-8 U239-13)
  )
  (net "#08224"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-15 U243-11 U240-1)
  )
  (net "#08225"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-16 U243-14 U240-4)
  )
  (net "#08226"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-17 U243-15 U240-10)
  )
  (net "#08227"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U71-18 U243-18 U240-13)
  )
  (net "#08271"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-2 U241-3)
  )
  (net "#08272"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-3 U241-6)
  )
  (net "#08273"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-6 U241-8)
  )
  (net "#08274"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-7 U241-11)
  )
  (net "#08275"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-12 U242-3)
  )
  (net "#08276"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-13 U242-6)
  )
  (net "#08277"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-16 U242-8)
  )
  (net "#08278"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-17 U242-11)
  )
  (net "#08304"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-9 U156-3)
  )
  (net "#08305"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-1 U156-2)
  )
  (net "#08306"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-8 U156-6)
  )
  (net "#08307"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-4 U156-5)
  )
  (net "#08308"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-7 U156-8)
  )
  (net "#08309"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-5 U156-9)
  )
  (net "#08310"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-6 U156-11)
  )
  (net "#08311"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-8 U156-12)
  )
  (net "#08312"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U156-0 U158-0 U210-0 U211-0 U214-0 U212-2 U213-1)
  )
  (net "#08320"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-5 U158-3)
  )
  (net "#08321"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-11 U158-2)
  )
  (net "#08322"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-4 U158-6)
  )
  (net "#08323"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-14 U158-5)
  )
  (net "#08324"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-3 U158-8)
  )
  (net "#08325"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-15 U158-9)
  )
  (net "#08326"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-2 U158-11)
  )
  (net "#08327"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U216-18 U158-12)
  )
  (net "#08335"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-24 U210-3)
  )
  (net "#08336"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U217-1 U210-2)
  )
  (net "#08337"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-23 U210-6)
  )
  (net "#08338"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U217-4 U210-5)
  )
  (net "#08339"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-20 U210-8)
  )
  (net "#08340"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U217-5 U210-9)
  )
  (net "#08341"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-22 U210-11)
  )
  (net "#08342"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U217-8 U210-12)
  )
  (net "#08353"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-1 U211-3)
  )
  (net "#08354"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U217-11 U211-2)
  )
  (net "#08366"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-26 U218-0 U213-2)
  )
  (net "#08369"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-21 U214-1)
  )
  (net "#08383"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-10 U218-1 U222-2)
  )
  (net "#08384"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-11 U218-4 U222-5)
  )
  (net "#08385"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-12 U218-5 U222-9)
  )
  (net "#08386"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-14 U218-8 U222-12)
  )
  (net "#08387"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-15 U218-11 U223-2)
  )
  (net "#08388"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-16 U218-14 U223-5)
  )
  (net "#08389"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-17 U218-15 U226-1 U226-4 U226-9 U226-12)
  )
  (net "#08390"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U215-18 U218-18 U228-1 U228-4 U228-9 U228-12)
  )
  (net "#08405"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-1 U226-0)
  )
  (net "#08406"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-4 U226-3)
  )
  (net "#08407"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-5 U226-8)
  )
  (net "#08408"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-8 U226-11)
  )
  (net "#08409"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-11 U228-0)
  )
  (net "#08410"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-14 U228-3)
  )
  (net "#08411"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-15 U228-8)
  )
  (net "#08412"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U219-18 U228-11)
  )
  (net "#08419"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-9 U224-9 U220-3)
  )
  (net "#08420"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U220-2 U226-2)
  )
  (net "#08421"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-8 U224-8 U220-6)
  )
  (net "#08422"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U220-5 U226-5)
  )
  (net "#08423"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-7 U224-7 U220-8)
  )
  (net "#08424"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U220-9 U226-7)
  )
  (net "#08425"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-6 U224-6 U220-11)
  )
  (net "#08426"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U220-12 U226-10)
  )
  (net "#08427"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U220-0 U222-0 U214-2 U221-0 U223-0 U212-5 U213-4)
  )
  (net "#08435"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-5 U224-5 U221-3)
  )
  (net "#08436"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U221-2 U228-2)
  )
  (net "#08437"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-4 U224-4 U221-6)
  )
  (net "#08438"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U221-5 U228-5)
  )
  (net "#08439"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-3 U224-3 U221-8)
  )
  (net "#08440"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U221-9 U228-7)
  )
  (net "#08441"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-2 U224-2 U221-11)
  )
  (net "#08442"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U221-12 U228-10)
  )
  (net "#08450"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-24 U224-24 U222-3)
  )
  (net "#08451"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-23 U224-23 U222-6)
  )
  (net "#08452"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-20 U224-20 U222-8)
  )
  (net "#08453"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-22 U224-22 U222-11)
  )
  (net "#08463"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-1 U224-1 U223-3)
  )
  (net "#08464"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U223-6 U238-1)
  )
  (net "#08472"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U212-3 U213-7)
  )
  (net "#08476"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-26 U224-26 U225-0 U244-0 U213-5)
  )
  (net "#08479"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-21 U224-21 U214-3)
  )
  (net "#08492"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-19 U238-3)
  )
  (net "#08493"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-10 U225-1 U241-2)
  )
  (net "#08494"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-11 U225-4 U241-5)
  )
  (net "#08495"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-12 U225-5 U241-9)
  )
  (net "#08496"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-14 U225-8 U241-12)
  )
  (net "#08497"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-15 U225-11 U242-2)
  )
  (net "#08498"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-16 U225-14 U242-5)
  )
  (net "#08499"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-17 U225-15 U242-9)
  )
  (net "#08500"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U224-18 U225-18 U242-12)
  )
  (net "#08521"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-19 U241-0 U242-0 U238-4)
  )
  (net "#08523"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-10 U244-1 U241-1)
  )
  (net "#08524"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-11 U244-4 U241-4)
  )
  (net "#08525"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-12 U244-5 U241-10)
  )
  (net "#08526"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-14 U244-8 U241-13)
  )
  (net "#08527"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-15 U244-11 U242-1)
  )
  (net "#08528"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-16 U244-14 U242-4)
  )
  (net "#08529"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-17 U244-15 U242-10)
  )
  (net "#08530"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U229-18 U244-18 U242-13)
  )
  (net ".6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-25)
  )
  (net "128H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-43)
  )
  (net "128V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-37)
  )
  (net "16H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-10)
  )
  (net "16HSPR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "16MH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "16MV"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "16V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-4)
  )
  (net "1H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-7 U138-1)
  )
  (net "1V*."
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-13)
  )
  (net "256H*."
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "32H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-11)
  )
  (net "32V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-5)
  )
  (net "4H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-39)
  )
  (net "5H4I"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "5H4O"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "5JD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "5KD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "5LD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "5MD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "64H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-42)
  )
  (net "64V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-36)
  )
  (net "6JA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "6KA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "6LA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "6MA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-58 U100-10 U101-10 U128-10 U129-10 U157-10 U181-10 U190-10 U138-2)
  )
  (net "7DA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ED"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7FA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7HD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7JD7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7KD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LAZ2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7LD7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MD7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7MDZ2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7NA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7NA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7ND7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7OD2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7PD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7RA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "7SD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8E6D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8H6D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8K6D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8L7D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N6D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8N7D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8R7D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "8S7D7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "B OUT"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BBCL0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-8 U157-1)
  )
  (net "BBCL1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-6 U157-4)
  )
  (net "BBCL2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-4 U157-5)
  )
  (net "BBCL3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-9 U157-8)
  )
  (net "BBCL4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-7 U157-11)
  )
  (net "BBCL5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-5 U157-14)
  )
  (net "BBCL6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-3 U157-15)
  )
  (net "BBCL7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins PIXEL5-2 U157-18)
  )
  (net "BC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGBORDERX"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-23)
  )
  (net "BGBORDERY"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-22)
  )
  (net "BGH1024"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH128"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH2048"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH256"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH32"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH512"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGH64"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGHSLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGSCRX0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGSCRX1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGSCRX2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGSCRX3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTXP7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGTYP7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV1024"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV128"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV2048"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV256"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV32"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV512"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV64"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGV8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGXP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGXP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGXP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGXP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGYP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGYP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGYP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BGYP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BID7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BIS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BUSDDR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-61)
  )
  (net "BV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "BV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "C9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHARSKILL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHEBS5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHEBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH128"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH256"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH32"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH64"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHH8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHSLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV128"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV256"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV32"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV64"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHV8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHXP8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CHYP8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CID7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CIS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-25)
  )
  (net "CMPBLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-54)
  )
  (net "COLB6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-15 U140-15 U165-9 U227-0)
  )
  (net "COLB7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-18 U140-18 U165-12 U227-1)
  )
  (net "COLCHOOSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U164-0 U165-0 U72-5)
  )
  (net "COLG5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-8 U140-8 U164-12 U314-4)
  )
  (net "COLG6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-11 U140-11 U165-2 U314-11)
  )
  (net "COLG7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-14 U140-14 U165-5 U314-12)
  )
  (net "COLR5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-1 U140-1 U164-2 U314-0)
  )
  (net "COLR6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-4 U140-4 U164-5 U314-1)
  )
  (net "COLR7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-5 U140-5 U164-9 U314-3)
  )
  (net "CPUWANTBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-58)
  )
  (net "DISPLAYENABLE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-20)
  )
  (net "EA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-7 U143-1 U150-1 U156-1 U159-1 U160-1 U161-1 U162-1 U166-1 U180-1
    U220-1)
  )
  (net "EA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-8 U143-4 U150-4 U156-4 U159-2 U160-2 U161-2 U162-2 U166-2 U180-2
    U220-4)
  )
  (net "EA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-16 U145-10 U152-10 U210-10 U222-10)
  )
  (net "EA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-17 U145-13 U152-13 U210-13 U222-13)
  )
  (net "EA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-45 U146-1 U153-1 U211-1 U223-1)
  )
  (net "EA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-46 U147-0 U212-0)
  )
  (net "EA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-48 U14-0 U213-8)
  )
  (net "EA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-49 U153-4 U223-4 U14-1 U213-9)
  )
  (net "EA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-10 U143-10 U150-10 U156-10 U179-0 U220-10)
  )
  (net "EA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-11 U143-13 U150-13 U156-13 U179-1 U220-13)
  )
  (net "EA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-39 U144-1 U151-1 U158-1 U179-2 U221-1)
  )
  (net "EA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-40 U144-4 U151-4 U158-4 U221-4)
  )
  (net "EA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-42 U144-10 U151-10 U158-10 U221-10)
  )
  (net "EA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-43 U144-13 U151-13 U158-13 U221-13)
  )
  (net "EA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-13 U145-1 U152-1 U210-1 U222-1)
  )
  (net "EA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-14 U145-4 U152-4 U210-4 U222-4)
  )
  (net "EBS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-19 JP42-1)
  )
  (net "EBS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-20 JP43-1)
  )
  (net "EBS2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-22 JP44-1)
  )
  (net "EBS3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-23 JP45-1)
  )
  (net "EBS4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-51 JP46-1)
  )
  (net "EBS5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-52 JP47-1)
  )
  (net "EBS6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-54 JP48-1)
  )
  (net "EBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-55 JP49-1)
  )
  (net "ECPUHASBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-60)
  )
  (net "ED0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-1 U149-2 U208-2 U218-2 U225-2 U243-2 U244-2 U96-2 U97-2 U104-2
     U105-2 U116-2 U117-2 U124-2 U125-2 U163-2 U167-2 U168-2 U173-2 U174-2 U193-2 U194-2
    U195-2 U196-2 U201-2 U204-2 U245-2)
  )
  (net "ED1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-2 U149-3 U208-3 U218-3 U225-3 U243-3 U244-3 U96-3 U97-3 U104-3
     U105-3 U116-3 U117-3 U124-3 U125-3 U163-3 U167-3 U168-3 U173-3 U174-3 U193-3 U194-3
    U195-3 U196-3 U201-3 U204-3 U245-3)
  )
  (net "ED2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-4 U149-6 U208-6 U218-6 U225-6 U243-6 U244-6 U96-6 U97-6 U104-6
     U105-6 U116-6 U117-6 U124-6 U125-6 U163-6 U167-6 U168-6 U173-6 U174-6 U193-6 U194-6
    U195-6 U196-6 U201-6 U204-6 U245-6)
  )
  (net "ED3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-5 U149-7 U208-7 U218-7 U225-7 U243-7 U244-7 U96-7 U97-7 U104-7
     U105-7 U116-7 U117-7 U124-7 U125-7 U163-7 U167-7 U168-7 U173-7 U174-7 U193-7 U194-7
    U195-7 U196-7 U201-7 U204-7 U245-7)
  )
  (net "ED4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-33 U149-12 U208-12 U218-12 U225-12 U243-12 U244-12 U96-12 U97-12
     U104-12 U105-12 U116-12 U117-12 U124-12 U125-12 U163-12 U167-12 U168-12 U173-12 U174-12
    U193-12 U194-12 U195-12 U196-12 U201-12 U204-12 U245-12)
  )
  (net "ED5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-34 U149-13 U208-13 U218-13 U225-13 U243-13 U244-13 U96-13 U97-13
     U104-13 U105-13 U116-13 U117-13 U124-13 U125-13 U163-13 U167-13 U168-13 U173-13 U174-13
    U193-13 U194-13 U195-13 U196-13 U201-13 U204-13 U245-13)
  )
  (net "ED6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-36 U149-16 U208-16 U218-16 U225-16 U243-16 U244-16 U96-16 U97-16
     U104-16 U105-16 U116-16 U117-16 U124-16 U125-16 U163-16 U167-16 U168-16 U173-16 U174-16
    U193-16 U194-16 U195-16 U196-16 U201-16 U204-16 U245-16)
  )
  (net "ED7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-37 U149-17 U208-17 U218-17 U225-17 U243-17 U244-17 U96-17 U97-17
     U104-17 U105-17 U116-17 U117-17 U124-17 U125-17 U163-17 U167-17 U168-17 U173-17 U174-17
    U193-17 U194-17 U195-17 U196-17 U201-17 U204-17 U245-17)
  )
  (net "EMEMREAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-28)
  )
  (net "ENABLEPIXELS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "EXTWANTBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-57)
  )
  (net "FBBCL0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBBCL7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FBV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FOV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPB0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPB1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPB2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPB3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPG0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPG1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPG2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPG3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPR0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPR1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPR2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FPR3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "FSV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "G OUT"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "GND"
   (circuit
    (use_layer I1 I2 I4)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins U136-13 U136-19 U71-13 U207-13 U215-13 U215-19 U229-13 U224-13 EXPANSIONBUSP5-0
     EXPANSIONBUSP5-3 EXPANSIONBUSP5-6 EXPANSIONBUSP5-9 EXPANSIONBUSP5-12 EXPANSIONBUSP5-15
     EXPANSIONBUSP5-18 EXPANSIONBUSP5-21 EXPANSIONBUSP5-24 EXPANSIONBUSP5-27 EXPANSIONBUSP5-30
     VIDEOP5-0 VIDEOP5-3 VIDEOP5-6 VIDEOP5-9 VIDEOP5-12 VIDEOP5-15 VIDEOP5-18 VIDEOP5-21
     VIDEOP5-24 VIDEOP5-27 VIDEOP5-30 U149-9 U208-9 U218-9 U225-9 U243-9 U244-9 U75-9
     U241-7 U241-14 U242-7 U242-14 U96-0 U96-9 U97-0 U97-9 U100-9 U101-9 U104-0 U104-9
     U105-0 U105-9 U108-9 U109-9 U116-0 U116-9 U117-0 U117-9 U120-9 U121-9 U124-0 U124-9
     U125-0 U125-9 U128-9 U129-9 U139-0 U139-9 U140-9 U239-7 U239-14 U240-7 U240-14 U141-0
     U141-9 U142-0 U142-9 U157-0 U157-9 U163-0 U163-9 U167-0 U167-9 U168-0 U168-9 U173-0
     U173-9 U174-0 U174-9 U181-9 U184-9 U187-9 U190-9 U193-0 U193-9 U194-0 U194-9 U195-0
     U195-9 U196-0 U196-9 U201-0 U201-9 U204-0 U204-9 U216-0 U216-9 U217-0 U217-9 U219-0
     U219-9 U245-0 U245-9 U138-6 U246-6 U74-0 U74-2 U74-7 U98-6 U98-7 U99-7 U102-7 U103-7
     U106-6 U106-7 U107-7 U110-7 U111-7 U112-6 U112-7 U113-7 U114-7 U115-7 U118-6 U118-7
     U119-7 U122-7 U123-7 U126-6 U126-7 U127-7 U130-7 U131-7 U132-6 U132-7 U133-7 U134-7
     U135-7 U143-7 U143-14 U144-7 U144-14 U145-7 U145-14 U146-7 U146-14 U137-6 U147-6
     U150-7 U150-14 U152-7 U152-14 U153-7 U153-14 U89-6 U155-6 U209-6 U151-7 U151-14 U148-6
     U156-7 U156-14 U158-7 U158-14 U210-7 U210-14 U211-7 U211-14 U159-7 U160-7 U161-7
     U162-7 U164-7 U164-14 U165-7 U165-14 U166-7 U169-6 U169-7 U170-7 U171-7 U172-7 U175-6
     U175-7 U176-7 U177-7 U178-7 U179-7 U180-7 U182-7 U183-7 U185-7 U186-7 U188-7 U189-7
     U191-7 U192-7 U197-7 U198-7 U199-7 U200-7 U202-7 U203-7 U205-7 U206-7 U220-7 U220-14
     U222-7 U222-14 U214-6 U226-6 U221-7 U221-14 U228-6 U223-7 U223-14 U238-0 U238-2 U238-7
    U14-6 U154-6 U72-6 U212-6 U213-6 U227-6 U314-6)
  )
  (net "ICA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ICA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ID7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IDCE1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "IP8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ISAB6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "ITA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "KILL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "LDBCKCOL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U163-10 U180-14)
  )
  (net "LDFLAGS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-10 U180-12)
  )
  (net "LDXORGH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U168-10 U162-12)
  )
  (net "LDXORGHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U201-10 U162-10)
  )
  (net "LDXORGL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U167-10 U162-14)
  )
  (net "LDYORGH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U174-10 U161-14)
  )
  (net "LDYORGHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U204-10 U161-12)
  )
  (net "LDYORGL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U173-10 U162-8)
  )
  (net "M0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "M7P0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U75-0 U139-10 U141-10 U142-10 U138-4)
  )
  (net "M7P1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U140-0 U216-10 U217-10 U219-10 U138-5)
  )
  (net "M9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MD7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MHFLIP"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MIRRORED0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MIRRORED1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MIRRORED2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MIRRORED3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MODE7ENABLEDISPLAY"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-1 U72-4)
  )
  (net "MODE7ENABLEX"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-4 U72-8)
  )
  (net "MODE7ENABLEXY"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-5 U72-11)
  )
  (net "MODE7ENABLEY"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-8 U246-0)
  )
  (net "MODE7ENABLEYX"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U245-11 U246-3)
  )
  (net "MSEBS3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins JP42-0 JP43-0 JP44-0 JP45-0 JP46-0 JP47-0 JP48-0 JP49-0 U147-1 U154-1 U212-1
    U212-4)
  )
  (net "MV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "MV3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "O7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXB0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXB1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXB2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXB3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXG0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXG1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXG2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXG3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXR0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXR1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXR2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPXR3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PLNPRI7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE128H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE128V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE16H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE16V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE1H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE1V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE2H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE2V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE32H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE32V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE4H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE4V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE64H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE64V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE8H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE8V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PREVBLANK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE_256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE_HSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE_VBLANK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PRE_VSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "R OUT"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RDXH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U97-10 U159-12)
  )
  (net "RDXHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U193-10 U159-10)
  )
  (net "RDXL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U96-10 U159-14)
  )
  (net "RDXYH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U105-10 U160-14)
  )
  (net "RDXYHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U194-10 U160-12)
  )
  (net "RDXYL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U104-10 U159-8)
  )
  (net "RDYH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U117-10 U160-8)
  )
  (net "RDYHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U195-10 U166-14)
  )
  (net "RDYL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U116-10 U160-10)
  )
  (net "RDYXH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U125-10 U166-10)
  )
  (net "RDYXHH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U196-10 U166-8)
  )
  (net "RDYXL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U124-10 U166-12)
  )
  (net "READBCOL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READCHCONTROL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READCHXH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READCHXL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READCHYH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READCHYL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READTLBD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READTXH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READTXL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READTYH"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "READTYL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RH1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-8)
  )
  (net "RH3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-40)
  )
  (net "RST"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-29)
  )
  (net "RV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-1)
  )
  (net "RV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-2)
  )
  (net "RV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-33)
  )
  (net "RV3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-34)
  )
  (net "RX0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-1 U98-5 U112-4)
  )
  (net "RX1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-4 U98-1 U112-2)
  )
  (net "RX10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-5 U102-14 U114-13)
  )
  (net "RX11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-8 U102-10 U114-11)
  )
  (net "RX12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-11 U103-5 U115-4)
  )
  (net "RX13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-14 U103-1 U115-2)
  )
  (net "RX14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-15 U103-14 U115-13)
  )
  (net "RX15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-18 U103-10 U115-11)
  )
  (net "RX16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-1 U182-5 U197-4)
  )
  (net "RX17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-4 U182-1 U197-2)
  )
  (net "RX18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-5 U182-14 U197-13)
  )
  (net "RX19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-8 U182-10 U197-11)
  )
  (net "RX2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-5 U98-14 U112-13)
  )
  (net "RX20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-11 U183-5 U198-4)
  )
  (net "RX21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-14 U183-1 U198-2)
  )
  (net "RX22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-15 U183-14 U198-13)
  )
  (net "RX23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U181-18 U183-10 U198-11)
  )
  (net "RX3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-8 U98-10 U112-11)
  )
  (net "RX4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-11 U99-5 U113-4)
  )
  (net "RX5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-14 U99-1 U113-2)
  )
  (net "RX6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-15 U99-14 U113-13)
  )
  (net "RX7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U100-18 U99-10 U113-11)
  )
  (net "RX8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-1 U102-5 U114-4)
  )
  (net "RX9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U101-4 U102-1 U114-2)
  )
  (net "RXO0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U169-3)
  )
  (net "RXO1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U169-0)
  )
  (net "RXO10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-6 U219-6 U171-12)
  )
  (net "RXO11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-7 U219-7 U171-9)
  )
  (net "RXO12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-2 U216-2 U172-3)
  )
  (net "RXO13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-3 U216-3 U172-0)
  )
  (net "RXO14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-6 U216-6 U172-12)
  )
  (net "RXO15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-7 U216-7 U172-9)
  )
  (net "RXO16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-12 U216-12 U202-3)
  )
  (net "RXO17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-13 U216-13 U202-0)
  )
  (net "RXO18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-16 U216-16 U202-12)
  )
  (net "RXO19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U202-9)
  )
  (net "RXO2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U169-12)
  )
  (net "RXO20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U203-3)
  )
  (net "RXO21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U203-0)
  )
  (net "RXO22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U203-12)
  )
  (net "RXO23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U203-9)
  )
  (net "RXO3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U169-9)
  )
  (net "RXO4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U170-3)
  )
  (net "RXO5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U170-0)
  )
  (net "RXO6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U170-12)
  )
  (net "RXO7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U170-9)
  )
  (net "RXO8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-2 U219-2 U171-3)
  )
  (net "RXO9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-3 U219-3 U171-0)
  )
  (net "RXOT0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U112-3 U169-5)
  )
  (net "RXOT1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U112-0 U169-1)
  )
  (net "RXOT10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U114-12 U171-14)
  )
  (net "RXOT11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U114-9 U171-10)
  )
  (net "RXOT12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U115-3 U172-5)
  )
  (net "RXOT13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U115-0 U172-1)
  )
  (net "RXOT14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U115-12 U172-14)
  )
  (net "RXOT15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U115-9 U172-10)
  )
  (net "RXOT16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U197-3 U202-5)
  )
  (net "RXOT17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U197-0 U202-1)
  )
  (net "RXOT18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U197-12 U202-14)
  )
  (net "RXOT19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U197-9 U202-10)
  )
  (net "RXOT2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U112-12 U169-14)
  )
  (net "RXOT20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U198-3 U203-5)
  )
  (net "RXOT21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U198-0 U203-1)
  )
  (net "RXOT22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U198-12 U203-14)
  )
  (net "RXOT23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U198-9 U203-10)
  )
  (net "RXOT3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U112-9 U169-10)
  )
  (net "RXOT4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U113-3 U170-5)
  )
  (net "RXOT5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U113-0 U170-1)
  )
  (net "RXOT6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U113-12 U170-14)
  )
  (net "RXOT7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U113-9 U170-10)
  )
  (net "RXOT8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U114-3 U171-5)
  )
  (net "RXOT9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U114-0 U171-1)
  )
  (net "RXY0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-1 U106-5 U112-5)
  )
  (net "RXY1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-4 U106-1 U112-1)
  )
  (net "RXY10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-5 U110-14 U114-14)
  )
  (net "RXY11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-8 U110-10 U114-10)
  )
  (net "RXY12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-11 U111-5 U115-5)
  )
  (net "RXY13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-14 U111-1 U115-1)
  )
  (net "RXY14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-15 U111-14 U115-14)
  )
  (net "RXY15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-18 U111-10 U115-10)
  )
  (net "RXY16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-1 U185-5 U197-5)
  )
  (net "RXY17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-4 U185-1 U197-1)
  )
  (net "RXY18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-5 U185-14 U197-14)
  )
  (net "RXY19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-8 U185-10 U197-10)
  )
  (net "RXY2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-5 U106-14 U112-14)
  )
  (net "RXY20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-11 U186-5 U198-5)
  )
  (net "RXY21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-14 U186-1 U198-1)
  )
  (net "RXY22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-15 U186-14 U198-14)
  )
  (net "RXY23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U184-18 U186-10 U198-10)
  )
  (net "RXY3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-8 U106-10 U112-10)
  )
  (net "RXY4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-11 U107-5 U113-5)
  )
  (net "RXY5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-14 U107-1 U113-1)
  )
  (net "RXY6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-15 U107-14 U113-14)
  )
  (net "RXY7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U108-18 U107-10 U113-10)
  )
  (net "RXY8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-1 U110-5 U114-5)
  )
  (net "RXY9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U109-4 U110-1 U114-1)
  )
  (net "RY0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-1 U118-5 U132-4)
  )
  (net "RY1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-4 U118-1 U132-2)
  )
  (net "RY10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-5 U122-14 U134-13)
  )
  (net "RY11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-8 U122-10 U134-11)
  )
  (net "RY12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-11 U123-5 U135-4)
  )
  (net "RY13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-14 U123-1 U135-2)
  )
  (net "RY14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-15 U123-14 U135-13)
  )
  (net "RY15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-18 U123-10 U135-11)
  )
  (net "RY16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-1 U188-5 U199-4)
  )
  (net "RY17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-4 U188-1 U199-2)
  )
  (net "RY18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-5 U188-14 U199-13)
  )
  (net "RY19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-8 U188-10 U199-11)
  )
  (net "RY2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-5 U118-14 U132-13)
  )
  (net "RY20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-11 U189-5 U200-4)
  )
  (net "RY21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-14 U189-1 U200-2)
  )
  (net "RY22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-15 U189-14 U200-13)
  )
  (net "RY23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U187-18 U189-10 U200-11)
  )
  (net "RY3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-8 U118-10 U132-11)
  )
  (net "RY4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-11 U119-5 U133-4)
  )
  (net "RY5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-14 U119-1 U133-2)
  )
  (net "RY6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-15 U119-14 U133-13)
  )
  (net "RY7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U120-18 U119-10 U133-11)
  )
  (net "RY8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-1 U122-5 U134-4)
  )
  (net "RY9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U121-4 U122-1 U134-2)
  )
  (net "RYO0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U175-3)
  )
  (net "RYO1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U175-0)
  )
  (net "RYO10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-16 U219-16 U177-12)
  )
  (net "RYO11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-17 U219-17 U177-9)
  )
  (net "RYO12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U139-17 U216-17 U178-3)
  )
  (net "RYO13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-2 U217-2 U178-0)
  )
  (net "RYO14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-3 U217-3 U178-12)
  )
  (net "RYO15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-6 U217-6 U178-9)
  )
  (net "RYO16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-7 U217-7 U205-3)
  )
  (net "RYO17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U142-12 U217-12 U205-0)
  )
  (net "RYO18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U205-12)
  )
  (net "RYO19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U205-9)
  )
  (net "RYO2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U175-12)
  )
  (net "RYO20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U206-3)
  )
  (net "RYO21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U206-0)
  )
  (net "RYO22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U206-12)
  )
  (net "RYO23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U206-9)
  )
  (net "RYO3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U175-9)
  )
  (net "RYO4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U176-3)
  )
  (net "RYO5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U176-0)
  )
  (net "RYO6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U176-12)
  )
  (net "RYO7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U176-9)
  )
  (net "RYO8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-12 U219-12 U177-3)
  )
  (net "RYO9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U141-13 U219-13 U177-0)
  )
  (net "RYOT0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U132-3 U175-5)
  )
  (net "RYOT1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U132-0 U175-1)
  )
  (net "RYOT10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U134-12 U177-14)
  )
  (net "RYOT11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U134-9 U177-10)
  )
  (net "RYOT12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U135-3 U178-5)
  )
  (net "RYOT13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U135-0 U178-1)
  )
  (net "RYOT14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U135-12 U178-14)
  )
  (net "RYOT15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U135-9 U178-10)
  )
  (net "RYOT16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U199-3 U205-5)
  )
  (net "RYOT17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U199-0 U205-1)
  )
  (net "RYOT18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U199-12 U205-14)
  )
  (net "RYOT19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U199-9 U205-10)
  )
  (net "RYOT2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U132-12 U175-14)
  )
  (net "RYOT20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U200-3 U206-5)
  )
  (net "RYOT21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U200-0 U206-1)
  )
  (net "RYOT22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U200-12 U206-14)
  )
  (net "RYOT23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U200-9 U206-10)
  )
  (net "RYOT3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U132-9 U175-10)
  )
  (net "RYOT4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U133-3 U176-5)
  )
  (net "RYOT5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U133-0 U176-1)
  )
  (net "RYOT6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U133-12 U176-14)
  )
  (net "RYOT7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U133-9 U176-10)
  )
  (net "RYOT8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U134-3 U177-5)
  )
  (net "RYOT9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U134-0 U177-1)
  )
  (net "RYX0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-1 U126-5 U132-5)
  )
  (net "RYX1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-4 U126-1 U132-1)
  )
  (net "RYX10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-5 U130-14 U134-14)
  )
  (net "RYX11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-8 U130-10 U134-10)
  )
  (net "RYX12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-11 U131-5 U135-5)
  )
  (net "RYX13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-14 U131-1 U135-1)
  )
  (net "RYX14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-15 U131-14 U135-14)
  )
  (net "RYX15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-18 U131-10 U135-10)
  )
  (net "RYX16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-1 U191-5 U199-5)
  )
  (net "RYX17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-4 U191-1 U199-1)
  )
  (net "RYX18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-5 U191-14 U199-14)
  )
  (net "RYX19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-8 U191-10 U199-10)
  )
  (net "RYX2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-5 U126-14 U132-14)
  )
  (net "RYX20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-11 U192-5 U200-5)
  )
  (net "RYX21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-14 U192-1 U200-1)
  )
  (net "RYX22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-15 U192-14 U200-14)
  )
  (net "RYX23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U190-18 U192-10 U200-10)
  )
  (net "RYX3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-8 U126-10 U132-10)
  )
  (net "RYX4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-11 U127-5 U133-5)
  )
  (net "RYX5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-14 U127-1 U133-1)
  )
  (net "RYX6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-15 U127-14 U133-14)
  )
  (net "RYX7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U128-18 U127-10 U133-10)
  )
  (net "RYX8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-1 U130-5 U134-5)
  )
  (net "RYX9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U129-4 U130-1 U134-1)
  )
  (net "S"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "S0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "S1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-60)
  )
  (net "SPEBS4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SPREN"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SPRFULL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "SV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "T0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "T1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "T2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "TLEBS6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "TLEBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "TVSYNCOUT"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDEXPANSION0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "UNUSEDVIDEO6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VBLANK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer I1 I2 I4)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins U136-25 U136-27 U71-25 U71-27 U207-25 U207-27 U215-25 U215-27 U229-25 U229-27
     U224-25 U224-27 EXPANSIONBUSP5-32 EXPANSIONBUSP5-35 EXPANSIONBUSP5-38 EXPANSIONBUSP5-41
     EXPANSIONBUSP5-44 EXPANSIONBUSP5-47 EXPANSIONBUSP5-50 EXPANSIONBUSP5-53 EXPANSIONBUSP5-56
     EXPANSIONBUSP5-59 EXPANSIONBUSP5-62 VIDEOP5-32 VIDEOP5-35 VIDEOP5-38 VIDEOP5-41 VIDEOP5-44
     VIDEOP5-47 VIDEOP5-50 VIDEOP5-53 VIDEOP5-56 VIDEOP5-59 VIDEOP5-62 U149-10 U149-19
     U208-10 U208-19 U218-10 U218-19 U225-10 U225-19 U243-10 U243-19 U244-10 U244-19 U75-19
     U241-15 U242-15 U96-19 U97-19 U100-19 U101-19 U104-19 U105-19 U108-19 U109-19 U116-19
     U117-19 U120-19 U121-19 U124-19 U125-19 U128-19 U129-19 U139-19 U140-19 U239-15 U240-15
     U141-19 U142-19 U157-19 U163-19 U167-19 U168-19 U173-19 U174-19 U181-19 U184-19 U187-19
     U190-19 U193-19 U194-19 U195-19 U196-19 U201-19 U204-19 U216-19 U217-19 U219-19 U245-19
     U138-0 U138-3 U138-13 U246-13 U74-15 U98-15 U99-15 U102-15 U103-15 U106-15 U107-15
     U110-15 U111-15 U112-15 U113-15 U114-15 U115-15 U118-15 U119-15 U122-15 U123-15 U126-15
     U127-15 U130-15 U131-15 U132-15 U133-15 U134-15 U135-15 U143-15 U144-15 U145-15 U146-15
     U137-13 U147-13 U150-15 U152-15 U153-15 U89-13 U155-13 U209-13 U151-15 U148-13 U156-15
     U158-15 U210-15 U211-15 U159-5 U159-15 U160-5 U160-15 U161-5 U161-15 U162-5 U162-15
     U164-15 U165-15 U166-5 U166-15 U169-15 U170-15 U171-15 U172-15 U175-15 U176-15 U177-15
     U178-15 U179-5 U179-15 U180-5 U180-15 U182-15 U183-15 U185-15 U186-15 U188-15 U189-15
     U191-15 U192-15 U197-15 U198-15 U199-15 U200-15 U202-15 U203-15 U205-15 U206-15 U220-15
     U222-15 U214-13 U226-13 U221-15 U228-13 U223-15 U238-15 U14-13 U154-13 U72-13 U212-13
    U213-13 U227-13 U314-13)
  )
  (net "VIDCLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-57)
  )
  (net "VT0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VT1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VT2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VT3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VT4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_1V*."
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-14)
  )
  (net "_256H*."
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-26 U75-10 U140-10)
  )
  (net "_9800CS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9A00CS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9C00CS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9C00RD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9C00WR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9C01RD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9C01WR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_9E00CS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_BGHSL2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_BGHSL2PULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_BGHSLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_BGHSLOADPULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_CDL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-49)
  )
  (net "_CHSLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_CMPBLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-52)
  )
  (net "_CMPBLK*."
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_CONTRLDA"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_CONTRLDB"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_DISPLAYENABLE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-19)
  )
  (net "_EHSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_ETVSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EVSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS8000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS8800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS9000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS9800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSA000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins BANKSEL5-0 BANKSEL5-1 U179-3 U179-4)
  )
  (net "_EXTCSA800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSB000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSB800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_HSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-17 U108-10 U109-10 U120-10 U121-10 U184-10 U187-10 U246-4 U72-9)
  )
  (net "_ISCHARSCREEN"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_MDL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-51)
  )
  (net "_MDSA000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U159-3 U159-4 U179-14)
  )
  (net "_MDSA004"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U160-3 U160-4 U179-13)
  )
  (net "_MDSA008"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U166-3 U166-4 U179-12)
  )
  (net "_MDSA00C"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U162-3 U162-4 U179-11)
  )
  (net "_MDSA010"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U161-3 U161-4 U179-10)
  )
  (net "_MDSA014"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U179-9 U180-3 U180-4)
  )
  (net "_MEWR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins EXPANSIONBUSP5-26 U137-0 U155-0 U159-0 U160-0 U161-0 U162-0 U166-0 U180-0 U213-0
    U213-3)
  )
  (net "_SL1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_SL1PRE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_SL2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_SL2PRE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_SLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-55)
  )
  (net "_TEN9E00"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TEN9E04"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TEN9E08"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TEN9E0C"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TEN9E10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TEN9E14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_TVSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_VBLANK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSP5-31)
  )
  (net "_VPL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-48)
  )
  (net "_VSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEOP5-16 U246-1 U72-12)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50799)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00004"
   "#00005"
   "#00355"
   "#02115"
   "#02127"
   "#02138"
   "#02139"
   "#02145"
   "#02146"
   "#02162"
   "#02175"
   "#02176"
   "#02186"
   "#02194"
   "#02245"
   "#02253"
   "#02262"
   "#02263"
   "#02275"
   "#02276"
   "#02277"
   "#02278"
   "#02280"
   "#02417"
   "#02482"
   "#02483"
   "#02484"
   "#02485"
   "#02486"
   "#02491"
   "#02492"
   "#02493"
   "#02494"
   "#02495"
   "#02496"
   "#02497"
   "#02498"
   "#02499"
   "#02500"
   "#02502"
   "#02517"
   "#02529"
   "#02536"
   "#02618"
   "#02623"
   "#02643"
   "#02647"
   "#02656"
   "#02660"
   "#02669"
   "#02673"
   "#02712"
   "#02713"
   "#02768"
   "#02772"
   "#02796"
   "#02800"
   "#02843"
   "#02844"
   "#02845"
   "#02846"
   "#02849"
   "#02870"
   "#02871"
   "#02872"
   "#02873"
   "#02874"
   "#02875"
   "#02923"
   "#02924"
   "#02925"
   "#02926"
   "#02927"
   "#02939"
   "#02941"
   "#02956"
   "#02957"
   "#02958"
   "#02959"
   "#02960"
   "#02991"
   "#03097"
   "#03098"
   "#03102"
   "#03168"
   "#03172"
   "#03289"
   "#03350"
   "#03351"
   "#03431"
   "#03477"
   "#03478"
   "#03493"
   "#03546"
   "#03547"
   "#03548"
   "#03549"
   "#03685"
   "#03704"
   "#03705"
   "#03706"
   "#03707"
   "#03715"
   "#03718"
   "#03721"
   "#03724"
   "#03735"
   "#03738"
   "#03741"
   "#03744"
   "#03834"
   "#03852"
   "#03875"
   "#03878"
   "#03905"
   "#03908"
   "#03935"
   "#03938"
   "#03955"
   "#03956"
   "#03957"
   "#03958"
   "#03961"
   "#03962"
   "#03963"
   "#03964"
   "#03965"
   "#03966"
   "#04008"
   "#04009"
   "#04033"
   "#04037"
   "#04061"
   "#04065"
   "#04134"
   "#04157"
   "#04158"
   "#04189"
   "#04193"
   "#04204"
   "#04207"
   "#04245"
   "#04246"
   "#04247"
   "#04248"
   "#04249"
   "#04250"
   "#04251"
   "#04252"
   "#04253"
   "#04254"
   "#04255"
   "#04256"
   "#04283"
   "#04284"
   "#04285"
   "#04384"
   "#04385"
   "#04389"
   "#04456"
   "#04459"
   "#04475"
   "#04582"
   "#04609"
   "#04629"
   "#04646"
   "#04697"
   "#04827"
   "#04830"
   "#04857"
   "#04860"
   "#04887"
   "#04890"
   "#04910"
   "#04923"
   "#04928"
   "#04964"
   "#04976"
   "#04977"
   "#04978"
   "#04979"
   "#04980"
   "#04992"
   "#04993"
   "#04994"
   "#04995"
   "#05007"
   "#05008"
   "#05009"
   "#05010"
   "#05022"
   "#05034"
   "#05037"
   "#05095"
   "#05096"
   "#05143"
   "#05147"
   "#05181"
   "#05185"
   "#05242"
   "#05326"
   "#05341"
   "#05356"
   "#05371"
   "#05390"
   "#05391"
   "#05392"
   "#05393"
   "#05542"
   "#05543"
   "#05544"
   "#05547"
   "#05630"
   "#05634"
   "#05638"
   "#05714"
   "#05717"
   "#05863"
   "#05864"
   "#05865"
   "#05866"
   "#05873"
   "#05874"
   "#05875"
   "#05876"
   "#05982"
   "#05983"
   "#05984"
   "#05986"
   "#05987"
   "#06042"
   "#06046"
   "#06047"
   "#06050"
   "#06053"
   "#06054"
   "#06076"
   "#06113"
   "#06133"
   "#06139"
   "#06174"
   "#06179"
   "#06180"
   "#06183"
   "#06192"
   "#06194"
   "#06195"
   "#06196"
   "#06206"
   "#06208"
   "#06209"
   "#06210"
   "#06220"
   "#06222"
   "#06223"
   "#06224"
   "#06268"
   "#06279"
   "#06280"
   "#06306"
   "#06585"
   "#06586"
   "#06597"
   "#06598"
   "#06601"
   "#06602"
   "#06662"
   "#06663"
   "#06664"
   "#06665"
   "#06666"
   "#06667"
   "#06668"
   "#06669"
   "#06670"
   "#06677"
   "#06678"
   "#06679"
   "#06680"
   "#06681"
   "#06682"
   "#06683"
   "#06684"
   "#06685"
   "#06689"
   "#06693"
   "#06694"
   "#06695"
   "#06696"
   "#06697"
   "#06698"
   "#06699"
   "#06700"
   "#06707"
   "#06708"
   "#06709"
   "#06710"
   "#06711"
   "#06718"
   "#06719"
   "#06720"
   "#06721"
   "#06722"
   "#06750"
   "#06751"
   "#06752"
   "#06753"
   "#06754"
   "#06755"
   "#06756"
   "#06757"
   "#06758"
   "#06765"
   "#06766"
   "#06767"
   "#06768"
   "#06769"
   "#06770"
   "#06771"
   "#06772"
   "#06773"
   "#06777"
   "#06781"
   "#06782"
   "#06783"
   "#06784"
   "#06785"
   "#06786"
   "#06787"
   "#06788"
   "#06795"
   "#06796"
   "#06797"
   "#06798"
   "#06799"
   "#06806"
   "#06807"
   "#06808"
   "#06809"
   "#06810"
   "#06850"
   "#06857"
   "#06864"
   "#06871"
   "#06899"
   "#06900"
   "#06901"
   "#06902"
   "#06903"
   "#06904"
   "#06905"
   "#06906"
   "#06907"
   "#06914"
   "#06915"
   "#06916"
   "#06917"
   "#06918"
   "#06919"
   "#06920"
   "#06921"
   "#06922"
   "#06926"
   "#06930"
   "#06931"
   "#06932"
   "#06933"
   "#06934"
   "#06935"
   "#06936"
   "#06937"
   "#06944"
   "#06945"
   "#06946"
   "#06947"
   "#06948"
   "#06955"
   "#06956"
   "#06957"
   "#06958"
   "#06959"
   "#06987"
   "#06988"
   "#06989"
   "#06990"
   "#06991"
   "#06992"
   "#06993"
   "#06994"
   "#06995"
   "#07002"
   "#07003"
   "#07004"
   "#07005"
   "#07006"
   "#07007"
   "#07008"
   "#07009"
   "#07010"
   "#07014"
   "#07018"
   "#07019"
   "#07020"
   "#07021"
   "#07022"
   "#07023"
   "#07024"
   "#07025"
   "#07032"
   "#07033"
   "#07034"
   "#07035"
   "#07036"
   "#07043"
   "#07044"
   "#07045"
   "#07046"
   "#07047"
   "#07087"
   "#07094"
   "#07101"
   "#07108"
   "#07224"
   "#07225"
   "#07226"
   "#07227"
   "#07228"
   "#07229"
   "#07230"
   "#07231"
   "#07244"
   "#07245"
   "#07246"
   "#07247"
   "#07248"
   "#07249"
   "#07250"
   "#07251"
   "#07275"
   "#07282"
   "#07289"
   "#07296"
   "#07309"
   "#07310"
   "#07311"
   "#07312"
   "#07313"
   "#07314"
   "#07315"
   "#07316"
   "#07329"
   "#07330"
   "#07331"
   "#07332"
   "#07333"
   "#07334"
   "#07335"
   "#07336"
   "#07360"
   "#07367"
   "#07374"
   "#07381"
   "#07431"
   "#07432"
   "#07433"
   "#07434"
   "#07435"
   "#07436"
   "#07437"
   "#07438"
   "#07445"
   "#07446"
   "#07447"
   "#07448"
   "#07449"
   "#07456"
   "#07457"
   "#07458"
   "#07459"
   "#07474"
   "#07475"
   "#07476"
   "#07477"
   "#07478"
   "#07479"
   "#07480"
   "#07481"
   "#07488"
   "#07489"
   "#07490"
   "#07491"
   "#07492"
   "#07499"
   "#07500"
   "#07501"
   "#07502"
   "#07517"
   "#07518"
   "#07519"
   "#07520"
   "#07521"
   "#07522"
   "#07523"
   "#07524"
   "#07531"
   "#07532"
   "#07533"
   "#07534"
   "#07535"
   "#07542"
   "#07543"
   "#07544"
   "#07545"
   "#07560"
   "#07561"
   "#07562"
   "#07563"
   "#07564"
   "#07565"
   "#07566"
   "#07567"
   "#07574"
   "#07575"
   "#07576"
   "#07577"
   "#07578"
   "#07585"
   "#07586"
   "#07587"
   "#07588"
   "#07652"
   "#07682"
   "#07702"
   "#07703"
   "#07704"
   "#07705"
   "#07706"
   "#07707"
   "#07708"
   "#07709"
   "#07724"
   "#07744"
   "#07745"
   "#07746"
   "#07747"
   "#07748"
   "#07749"
   "#07750"
   "#07751"
   "#07766"
   "#07875"
   "#07876"
   "#07877"
   "#07878"
   "#07879"
   "#07880"
   "#07881"
   "#07882"
   "#07904"
   "#07905"
   "#07906"
   "#07907"
   "#07908"
   "#07909"
   "#07910"
   "#07911"
   "#07924"
   "#07925"
   "#07926"
   "#07927"
   "#07928"
   "#07929"
   "#07930"
   "#07931"
   "#07950"
   "#07953"
   "#07956"
   "#07959"
   "#07962"
   "#07965"
   "#07968"
   "#07993"
   "#07994"
   "#07995"
   "#07996"
   "#07997"
   "#07998"
   "#07999"
   "#08000"
   "#08001"
   "#08009"
   "#08010"
   "#08011"
   "#08012"
   "#08013"
   "#08014"
   "#08015"
   "#08016"
   "#08024"
   "#08025"
   "#08026"
   "#08027"
   "#08028"
   "#08029"
   "#08030"
   "#08031"
   "#08042"
   "#08043"
   "#08055"
   "#08058"
   "#08072"
   "#08073"
   "#08074"
   "#08075"
   "#08076"
   "#08077"
   "#08078"
   "#08079"
   "#08094"
   "#08095"
   "#08096"
   "#08097"
   "#08098"
   "#08099"
   "#08100"
   "#08101"
   "#08108"
   "#08109"
   "#08110"
   "#08111"
   "#08112"
   "#08113"
   "#08114"
   "#08115"
   "#08116"
   "#08124"
   "#08125"
   "#08126"
   "#08127"
   "#08128"
   "#08129"
   "#08130"
   "#08131"
   "#08139"
   "#08140"
   "#08141"
   "#08142"
   "#08152"
   "#08153"
   "#08161"
   "#08165"
   "#08168"
   "#08181"
   "#08182"
   "#08183"
   "#08184"
   "#08185"
   "#08186"
   "#08187"
   "#08188"
   "#08189"
   "#08218"
   "#08220"
   "#08221"
   "#08222"
   "#08223"
   "#08224"
   "#08225"
   "#08226"
   "#08227"
   "#08271"
   "#08272"
   "#08273"
   "#08274"
   "#08275"
   "#08276"
   "#08277"
   "#08278"
   "#08304"
   "#08305"
   "#08306"
   "#08307"
   "#08308"
   "#08309"
   "#08310"
   "#08311"
   "#08312"
   "#08320"
   "#08321"
   "#08322"
   "#08323"
   "#08324"
   "#08325"
   "#08326"
   "#08327"
   "#08335"
   "#08336"
   "#08337"
   "#08338"
   "#08339"
   "#08340"
   "#08341"
   "#08342"
   "#08353"
   "#08354"
   "#08366"
   "#08369"
   "#08383"
   "#08384"
   "#08385"
   "#08386"
   "#08387"
   "#08388"
   "#08389"
   "#08390"
   "#08405"
   "#08406"
   "#08407"
   "#08408"
   "#08409"
   "#08410"
   "#08411"
   "#08412"
   "#08419"
   "#08420"
   "#08421"
   "#08422"
   "#08423"
   "#08424"
   "#08425"
   "#08426"
   "#08427"
   "#08435"
   "#08436"
   "#08437"
   "#08438"
   "#08439"
   "#08440"
   "#08441"
   "#08442"
   "#08450"
   "#08451"
   "#08452"
   "#08453"
   "#08463"
   "#08464"
   "#08472"
   "#08476"
   "#08479"
   "#08492"
   "#08493"
   "#08494"
   "#08495"
   "#08496"
   "#08497"
   "#08498"
   "#08499"
   "#08500"
   "#08521"
   "#08523"
   "#08524"
   "#08525"
   "#08526"
   "#08527"
   "#08528"
   "#08529"
   "#08530"
   ".6MHZ"
   "128H"
   "128V"
   "16H"
   "16HSPR"
   "16MH"
   "16MV"
   "16V"
   "1H"
   "1V*."
   "256H"
   "256H*."
   "32H"
   "32V"
   "4H"
   "5H4I"
   "5H4O"
   "5JD"
   "5KD"
   "5LD"
   "5MD"
   "64H"
   "64V"
   "6JA"
   "6KA"
   "6LA"
   "6MA"
   "6MHZ"
   "7DA"
   "7ED"
   "7FA"
   "7HD"
   "7JA"
   "7JD0"
   "7JD1"
   "7JD2"
   "7JD3"
   "7JD4"
   "7JD5"
   "7JD6"
   "7JD7"
   "7KD"
   "7LA"
   "7LAZ2"
   "7LD0"
   "7LD1"
   "7LD2"
   "7LD3"
   "7LD4"
   "7LD5"
   "7LD6"
   "7LD7"
   "7MD"
   "7MD0"
   "7MD1"
   "7MD2"
   "7MD3"
   "7MD4"
   "7MD5"
   "7MD6"
   "7MD7"
   "7MDZ2"
   "7NA"
   "7NA2"
   "7ND0"
   "7ND1"
   "7ND2"
   "7ND3"
   "7ND4"
   "7ND5"
   "7ND6"
   "7ND7"
   "7OD2"
   "7PD"
   "7RA"
   "7SD"
   "8E6D0"
   "8E6D1"
   "8E6D2"
   "8E6D3"
   "8E6D4"
   "8E6D5"
   "8E6D6"
   "8E6D7"
   "8H6D0"
   "8H6D1"
   "8H6D2"
   "8H6D3"
   "8H6D4"
   "8H6D5"
   "8H6D6"
   "8H6D7"
   "8K6D0"
   "8K6D1"
   "8K6D2"
   "8K6D3"
   "8K6D4"
   "8K6D5"
   "8K6D6"
   "8K6D7"
   "8L7D0"
   "8L7D1"
   "8L7D2"
   "8L7D3"
   "8L7D4"
   "8L7D5"
   "8L7D6"
   "8L7D7"
   "8N6D0"
   "8N6D1"
   "8N6D2"
   "8N6D3"
   "8N6D4"
   "8N6D5"
   "8N6D6"
   "8N6D7"
   "8N7D0"
   "8N7D1"
   "8N7D2"
   "8N7D3"
   "8N7D4"
   "8N7D5"
   "8N7D6"
   "8N7D7"
   "8R7D0"
   "8R7D1"
   "8R7D2"
   "8R7D3"
   "8R7D4"
   "8R7D5"
   "8R7D6"
   "8R7D7"
   "8S7D0"
   "8S7D1"
   "8S7D2"
   "8S7D3"
   "8S7D4"
   "8S7D5"
   "8S7D6"
   "8S7D7"
   "B OUT"
   "BBCL0"
   "BBCL1"
   "BBCL2"
   "BBCL3"
   "BBCL4"
   "BBCL5"
   "BBCL6"
   "BBCL7"
   "BC0"
   "BC1"
   "BC2"
   "BC3"
   "BC4"
   "BGBORDERX"
   "BGBORDERY"
   "BGH1024"
   "BGH128"
   "BGH16"
   "BGH2048"
   "BGH256"
   "BGH32"
   "BGH512"
   "BGH64"
   "BGHSLOAD"
   "BGSCRX0"
   "BGSCRX1"
   "BGSCRX2"
   "BGSCRX3"
   "BGTXP0"
   "BGTXP1"
   "BGTXP2"
   "BGTXP3"
   "BGTXP4"
   "BGTXP5"
   "BGTXP6"
   "BGTXP7"
   "BGTYP0"
   "BGTYP1"
   "BGTYP2"
   "BGTYP3"
   "BGTYP4"
   "BGTYP5"
   "BGTYP6"
   "BGTYP7"
   "BGV1"
   "BGV1024"
   "BGV128"
   "BGV16"
   "BGV2"
   "BGV2048"
   "BGV256"
   "BGV32"
   "BGV4"
   "BGV512"
   "BGV64"
   "BGV8"
   "BGXP0"
   "BGXP1"
   "BGXP2"
   "BGXP3"
   "BGYP0"
   "BGYP1"
   "BGYP2"
   "BGYP3"
   "BIA0"
   "BIA1"
   "BIA2"
   "BIA3"
   "BIA4"
   "BIA5"
   "BIA6"
   "BIA7"
   "BID0"
   "BID1"
   "BID2"
   "BID3"
   "BID4"
   "BID5"
   "BID6"
   "BID7"
   "BIS0"
   "BIS1"
   "BUSDDR"
   "BV0"
   "BV1"
   "BV2"
   "C0"
   "C1"
   "C10"
   "C11"
   "C12"
   "C2"
   "C3"
   "C4"
   "C5"
   "C6"
   "C7"
   "C8"
   "C9"
   "CHARSKILL"
   "CHEBS5"
   "CHEBS7"
   "CHH0"
   "CHH1"
   "CHH128"
   "CHH16"
   "CHH2"
   "CHH256"
   "CHH3"
   "CHH32"
   "CHH4"
   "CHH64"
   "CHH8"
   "CHSLOAD"
   "CHV1"
   "CHV128"
   "CHV16"
   "CHV2"
   "CHV256"
   "CHV32"
   "CHV4"
   "CHV64"
   "CHV8"
   "CHXP0"
   "CHXP1"
   "CHXP2"
   "CHXP3"
   "CHXP4"
   "CHXP5"
   "CHXP6"
   "CHXP7"
   "CHXP8"
   "CHYP0"
   "CHYP1"
   "CHYP2"
   "CHYP3"
   "CHYP4"
   "CHYP5"
   "CHYP6"
   "CHYP7"
   "CHYP8"
   "CIA0"
   "CIA1"
   "CIA2"
   "CIA3"
   "CIA4"
   "CIA5"
   "CIA6"
   "CIA7"
   "CIA8"
   "CIA9"
   "CID0"
   "CID1"
   "CID2"
   "CID3"
   "CID4"
   "CID5"
   "CID6"
   "CID7"
   "CIS0"
   "CIS1"
   "CLK"
   "CMPBLK"
   "COLB6"
   "COLB7"
   "COLCHOOSE"
   "COLG5"
   "COLG6"
   "COLG7"
   "COLR5"
   "COLR6"
   "COLR7"
   "CPUWANTBUS"
   "DISPLAYENABLE"
   "EA0"
   "EA1"
   "EA10"
   "EA11"
   "EA12"
   "EA13"
   "EA14"
   "EA15"
   "EA2"
   "EA3"
   "EA4"
   "EA5"
   "EA6"
   "EA7"
   "EA8"
   "EA9"
   "EBS0"
   "EBS1"
   "EBS2"
   "EBS3"
   "EBS4"
   "EBS5"
   "EBS6"
   "EBS7"
   "ECPUHASBUS"
   "ED0"
   "ED1"
   "ED2"
   "ED3"
   "ED4"
   "ED5"
   "ED6"
   "ED7"
   "EMEMREAD"
   "ENABLEPIXELS"
   "EXTWANTBUS"
   "FBBCL0"
   "FBBCL1"
   "FBBCL2"
   "FBBCL3"
   "FBBCL4"
   "FBBCL5"
   "FBBCL6"
   "FBBCL7"
   "FBC0"
   "FBC1"
   "FBC2"
   "FBC3"
   "FBC4"
   "FBV0"
   "FBV1"
   "FBV2"
   "FOC0"
   "FOC1"
   "FOC2"
   "FOC3"
   "FOC4"
   "FOV0"
   "FOV1"
   "FOV2"
   "FPB0"
   "FPB1"
   "FPB2"
   "FPB3"
   "FPG0"
   "FPG1"
   "FPG2"
   "FPG3"
   "FPR0"
   "FPR1"
   "FPR2"
   "FPR3"
   "FSC0"
   "FSC1"
   "FSC2"
   "FSC3"
   "FSC4"
   "FSV0"
   "FSV1"
   "FSV2"
   "G OUT"
   "ICA0"
   "ICA1"
   "ICA10"
   "ICA11"
   "ICA12"
   "ICA2"
   "ICA3"
   "ICA4"
   "ICA5"
   "ICA6"
   "ICA7"
   "ICA8"
   "ICA9"
   "ID0"
   "ID1"
   "ID10"
   "ID11"
   "ID12"
   "ID13"
   "ID14"
   "ID15"
   "ID16"
   "ID17"
   "ID2"
   "ID3"
   "ID4"
   "ID5"
   "ID6"
   "ID7"
   "IDA0"
   "IDA1"
   "IDA10"
   "IDA11"
   "IDA12"
   "IDA13"
   "IDA14"
   "IDA15"
   "IDA16"
   "IDA17"
   "IDA2"
   "IDA3"
   "IDA4"
   "IDA5"
   "IDA6"
   "IDA7"
   "IDCE1"
   "IP1"
   "IP2"
   "IP3"
   "IP4"
   "IP5"
   "IP6"
   "IP7"
   "IP8"
   "ISA0"
   "ISA1"
   "ISA10"
   "ISA11"
   "ISA12"
   "ISA2"
   "ISA3"
   "ISA4"
   "ISA5"
   "ISA6"
   "ISA7"
   "ISA8"
   "ISA9"
   "ISAB0"
   "ISAB1"
   "ISAB2"
   "ISAB3"
   "ISAB4"
   "ISAB5"
   "ISAB6"
   "ITA0"
   "ITA1"
   "ITA10"
   "ITA11"
   "ITA12"
   "ITA2"
   "ITA3"
   "ITA4"
   "ITA5"
   "ITA6"
   "ITA7"
   "ITA8"
   "ITA9"
   "KILL"
   "LDBCKCOL"
   "LDFLAGS"
   "LDXORGH"
   "LDXORGHH"
   "LDXORGL"
   "LDYORGH"
   "LDYORGHH"
   "LDYORGL"
   "M0"
   "M1"
   "M10"
   "M11"
   "M12"
   "M13"
   "M14"
   "M15"
   "M16"
   "M17"
   "M19"
   "M2"
   "M3"
   "M4"
   "M5"
   "M6"
   "M7"
   "M7P0"
   "M7P1"
   "M9"
   "MC0"
   "MC1"
   "MC2"
   "MC3"
   "MD0"
   "MD1"
   "MD2"
   "MD3"
   "MD4"
   "MD5"
   "MD6"
   "MD7"
   "MHFLIP"
   "MIRRORED0"
   "MIRRORED1"
   "MIRRORED2"
   "MIRRORED3"
   "MODE7ENABLEDISPLAY"
   "MODE7ENABLEX"
   "MODE7ENABLEXY"
   "MODE7ENABLEY"
   "MODE7ENABLEYX"
   "MSEBS3"
   "MV0"
   "MV1"
   "MV2"
   "MV3"
   "O0"
   "O1"
   "O2"
   "O3"
   "O4"
   "O5"
   "O6"
   "O7"
   "OC0"
   "OC1"
   "OC2"
   "OC3"
   "OC4"
   "OPX0"
   "OPX1"
   "OPX2"
   "OPX3"
   "OPX4"
   "OPX5"
   "OPX6"
   "OPX7"
   "OPXB0"
   "OPXB1"
   "OPXB2"
   "OPXB3"
   "OPXG0"
   "OPXG1"
   "OPXG2"
   "OPXG3"
   "OPXR0"
   "OPXR1"
   "OPXR2"
   "OPXR3"
   "OV0"
   "OV1"
   "OV2"
   "PLNPRI0"
   "PLNPRI1"
   "PLNPRI2"
   "PLNPRI3"
   "PLNPRI4"
   "PLNPRI5"
   "PLNPRI6"
   "PLNPRI7"
   "PRE128H"
   "PRE128V"
   "PRE16H"
   "PRE16V"
   "PRE1H"
   "PRE1V"
   "PRE256H"
   "PRE2H"
   "PRE2V"
   "PRE32H"
   "PRE32V"
   "PRE4H"
   "PRE4V"
   "PRE64H"
   "PRE64V"
   "PRE8H"
   "PRE8V"
   "PREVBLANK"
   "PRE_256H"
   "PRE_HSYNC"
   "PRE_VBLANK"
   "PRE_VSYNC"
   "R OUT"
   "RDXH"
   "RDXHH"
   "RDXL"
   "RDXYH"
   "RDXYHH"
   "RDXYL"
   "RDYH"
   "RDYHH"
   "RDYL"
   "RDYXH"
   "RDYXHH"
   "RDYXL"
   "READBCOL"
   "READCHCONTROL"
   "READCHXH"
   "READCHXL"
   "READCHYH"
   "READCHYL"
   "READTLBD"
   "READTXH"
   "READTXL"
   "READTYH"
   "READTYL"
   "RH1"
   "RH3"
   "RST"
   "RV0"
   "RV1"
   "RV2"
   "RV3"
   "RX0"
   "RX1"
   "RX10"
   "RX11"
   "RX12"
   "RX13"
   "RX14"
   "RX15"
   "RX16"
   "RX17"
   "RX18"
   "RX19"
   "RX2"
   "RX20"
   "RX21"
   "RX22"
   "RX23"
   "RX3"
   "RX4"
   "RX5"
   "RX6"
   "RX7"
   "RX8"
   "RX9"
   "RXO0"
   "RXO1"
   "RXO10"
   "RXO11"
   "RXO12"
   "RXO13"
   "RXO14"
   "RXO15"
   "RXO16"
   "RXO17"
   "RXO18"
   "RXO19"
   "RXO2"
   "RXO20"
   "RXO21"
   "RXO22"
   "RXO23"
   "RXO3"
   "RXO4"
   "RXO5"
   "RXO6"
   "RXO7"
   "RXO8"
   "RXO9"
   "RXOT0"
   "RXOT1"
   "RXOT10"
   "RXOT11"
   "RXOT12"
   "RXOT13"
   "RXOT14"
   "RXOT15"
   "RXOT16"
   "RXOT17"
   "RXOT18"
   "RXOT19"
   "RXOT2"
   "RXOT20"
   "RXOT21"
   "RXOT22"
   "RXOT23"
   "RXOT3"
   "RXOT4"
   "RXOT5"
   "RXOT6"
   "RXOT7"
   "RXOT8"
   "RXOT9"
   "RXY0"
   "RXY1"
   "RXY10"
   "RXY11"
   "RXY12"
   "RXY13"
   "RXY14"
   "RXY15"
   "RXY16"
   "RXY17"
   "RXY18"
   "RXY19"
   "RXY2"
   "RXY20"
   "RXY21"
   "RXY22"
   "RXY23"
   "RXY3"
   "RXY4"
   "RXY5"
   "RXY6"
   "RXY7"
   "RXY8"
   "RXY9"
   "RY0"
   "RY1"
   "RY10"
   "RY11"
   "RY12"
   "RY13"
   "RY14"
   "RY15"
   "RY16"
   "RY17"
   "RY18"
   "RY19"
   "RY2"
   "RY20"
   "RY21"
   "RY22"
   "RY23"
   "RY3"
   "RY4"
   "RY5"
   "RY6"
   "RY7"
   "RY8"
   "RY9"
   "RYO0"
   "RYO1"
   "RYO10"
   "RYO11"
   "RYO12"
   "RYO13"
   "RYO14"
   "RYO15"
   "RYO16"
   "RYO17"
   "RYO18"
   "RYO19"
   "RYO2"
   "RYO20"
   "RYO21"
   "RYO22"
   "RYO23"
   "RYO3"
   "RYO4"
   "RYO5"
   "RYO6"
   "RYO7"
   "RYO8"
   "RYO9"
   "RYOT0"
   "RYOT1"
   "RYOT10"
   "RYOT11"
   "RYOT12"
   "RYOT13"
   "RYOT14"
   "RYOT15"
   "RYOT16"
   "RYOT17"
   "RYOT18"
   "RYOT19"
   "RYOT2"
   "RYOT20"
   "RYOT21"
   "RYOT22"
   "RYOT23"
   "RYOT3"
   "RYOT4"
   "RYOT5"
   "RYOT6"
   "RYOT7"
   "RYOT8"
   "RYOT9"
   "RYX0"
   "RYX1"
   "RYX10"
   "RYX11"
   "RYX12"
   "RYX13"
   "RYX14"
   "RYX15"
   "RYX16"
   "RYX17"
   "RYX18"
   "RYX19"
   "RYX2"
   "RYX20"
   "RYX21"
   "RYX22"
   "RYX23"
   "RYX3"
   "RYX4"
   "RYX5"
   "RYX6"
   "RYX7"
   "RYX8"
   "RYX9"
   "S"
   "S0"
   "S1"
   "SC0"
   "SC1"
   "SC2"
   "SC3"
   "SC4"
   "SLOAD"
   "SPEBS4"
   "SPREN"
   "SPRFULL"
   "SV0"
   "SV1"
   "SV2"
   "T0"
   "T1"
   "T2"
   "TLEBS6"
   "TLEBS7"
   "TVSYNCOUT"
   "UNUSEDEXPANSION0"
   "UNUSEDVIDEO0"
   "UNUSEDVIDEO1"
   "UNUSEDVIDEO2"
   "UNUSEDVIDEO3"
   "UNUSEDVIDEO4"
   "UNUSEDVIDEO5"
   "UNUSEDVIDEO6"
   "VBLANK"
   "VIDCLK"
   "VT0"
   "VT1"
   "VT2"
   "VT3"
   "VT4"
   "_1V*."
   "_256H"
   "_256H*."
   "_6MHZ"
   "_9800CS"
   "_9A00CS"
   "_9C00CS"
   "_9C00RD"
   "_9C00WR"
   "_9C01RD"
   "_9C01WR"
   "_9E00CS"
   "_BGHSL2"
   "_BGHSL2PULSE"
   "_BGHSLOAD"
   "_BGHSLOADPULSE"
   "_CDL"
   "_CHSLOAD"
   "_CMPBLK"
   "_CMPBLK*."
   "_CONTRLDA"
   "_CONTRLDB"
   "_DISPLAYENABLE"
   "_EHSYNC"
   "_ETVSYNC"
   "_EVSYNC"
   "_EXTCS8000"
   "_EXTCS8800"
   "_EXTCS9000"
   "_EXTCS9800"
   "_EXTCSA000"
   "_EXTCSA800"
   "_EXTCSB000"
   "_EXTCSB800"
   "_HSYNC"
   "_ISCHARSCREEN"
   "_MDL"
   "_MDSA000"
   "_MDSA004"
   "_MDSA008"
   "_MDSA00C"
   "_MDSA010"
   "_MDSA014"
   "_MEWR"
   "_SL1"
   "_SL1PRE"
   "_SL2"
   "_SL2PRE"
   "_SLOAD"
   "_TEN9E00"
   "_TEN9E04"
   "_TEN9E08"
   "_TEN9E0C"
   "_TEN9E10"
   "_TEN9E14"
   "_TVSYNC"
   "_VBLANK"
   "_VPL"
   "_VSYNC"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
