// Seed: 3252476217
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    input tri id_5,
    output tri id_6
);
  assign id_6 = 1;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_5 = 32'd39
) (
    input  tri0 _id_0,
    output tri  id_1,
    input  wand id_2,
    output wor  id_3,
    output tri0 id_4,
    input  tri  _id_5
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  wire [1 : id_5  !=  id_0] id_7 = id_2;
  not primCall (id_3, id_2);
endmodule
