

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Oct 10 23:12:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.287 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |   max  |   Type   |
    +---------+---------+----------+----------+------+--------+----------+
    |   416350|   416350|  2.082 ms|  2.082 ms|  4098|  415746|  dataflow|
    +---------+---------+----------+----------+------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 15 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 400> <Depth = 247> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer3_out = alloca i64 1"   --->   Operation 16 'alloca' 'layer3_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 400> <Depth = 247> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer4_out = alloca i64 1"   --->   Operation 17 'alloca' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 200> <Depth = 238> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 18 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 200> <Depth = 238> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer7_out = alloca i64 1"   --->   Operation 19 'alloca' 'layer7_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2>, i32 %input_1, i400 %layer2_out, i20 %w2, i20 %b2_0, i20 %b2_1, i20 %b2_2, i20 %b2_3, i20 %b2_4, i20 %b2_5, i20 %b2_6, i20 %b2_7, i20 %b2_8, i20 %b2_9, i20 %b2_10, i20 %b2_11, i20 %b2_12, i20 %b2_13, i20 %b2_14, i20 %b2_15, i20 %b2_16, i20 %b2_17, i20 %b2_18, i20 %b2_19, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/myproject.cpp:43]   --->   Operation 20 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2>, i32 %input_1, i400 %layer2_out, i20 %w2, i20 %b2_0, i20 %b2_1, i20 %b2_2, i20 %b2_3, i20 %b2_4, i20 %b2_5, i20 %b2_6, i20 %b2_7, i20 %b2_8, i20 %b2_9, i20 %b2_10, i20 %b2_11, i20 %b2_12, i20 %b2_13, i20 %b2_14, i20 %b2_15, i20 %b2_16, i20 %b2_17, i20 %b2_18, i20 %b2_19, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/myproject.cpp:43]   --->   Operation 21 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,20u>,relu_config3>, i400 %layer2_out, i400 %layer3_out" [firmware/myproject.cpp:47]   --->   Operation 22 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,20u>,relu_config3>, i400 %layer2_out, i400 %layer3_out" [firmware/myproject.cpp:47]   --->   Operation 23 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln51 = call void @conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,10u>,config4>, i400 %layer3_out, i200 %layer4_out, i20 %w4, i20 %b4_0, i20 %b4_1, i20 %b4_2, i20 %b4_3, i20 %b4_4, i20 %b4_5, i20 %b4_6, i20 %b4_7, i20 %b4_8, i20 %b4_9, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_79, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_78, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_77, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_76, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_75, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_74, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_73, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_72, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_71, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_70, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_69, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_68, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_67, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_66, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_65, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_64, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_63, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_62, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_61, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_60, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_59, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_58, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_57, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_56, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_55, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_54, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_53, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_52, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_51, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_50, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_49, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_48, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_47, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_46, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_45, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_44, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_43, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_42, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_41, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_40, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_39, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_38, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_37, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_36, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_35, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_34, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_33, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_32, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_31, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_30, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_179, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_180, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_181, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_182, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_183, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_184, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_185, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_186, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_187, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_188, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_189, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_190, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_191, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_192, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_193, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_194, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_195, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_196, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_197, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_198, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_199, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_200, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_201, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_202, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_203, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_204, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_205, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_206, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_207, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_208, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_209, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_210, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_211, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_212, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_213, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_214, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_215, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_216, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_217, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_218, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_219, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_220, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_221, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_222, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_223, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_224, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_225, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_226, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_227, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_228, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_229, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_230, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_231, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_232, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_233, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_234, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_235, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_236, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_237, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_238, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_239, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_240, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_241, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_242, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_243, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_244, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_245, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_246, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_247, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_248, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_249, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_250, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_251, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_252, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_253, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_254, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_255, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_256, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_257, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_258, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_99, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_98, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_97, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_96, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_95, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_94, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_93, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_92, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_91, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_90, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_89, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_88, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_87, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_86, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_85, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_84, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_83, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_82, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_81, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_80, i32 %sX_1, i32 %pX_1" [firmware/myproject.cpp:51]   --->   Operation 24 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln51 = call void @conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,10u>,config4>, i400 %layer3_out, i200 %layer4_out, i20 %w4, i20 %b4_0, i20 %b4_1, i20 %b4_2, i20 %b4_3, i20 %b4_4, i20 %b4_5, i20 %b4_6, i20 %b4_7, i20 %b4_8, i20 %b4_9, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_79, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_78, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_77, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_76, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_75, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_74, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_73, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_72, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_71, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_70, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_69, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_68, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_67, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_66, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_65, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_64, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_63, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_62, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_61, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_60, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_59, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_58, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_57, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_56, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_55, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_54, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_53, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_52, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_51, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_50, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_49, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_48, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_47, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_46, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_45, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_44, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_43, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_42, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_41, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_40, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_39, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_38, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_37, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_36, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_35, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_34, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_33, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_32, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_31, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_30, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_179, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_180, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_181, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_182, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_183, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_184, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_185, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_186, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_187, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_188, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_189, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_190, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_191, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_192, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_193, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_194, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_195, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_196, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_197, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_198, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_199, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_200, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_201, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_202, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_203, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_204, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_205, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_206, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_207, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_208, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_209, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_210, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_211, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_212, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_213, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_214, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_215, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_216, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_217, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_218, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_219, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_220, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_221, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_222, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_223, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_224, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_225, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_226, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_227, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_228, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_229, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_230, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_231, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_232, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_233, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_234, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_235, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_236, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_237, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_238, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_239, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_240, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_241, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_242, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_243, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_244, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_245, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_246, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_247, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_248, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_249, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_250, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_251, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_252, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_253, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_254, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_255, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_256, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_257, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_258, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_99, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_98, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_97, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_96, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_95, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_94, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_93, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_92, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_91, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_90, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_89, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_88, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_87, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_86, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_85, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_84, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_83, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_82, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_81, i20 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_80, i32 %sX_1, i32 %pX_1" [firmware/myproject.cpp:51]   --->   Operation 25 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln55 = call void @relu<array<ap_fixed,10u>,array<ap_fixed<20,10,5,3,0>,10u>,relu_config5>, i200 %layer4_out, i200 %layer5_out" [firmware/myproject.cpp:55]   --->   Operation 26 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln55 = call void @relu<array<ap_fixed,10u>,array<ap_fixed<20,10,5,3,0>,10u>,relu_config5>, i200 %layer4_out, i200 %layer5_out" [firmware/myproject.cpp:55]   --->   Operation 27 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln60 = call void @dense<array<ap_fixed,10u>,array<ap_fixed<24,10,5,3,0>,1u>,config7>, i200 %layer5_out, i24 %layer7_out, i20 %w7" [firmware/myproject.cpp:60]   --->   Operation 28 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln60 = call void @dense<array<ap_fixed,10u>,array<ap_fixed<24,10,5,3,0>,1u>,config7>, i200 %layer5_out, i24 %layer7_out, i20 %w7" [firmware/myproject.cpp:60]   --->   Operation 29 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln62 = call void @sigmoid<array,array<ap_fixed<20,10,5,3,0>,1u>,sigmoid_config8>, i24 %layer7_out, i32 %layer8_out, i10 %sigmoid_table" [firmware/myproject.cpp:62]   --->   Operation 30 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln62 = call void @sigmoid<array,array<ap_fixed<20,10,5,3,0>,1u>,sigmoid_config8>, i24 %layer7_out, i32 %layer8_out, i10 %sigmoid_table" [firmware/myproject.cpp:62]   --->   Operation 31 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [firmware/myproject.cpp:19]   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [firmware/myproject.cpp:6]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %w2, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %w2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_3"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_4"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_5"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_6"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_7"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_8"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_8, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_9"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_9, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_10"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_10, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_11"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_11, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_12"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_12, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_13"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_13, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_14"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_14, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_15"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_15, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_16"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_16, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_17"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_17, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_18"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_18, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b2_19"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b2_19, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %w4, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %w4"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_0"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_1"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_2"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_3"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_4"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_5"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_6"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_7"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_8"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_8, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %b4_9"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b4_9, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %w7, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %w7"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 247, i32 247, i400 %layer2_out, i400 %layer2_out"   --->   Operation 104 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer2_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @layer3_out_str, i32 1, void @p_str, void @p_str, i32 247, i32 247, i400 %layer3_out, i400 %layer3_out"   --->   Operation 106 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer3_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 238, i32 238, i200 %layer4_out, i200 %layer4_out"   --->   Operation 108 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i200 %layer4_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 238, i32 238, i200 %layer5_out, i200 %layer5_out"   --->   Operation 110 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i200 %layer5_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @layer7_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i24 %layer7_out, i24 %layer7_out"   --->   Operation 112 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [firmware/myproject.cpp:64]   --->   Operation 114 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
