{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567465552612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567465552613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 18:05:52 2019 " "Processing started: Mon Sep  2 18:05:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567465552613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567465552613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica3 -c Practica3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica3 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1567465552614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_6_1200mv_85c_slow.vo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_6_1200mv_85c_slow.vo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465552989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_6_1200mv_0c_slow.vo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_6_1200mv_0c_slow.vo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_min_1200mv_0c_fast.vo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_min_1200mv_0c_fast.vo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3.vo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3.vo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_6_1200mv_85c_v_slow.sdo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_6_1200mv_85c_v_slow.sdo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_6_1200mv_0c_v_slow.sdo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_6_1200mv_0c_v_slow.sdo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_min_1200mv_0c_v_fast.sdo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_min_1200mv_0c_v_fast.sdo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica3_v.sdo /home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/ simulation " "Generated file Practica3_v.sdo in folder \"/home/sirivasv/intelFPGA_lite/18.1/Projects/Practica3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1567465553187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567465553210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  2 18:05:53 2019 " "Processing ended: Mon Sep  2 18:05:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567465553210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567465553210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567465553210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1567465553210 ""}
