 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : top
Version: O-2018.06-SP4
Date   : Thu Dec  3 11:27:35 2020
****************************************

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U25/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U23/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[0]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[0]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U25/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U21/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[6]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[6]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U25/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U19/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[4]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[4]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U26/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U18/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[3]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[3]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U26/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U17/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[2]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[2]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe11/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_4               8000                  saed32hvt_ss0p75v125c
  PE_4_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U51/Y (NBUFFX2_LVT)                               0.12       0.69 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.69 r
  pe11/s1s2mux (PE_4)                                     0.00       0.69 r
  pe11/U3/Y (XNOR2X1_LVT)                                 0.22       0.91 f
  pe11/U12/Y (OR4X2_LVT)                                  0.23       1.14 f
  pe11/U24/Y (INVX0_LVT)                                  0.10       1.24 r
  pe11/U41/Y (MUX21X1_LVT)                                0.26       1.50 f
  pe11/add_16/B[0] (PE_4_DW01_add_0)                      0.00       1.50 f
  pe11/add_16/U3/Y (AND2X1_LVT)                           0.21       1.70 f
  pe11/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.86 f
  pe11/add_16/U1_2/CO (FADDX1_LVT)                        0.16       2.01 f
  pe11/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.17 f
  pe11/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.33 f
  pe11/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.50 f
  pe11/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.66 f
  pe11/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.80 f
  pe11/add_16/SUM[8] (PE_4_DW01_add_0)                    0.00       2.80 f
  pe11/U14/Y (AND2X1_LVT)                                 0.10       2.91 f
  pe11/U26/Y (NBUFFX2_HVT)                                0.25       3.15 f
  pe11/U16/Y (OR2X1_LVT)                                  0.24       3.39 f
  pe11/Accumulate_reg[1]/D (DFFX1_LVT)                    0.01       3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe11/Accumulate_reg[1]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_3               8000                  saed32hvt_ss0p75v125c
  PE_3_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.15       0.73 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.73 r
  pe12/s1s2mux (PE_3)                                     0.00       0.73 r
  pe12/U27/Y (XOR2X2_LVT)                                 0.17       0.90 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.29       1.19 r
  pe12/U10/Y (MUX21X1_LVT)                                0.17       1.36 f
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.36 f
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.21       1.57 f
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.72 f
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.16       1.88 f
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.04 f
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.19 f
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.35 f
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.51 f
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.67 f
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.67 f
  pe12/U8/Y (AND2X1_LVT)                                  0.15       2.82 f
  pe12/U25/Y (NBUFFX2_HVT)                                0.17       2.99 f
  pe12/U34/Y (OR2X1_HVT)                                  0.30       3.29 f
  pe12/Accumulate_reg[5]/RSTB (DFFSSRX1_LVT)              0.02       3.31 f
  data arrival time                                                  3.31

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe12/Accumulate_reg[5]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.32
  data required time                                                 3.32
  --------------------------------------------------------------------------
  data required time                                                 3.32
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_3               8000                  saed32hvt_ss0p75v125c
  PE_3_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.15       0.73 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.73 r
  pe12/s1s2mux (PE_3)                                     0.00       0.73 r
  pe12/U27/Y (XOR2X2_LVT)                                 0.17       0.90 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.29       1.19 r
  pe12/U10/Y (MUX21X1_LVT)                                0.17       1.36 f
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.36 f
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.21       1.57 f
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.72 f
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.16       1.88 f
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.04 f
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.19 f
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.35 f
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.51 f
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.67 f
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.67 f
  pe12/U8/Y (AND2X1_LVT)                                  0.15       2.82 f
  pe12/U26/Y (NBUFFX2_HVT)                                0.17       2.99 f
  pe12/U31/Y (OR2X1_HVT)                                  0.30       3.29 f
  pe12/Accumulate_reg[2]/RSTB (DFFSSRX1_LVT)              0.02       3.31 f
  data arrival time                                                  3.31

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe12/Accumulate_reg[2]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.32
  data required time                                                 3.32
  --------------------------------------------------------------------------
  data required time                                                 3.32
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_3               8000                  saed32hvt_ss0p75v125c
  PE_3_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.15       0.73 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.73 r
  pe12/s1s2mux (PE_3)                                     0.00       0.73 r
  pe12/U27/Y (XOR2X2_LVT)                                 0.17       0.90 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.29       1.19 r
  pe12/U10/Y (MUX21X1_LVT)                                0.17       1.36 f
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.36 f
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.21       1.57 f
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.72 f
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.16       1.88 f
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.04 f
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.19 f
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.35 f
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.51 f
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.67 f
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.67 f
  pe12/U8/Y (AND2X1_LVT)                                  0.15       2.82 f
  pe12/U26/Y (NBUFFX2_HVT)                                0.17       2.99 f
  pe12/U33/Y (OR2X1_HVT)                                  0.30       3.29 f
  pe12/Accumulate_reg[4]/RSTB (DFFSSRX1_LVT)              0.02       3.31 f
  data arrival time                                                  3.31

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe12/Accumulate_reg[4]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.32
  data required time                                                 3.32
  --------------------------------------------------------------------------
  data required time                                                 3.32
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_3               8000                  saed32hvt_ss0p75v125c
  PE_3_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.21       0.21 r
  ctl_u/U30/Y (NBUFFX2_LVT)                               0.12       0.33 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.12       0.46 r
  ctl_u/U80/Y (NBUFFX2_LVT)                               0.12       0.57 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.15       0.73 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.73 r
  pe12/s1s2mux (PE_3)                                     0.00       0.73 r
  pe12/U27/Y (XOR2X2_LVT)                                 0.17       0.90 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.29       1.19 r
  pe12/U10/Y (MUX21X1_LVT)                                0.17       1.36 f
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.36 f
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.21       1.57 f
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.15       1.72 f
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.16       1.88 f
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.16       2.04 f
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.16       2.19 f
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.16       2.35 f
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.16       2.51 f
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.15       2.67 f
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.67 f
  pe12/U8/Y (AND2X1_LVT)                                  0.15       2.82 f
  pe12/U25/Y (NBUFFX2_HVT)                                0.17       2.99 f
  pe12/U32/Y (OR2X1_HVT)                                  0.30       3.29 f
  pe12/Accumulate_reg[3]/RSTB (DFFSSRX1_LVT)              0.02       3.31 f
  data arrival time                                                  3.31

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe12/Accumulate_reg[3]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.32
  data required time                                                 3.32
  --------------------------------------------------------------------------
  data required time                                                 3.32
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
