TimeQuest Timing Analyzer report for hw6
Wed Dec 04 22:52:17 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'LEDctrl:inst10|state.001'
 12. Slow Model Setup: '_50Mclk'
 13. Slow Model Setup: 'FDIV25K:inst8|fout'
 14. Slow Model Setup: 'FDIV10:inst7|fout'
 15. Slow Model Setup: 'FDIV50K:inst9|fout'
 16. Slow Model Hold: 'FDIV25K:inst8|fout'
 17. Slow Model Hold: 'FDIV50K:inst9|fout'
 18. Slow Model Hold: '_50Mclk'
 19. Slow Model Hold: 'FDIV10:inst7|fout'
 20. Slow Model Hold: 'LEDctrl:inst10|state.001'
 21. Slow Model Recovery: 'FDIV25K:inst8|fout'
 22. Slow Model Removal: 'FDIV25K:inst8|fout'
 23. Slow Model Minimum Pulse Width: '_50Mclk'
 24. Slow Model Minimum Pulse Width: 'FDIV25K:inst8|fout'
 25. Slow Model Minimum Pulse Width: 'FDIV50K:inst9|fout'
 26. Slow Model Minimum Pulse Width: 'FDIV10:inst7|fout'
 27. Slow Model Minimum Pulse Width: 'LEDctrl:inst10|state.001'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'LEDctrl:inst10|state.001'
 38. Fast Model Setup: '_50Mclk'
 39. Fast Model Setup: 'FDIV25K:inst8|fout'
 40. Fast Model Setup: 'FDIV10:inst7|fout'
 41. Fast Model Setup: 'FDIV50K:inst9|fout'
 42. Fast Model Hold: 'FDIV25K:inst8|fout'
 43. Fast Model Hold: 'FDIV50K:inst9|fout'
 44. Fast Model Hold: '_50Mclk'
 45. Fast Model Hold: 'FDIV10:inst7|fout'
 46. Fast Model Hold: 'LEDctrl:inst10|state.001'
 47. Fast Model Recovery: 'FDIV25K:inst8|fout'
 48. Fast Model Removal: 'FDIV25K:inst8|fout'
 49. Fast Model Minimum Pulse Width: '_50Mclk'
 50. Fast Model Minimum Pulse Width: 'FDIV25K:inst8|fout'
 51. Fast Model Minimum Pulse Width: 'FDIV50K:inst9|fout'
 52. Fast Model Minimum Pulse Width: 'FDIV10:inst7|fout'
 53. Fast Model Minimum Pulse Width: 'LEDctrl:inst10|state.001'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; hw6                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; _50Mclk                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { _50Mclk }                  ;
; FDIV10:inst7|fout        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FDIV10:inst7|fout }        ;
; FDIV25K:inst8|fout       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FDIV25K:inst8|fout }       ;
; FDIV50K:inst9|fout       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FDIV50K:inst9|fout }       ;
; LEDctrl:inst10|state.001 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LEDctrl:inst10|state.001 } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note                                                  ;
+------------+-----------------+--------------------+-------------------------------------------------------+
; 179.53 MHz ; 179.53 MHz      ; _50Mclk            ;                                                       ;
; 448.83 MHz ; 448.83 MHz      ; FDIV25K:inst8|fout ;                                                       ;
; 754.15 MHz ; 500.0 MHz       ; FDIV50K:inst9|fout ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; LEDctrl:inst10|state.001 ; -5.230 ; -115.642      ;
; _50Mclk                  ; -3.262 ; -343.260      ;
; FDIV25K:inst8|fout       ; -2.995 ; -67.708       ;
; FDIV10:inst7|fout        ; -0.725 ; -2.703        ;
; FDIV50K:inst9|fout       ; -0.326 ; -2.602        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; FDIV25K:inst8|fout       ; -2.367 ; -30.251       ;
; FDIV50K:inst9|fout       ; 0.391  ; 0.000         ;
; _50Mclk                  ; 0.531  ; 0.000         ;
; FDIV10:inst7|fout        ; 0.877  ; 0.000         ;
; LEDctrl:inst10|state.001 ; 4.609  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------+
; Slow Model Recovery Summary                ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; FDIV25K:inst8|fout ; 0.987 ; 0.000         ;
+--------------------+-------+---------------+


+---------------------------------------------+
; Slow Model Removal Summary                  ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; FDIV25K:inst8|fout ; -0.792 ; -17.042       ;
+--------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; _50Mclk                  ; -2.000 ; -340.380      ;
; FDIV25K:inst8|fout       ; -0.500 ; -34.000       ;
; FDIV50K:inst9|fout       ; -0.500 ; -14.000       ;
; FDIV10:inst7|fout        ; -0.500 ; -8.000        ;
; LEDctrl:inst10|state.001 ; 0.500  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LEDctrl:inst10|state.001'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.230 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.185     ; 4.239      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -5.026 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.195     ; 4.031      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.963 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.450     ; 4.177      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.931 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.434     ; 4.162      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.848 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.327     ; 4.040      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.826 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.029      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.822 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.306     ; 4.034      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.821 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.313     ; 4.023      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.801 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.310     ; 4.009      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.798 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.297     ; 4.048      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.268     ; 4.023      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.781 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.304     ; 4.025      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.777 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.298     ; 4.030      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.774 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.311     ; 4.017      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.256     ; 4.047      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.763 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.119     ; 4.058      ;
; -4.761 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.257     ; 4.023      ;
; -4.761 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.257     ; 4.023      ;
; -4.761 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.257     ; 4.023      ;
; -4.761 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.257     ; 4.023      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '_50Mclk'                                                                                                      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[16] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[17] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[18] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[19] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[20] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[21] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[22] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[23] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[24] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[25] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[26] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[27] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[28] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[29] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[30] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.262 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[31] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.308      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[16] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[17] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[18] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[19] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[20] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[21] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[22] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[23] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[24] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[25] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[26] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[27] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[28] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[29] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[30] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.250 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[31] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.286      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[16] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[17] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[18] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[19] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[20] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[21] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[22] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[23] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[24] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[25] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[26] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[27] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[28] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[29] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[30] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.152 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[31] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.010      ; 4.198      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[16] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[17] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[18] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[19] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[20] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[21] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[22] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[23] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[24] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[25] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[26] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[27] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[28] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[29] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[30] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.129 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[31] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.165      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[16] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[17] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[18] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[19] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[20] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[21] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[22] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[23] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[24] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[25] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[26] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[27] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[28] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[29] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[30] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.101 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[31] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.137      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[0]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[1]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[2]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[3]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[4]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[5]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[6]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[7]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[8]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[9]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[11] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[12] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[13] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[14] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[15] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.037 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[10] ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.073      ;
; -3.031 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[16]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.067      ;
; -3.031 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[17]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.067      ;
; -3.031 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[18]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.067      ;
; -3.031 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[19]  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 4.067      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FDIV25K:inst8|fout'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                               ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.995 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.707      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.972 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.684      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.954 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.666      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.944 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.656      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.940 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.657      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.938 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.651      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.926 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.639      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.901 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.618      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.897 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.614      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.815 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.527      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.675      ; 4.518      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.807 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.676      ; 4.519      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.805 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.522      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.799 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.795 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.512      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.681      ; 4.504      ;
; -2.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.498      ;
; -2.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.498      ;
; -2.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.498      ;
; -2.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.677      ; 4.498      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FDIV10:inst7|fout'                                                                                                ;
+--------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node            ; Launch Clock       ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; -0.725 ; ADdff8:inst4|dout[1] ; Dff8:inst6|dout[1] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.354     ; 1.407      ;
; -0.424 ; ADdff8:inst4|dout[2] ; Dff8:inst6|dout[2] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 1.110      ;
; -0.424 ; ADdff8:inst4|dout[0] ; Dff8:inst6|dout[0] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 1.110      ;
; -0.271 ; ADdff8:inst4|dout[5] ; Dff8:inst6|dout[5] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 0.957      ;
; -0.269 ; ADdff8:inst4|dout[4] ; Dff8:inst6|dout[4] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 0.955      ;
; -0.242 ; ADdff8:inst4|dout[7] ; Dff8:inst6|dout[7] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 0.928      ;
; -0.241 ; ADdff8:inst4|dout[6] ; Dff8:inst6|dout[6] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 0.927      ;
; -0.107 ; ADdff8:inst4|dout[3] ; Dff8:inst6|dout[3] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.350     ; 0.793      ;
+--------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FDIV50K:inst9|fout'                                                                                                 ;
+--------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node              ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; -0.326 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[5] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 1.363      ;
; -0.326 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[4] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 1.363      ;
; -0.326 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[6] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 1.363      ;
; -0.326 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[3] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 1.363      ;
; -0.326 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[7] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 1.363      ;
; -0.324 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[2] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 1.360      ;
; -0.324 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[1] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 1.360      ;
; -0.324 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[0] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 1.360      ;
; 0.115  ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.101  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.921      ;
; 0.232  ; ADctrl:inst3|cs.101 ; ADctrl:inst3|cs.000  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.804      ;
; 0.239  ; ADctrl:inst3|cs.001 ; ADctrl:inst3|cs.010  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.797      ;
; 0.243  ; ADctrl:inst3|cs.010 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.793      ;
; 0.245  ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.791      ;
; 0.250  ; ADctrl:inst3|cs.000 ; ADctrl:inst3|cs.001  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.786      ;
; 0.379  ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FDIV25K:inst8|fout'                                                                                                                                    ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; -2.367 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.00                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; 0.000        ; 3.432      ; 1.581      ;
; -2.334 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.01                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; 0.000        ; 3.432      ; 1.614      ;
; -1.867 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.00                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; -0.500       ; 3.432      ; 1.581      ;
; -1.834 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.01                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; -0.500       ; 3.432      ; 1.614      ;
; -1.666 ; LEDctrl:inst10|state.001       ; LEDctrl:inst10|state.010              ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.428      ; 2.278      ;
; -1.531 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.412      ;
; -1.316 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.428      ; 2.628      ;
; -1.289 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.654      ;
; -1.280 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.663      ;
; -1.255 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.688      ;
; -1.250 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.693      ;
; -1.250 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.693      ;
; -1.243 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.700      ;
; -1.237 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.706      ;
; -1.218 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.725      ;
; -1.166 ; LEDctrl:inst10|state.001       ; LEDctrl:inst10|state.010              ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.428      ; 2.278      ;
; -1.134 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 2.809      ;
; -1.094 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 2.844      ;
; -1.031 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.412      ;
; -0.963 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 2.976      ;
; -0.948 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 2.991      ;
; -0.945 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 2.993      ;
; -0.931 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.008      ;
; -0.920 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.018      ;
; -0.917 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.021      ;
; -0.888 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.051      ;
; -0.816 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.428      ; 2.628      ;
; -0.789 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.654      ;
; -0.780 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.663      ;
; -0.766 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.421      ; 3.171      ;
; -0.766 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.172      ;
; -0.755 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.688      ;
; -0.750 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.693      ;
; -0.750 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.693      ;
; -0.743 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.700      ;
; -0.737 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.706      ;
; -0.718 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.725      ;
; -0.701 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.237      ;
; -0.634 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 2.809      ;
; -0.594 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 2.844      ;
; -0.463 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 2.976      ;
; -0.448 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 2.991      ;
; -0.445 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 2.993      ;
; -0.431 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.008      ;
; -0.420 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.018      ;
; -0.417 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.021      ;
; -0.388 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.051      ;
; -0.266 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.421      ; 3.171      ;
; -0.266 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.172      ;
; -0.201 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.237      ;
; -0.131 ; serial_out:inst13|store[21]~9  ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.990      ; 0.625      ;
; -0.115 ; serial_out:inst13|store[3]~81  ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.985      ; 0.636      ;
; -0.105 ; serial_out:inst13|store[18]~21 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.111      ; 0.772      ;
; -0.075 ; serial_out:inst13|store[17]~25 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.933      ; 0.624      ;
; -0.062 ; serial_out:inst13|store[15]~33 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.932      ; 0.636      ;
; -0.059 ; serial_out:inst13|store[23]~1  ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.932      ; 0.639      ;
; -0.042 ; serial_out:inst13|store[1]~89  ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.949      ; 0.673      ;
; 0.010  ; serial_out:inst13|store[18]~21 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.111      ; 0.887      ;
; 0.015  ; serial_out:inst13|store[14]~37 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.125      ; 0.906      ;
; 0.017  ; serial_out:inst13|store[2]~85  ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.985      ; 0.768      ;
; 0.036  ; serial_out:inst13|store[13]~41 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.003      ; 0.805      ;
; 0.061  ; serial_out:inst13|store[5]~73  ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.800      ; 0.627      ;
; 0.061  ; serial_out:inst13|store[7]~65  ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.987      ; 0.814      ;
; 0.067  ; serial_out:inst13|store[8]~61  ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.802      ; 0.635      ;
; 0.069  ; serial_out:inst13|store[16]~29 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.932      ; 0.767      ;
; 0.071  ; serial_out:inst13|store[9]~57  ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.803      ; 0.640      ;
; 0.181  ; serial_out:inst13|store[20]~13 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.872      ; 0.819      ;
; 0.193  ; serial_out:inst13|store[4]~77  ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.866      ; 0.825      ;
; 0.200  ; serial_out:inst13|store[6]~69  ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.800      ; 0.766      ;
; 0.244  ; serial_out:inst13|store[13]~41 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.002      ; 1.012      ;
; 0.252  ; serial_out:inst13|store[10]~53 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.992      ; 1.010      ;
; 0.278  ; serial_out:inst13|store[14]~37 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.126      ; 1.170      ;
; 0.281  ; serial_out:inst13|store[3]~81  ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.985      ; 1.032      ;
; 0.294  ; serial_out:inst13|store[11]~49 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.951      ; 1.011      ;
; 0.298  ; serial_out:inst13|store[19]~17 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.934      ; 0.998      ;
; 0.308  ; serial_out:inst13|store[10]~53 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.991      ; 1.065      ;
; 0.311  ; serial_out:inst13|store[6]~69  ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.800      ; 0.877      ;
; 0.321  ; serial_out:inst13|store[1]~89  ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.949      ; 1.036      ;
; 0.324  ; serial_out:inst13|store[12]~45 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.978      ; 1.068      ;
; 0.333  ; serial_out:inst13|store[15]~33 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.932      ; 1.031      ;
; 0.363  ; serial_out:inst13|store[0]     ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.992      ; 1.121      ;
; 0.379  ; serial_out:inst13|store[22]~5  ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.974      ; 1.119      ;
; 0.391  ; LEDctrl:inst10|state.010       ; LEDctrl:inst10|state.010              ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.657      ;
; 0.395  ; serial_out:inst13|store[19]~17 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.934      ; 1.095      ;
; 0.407  ; serial_out:inst13|store[2]~85  ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.985      ; 1.158      ;
; 0.446  ; serial_out:inst13|store[11]~49 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.950      ; 1.162      ;
; 0.446  ; serial_out:inst13|store[21]~9  ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.989      ; 1.201      ;
; 0.451  ; serial_out:inst13|store[7]~65  ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.987      ; 1.204      ;
; 0.471  ; serial_out:inst13|store[16]~29 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.932      ; 1.169      ;
; 0.471  ; serial_out:inst13|store[22]~5  ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.974      ; 1.211      ;
; 0.472  ; serial_out:inst13|store[8]~61  ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.802      ; 1.040      ;
; 0.473  ; serial_out:inst13|store[9]~57  ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.803      ; 1.042      ;
; 0.516  ; serial_out:inst13|store[17]~25 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.934      ; 1.216      ;
; 0.519  ; oneshot:inst12|cs.00           ; oneshot:inst12|cs.01                  ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.785      ;
; 0.529  ; oneshot:inst12|cs.01           ; oneshot:inst12|shot                   ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; oneshot:inst12|cs.01           ; oneshot:inst12|cs.00                  ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.796      ;
; 0.577  ; serial_out:inst13|store[20]~13 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.872      ; 1.215      ;
; 0.600  ; serial_out:inst13|store[5]~73  ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.800      ; 1.166      ;
; 0.607  ; serial_out:inst13|store[12]~45 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.973      ; 1.346      ;
; 0.759  ; serial_out:inst13|store[4]~77  ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.866      ; 1.391      ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FDIV50K:inst9|fout'                                                                                                 ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node              ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; 0.391 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; ADctrl:inst3|cs.000 ; ADctrl:inst3|cs.001  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.786      ;
; 0.525 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; ADctrl:inst3|cs.010 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; ADctrl:inst3|cs.001 ; ADctrl:inst3|cs.010  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.797      ;
; 0.538 ; ADctrl:inst3|cs.101 ; ADctrl:inst3|cs.000  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.804      ;
; 0.655 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.101  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.921      ;
; 1.094 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[2] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 1.360      ;
; 1.094 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[1] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 1.360      ;
; 1.094 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[0] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 1.360      ;
; 1.096 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[5] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 1.363      ;
; 1.096 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[4] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 1.363      ;
; 1.096 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[6] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 1.363      ;
; 1.096 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[3] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 1.363      ;
; 1.096 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[7] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 1.363      ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '_50Mclk'                                                                                                                                                                                             ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 0.531 ; FDIV25K:inst8|count[31] ; FDIV25K:inst8|count[31]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; FDIV10:inst7|count[31]  ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; FDIV50K:inst9|count[31] ; FDIV50K:inst9|count[31]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.797      ;
; 0.795 ; FDIV25K:inst8|count[0]  ; FDIV25K:inst8|count[0]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV25K:inst8|count[1]  ; FDIV25K:inst8|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV25K:inst8|count[16] ; FDIV25K:inst8|count[16]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV25K:inst8|count[13] ; FDIV25K:inst8|count[13]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV10:inst7|count[0]   ; FDIV10:inst7|count[0]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV10:inst7|count[16]  ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV50K:inst9|count[0]  ; FDIV50K:inst9|count[0]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; FDIV50K:inst9|count[16] ; FDIV50K:inst9|count[16]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; FDIV25K:inst8|count[17] ; FDIV25K:inst8|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV10:inst7|count[1]   ; FDIV10:inst7|count[1]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV10:inst7|count[17]  ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV50K:inst9|count[1]  ; FDIV50K:inst9|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; FDIV50K:inst9|count[17] ; FDIV50K:inst9|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; FDIV25K:inst8|count[2]  ; FDIV25K:inst8|count[2]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[4]  ; FDIV25K:inst8|count[4]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[7]  ; FDIV25K:inst8|count[7]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[18] ; FDIV25K:inst8|count[18]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[20] ; FDIV25K:inst8|count[20]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[23] ; FDIV25K:inst8|count[23]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[25] ; FDIV25K:inst8|count[25]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[27] ; FDIV25K:inst8|count[27]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[29] ; FDIV25K:inst8|count[29]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV25K:inst8|count[30] ; FDIV25K:inst8|count[30]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[2]   ; FDIV10:inst7|count[2]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[4]   ; FDIV10:inst7|count[4]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[7]   ; FDIV10:inst7|count[7]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[9]   ; FDIV10:inst7|count[9]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[11]  ; FDIV10:inst7|count[11]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[13]  ; FDIV10:inst7|count[13]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[14]  ; FDIV10:inst7|count[14]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[18]  ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[20]  ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[23]  ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[25]  ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[27]  ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[29]  ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV10:inst7|count[30]  ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[4]  ; FDIV50K:inst9|count[4]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[7]  ; FDIV50K:inst9|count[7]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[9]  ; FDIV50K:inst9|count[9]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[11] ; FDIV50K:inst9|count[11]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[13] ; FDIV50K:inst9|count[13]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[14] ; FDIV50K:inst9|count[14]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[15] ; FDIV50K:inst9|count[15]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[18]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[20] ; FDIV50K:inst9|count[20]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[23]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[25] ; FDIV50K:inst9|count[25]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[27] ; FDIV50K:inst9|count[27]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[29] ; FDIV50K:inst9|count[29]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FDIV50K:inst9|count[30] ; FDIV50K:inst9|count[30]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.072      ;
; 0.814 ; FDIV10:inst7|count[15]  ; FDIV10:inst7|count[15]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; FDIV50K:inst9|count[2]  ; FDIV50K:inst9|count[2]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.080      ;
; 0.835 ; FDIV25K:inst8|count[10] ; FDIV25K:inst8|count[10]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; FDIV25K:inst8|count[12] ; FDIV25K:inst8|count[12]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; FDIV25K:inst8|count[3]  ; FDIV25K:inst8|count[3]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst8|count[19] ; FDIV25K:inst8|count[19]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst8|count[24] ; FDIV25K:inst8|count[24]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst8|count[26] ; FDIV25K:inst8|count[26]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV25K:inst8|count[28] ; FDIV25K:inst8|count[28]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[3]   ; FDIV10:inst7|count[3]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[8]   ; FDIV10:inst7|count[8]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[10]  ; FDIV10:inst7|count[10]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[12]  ; FDIV10:inst7|count[12]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[24]  ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[26]  ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[3]  ; FDIV50K:inst9|count[3]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[8]  ; FDIV50K:inst9|count[8]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[12] ; FDIV50K:inst9|count[12]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[19] ; FDIV50K:inst9|count[19]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[24]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[26] ; FDIV50K:inst9|count[26]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[28] ; FDIV50K:inst9|count[28]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FDIV50K:inst9|count[10] ; FDIV50K:inst9|count[10]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; FDIV25K:inst8|count[5]  ; FDIV25K:inst8|count[5]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst8|count[6]  ; FDIV25K:inst8|count[6]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst8|count[21] ; FDIV25K:inst8|count[21]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV25K:inst8|count[22] ; FDIV25K:inst8|count[22]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV10:inst7|count[5]   ; FDIV10:inst7|count[5]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV10:inst7|count[21]  ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV10:inst7|count[22]  ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[5]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[6]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV50K:inst9|count[21] ; FDIV50K:inst9|count[21]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FDIV50K:inst9|count[22] ; FDIV50K:inst9|count[22]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.105      ;
; 0.846 ; FDIV10:inst7|count[19]  ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; FDIV10:inst7|count[6]   ; FDIV10:inst7|count[6]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.113      ;
; 1.160 ; Dff8:inst6|dout[3]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; -0.129     ; 1.265      ;
; 1.160 ; Dff8:inst6|dout[3]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; -0.129     ; 1.265      ;
; 1.178 ; FDIV25K:inst8|count[0]  ; FDIV25K:inst8|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV25K:inst8|count[16] ; FDIV25K:inst8|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV10:inst7|count[0]   ; FDIV10:inst7|count[1]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV10:inst7|count[16]  ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV50K:inst9|count[0]  ; FDIV50K:inst9|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV50K:inst9|count[16] ; FDIV50K:inst9|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
; 1.178 ; FDIV25K:inst8|count[1]  ; FDIV25K:inst8|count[2]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 1.444      ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FDIV10:inst7|fout'                                                                                                ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node            ; Launch Clock       ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; 0.877 ; ADdff8:inst4|dout[3] ; Dff8:inst6|dout[3] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 0.793      ;
; 1.011 ; ADdff8:inst4|dout[6] ; Dff8:inst6|dout[6] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 0.927      ;
; 1.012 ; ADdff8:inst4|dout[7] ; Dff8:inst6|dout[7] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 0.928      ;
; 1.039 ; ADdff8:inst4|dout[4] ; Dff8:inst6|dout[4] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 0.955      ;
; 1.041 ; ADdff8:inst4|dout[5] ; Dff8:inst6|dout[5] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 0.957      ;
; 1.194 ; ADdff8:inst4|dout[2] ; Dff8:inst6|dout[2] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 1.110      ;
; 1.194 ; ADdff8:inst4|dout[0] ; Dff8:inst6|dout[0] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.350     ; 1.110      ;
; 1.495 ; ADdff8:inst4|dout[1] ; Dff8:inst6|dout[1] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.354     ; 1.407      ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LEDctrl:inst10|state.001'                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.609 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.121     ; 3.988      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.122     ; 4.012      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.652 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.033      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.677 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.119     ; 4.058      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.726 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.195     ; 4.031      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.780 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.023      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.783 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.269     ; 4.014      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.785 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.029      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.787 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.031      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.257     ; 4.034      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.791 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.268     ; 4.023      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.803 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.256     ; 4.047      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.819 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 4.009      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.298     ; 4.030      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.828 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.311     ; 4.017      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.829 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.025      ;
; 4.833 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.029      ;
; 4.833 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.029      ;
; 4.833 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.029      ;
; 4.833 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.304     ; 4.029      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FDIV25K:inst8|fout'                                                                                                                         ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 0.987 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.422      ; 3.221      ;
; 1.003 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.210      ;
; 1.003 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.210      ;
; 1.003 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.210      ;
; 1.003 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.210      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.008 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.427      ; 3.205      ;
; 1.038 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.423      ; 3.171      ;
; 1.038 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.423      ; 3.171      ;
; 1.038 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.423      ; 3.171      ;
; 1.038 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.423      ; 3.171      ;
; 1.048 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.428      ; 3.166      ;
; 1.062 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 3.421      ; 3.145      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.487 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.422      ; 3.221      ;
; 1.503 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.210      ;
; 1.503 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.210      ;
; 1.503 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.210      ;
; 1.503 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.210      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.508 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.427      ; 3.205      ;
; 1.538 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.423      ; 3.171      ;
; 1.538 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.423      ; 3.171      ;
; 1.538 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.423      ; 3.171      ;
; 1.538 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.423      ; 3.171      ;
; 1.548 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.428      ; 3.166      ;
; 1.562 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 3.421      ; 3.145      ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FDIV25K:inst8|fout'                                                                                                                           ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; -0.792 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.421      ; 3.145      ;
; -0.778 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.428      ; 3.166      ;
; -0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.171      ;
; -0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.171      ;
; -0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.171      ;
; -0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.423      ; 3.171      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.738 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.205      ;
; -0.733 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.210      ;
; -0.733 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.210      ;
; -0.733 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.210      ;
; -0.733 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.427      ; 3.210      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.717 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 3.422      ; 3.221      ;
; -0.292 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.421      ; 3.145      ;
; -0.278 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.428      ; 3.166      ;
; -0.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.171      ;
; -0.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.171      ;
; -0.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.171      ;
; -0.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.423      ; 3.171      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.238 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.205      ;
; -0.233 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.210      ;
; -0.233 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.210      ;
; -0.233 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.210      ;
; -0.233 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.427      ; 3.210      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
; -0.217 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 3.422      ; 3.221      ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '_50Mclk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FDIV25K:inst8|fout'                                                                                ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.000              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.000              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.001              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.001              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.010              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.010              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[9]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[9]~_emulated  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[12]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[12]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[13]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[13]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[14]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[14]~_emulated|clk        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FDIV50K:inst9|fout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.000         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.000         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.001         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.001         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.010         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.010         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.011         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.011         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.100         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.100         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.101         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.101         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[7]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FDIV10:inst7|fout'                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LEDctrl:inst10|state.001'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[10]~53|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[10]~53|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[14]~37|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[14]~37|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[18]~21|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[18]~21|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[19]~17|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[19]~17|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[20]~13|datab         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[20]~13|datab         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[3]~81|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[3]~81|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[4]~77|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[4]~77|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[5]~73|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[5]~73|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[6]~69|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[6]~69|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[8]~61|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[8]~61|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[9]~57|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[9]~57|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[8]~61     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[8]~61     ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------+--------------------+-------+-------+------------+--------------------+
; Data Port ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+-------+-------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; 3.918 ; 3.918 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; 3.621 ; 3.621 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; 3.918 ; 3.918 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; 3.874 ; 3.874 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; 3.549 ; 3.549 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; 3.706 ; 3.706 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; 3.740 ; 3.740 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; 3.892 ; 3.892 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; 3.724 ; 3.724 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; 4.096 ; 4.096 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+-------+-------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; -3.319 ; -3.319 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; -3.391 ; -3.391 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; -3.688 ; -3.688 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; -3.644 ; -3.644 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; -3.319 ; -3.319 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; -3.476 ; -3.476 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; -3.510 ; -3.510 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; -3.662 ; -3.662 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; -3.494 ; -3.494 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; -3.824 ; -3.824 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+--------+--------+------------+--------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 10.649 ; 10.649 ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 9.581  ; 9.581  ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 9.835  ; 9.835  ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 9.808  ; 9.808  ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 9.845  ; 9.845  ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 9.869  ; 9.869  ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 10.649 ; 10.649 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 10.052 ; 10.052 ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 11.407 ; 11.407 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 10.467 ; 10.467 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 9.466  ; 9.466  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 11.016 ; 11.016 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 11.147 ; 11.147 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 9.550  ; 9.550  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 9.359  ; 9.359  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 11.407 ; 11.407 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;        ; 4.677  ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 9.501  ; 9.501  ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 10.264 ; 10.264 ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 4.677  ;        ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 9.966  ; 9.966  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 6.081  ;        ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 9.780  ; 9.780  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;        ; 6.081  ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 7.433  ; 7.433  ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 8.304  ; 8.304  ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 12.671 ; 12.671 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 9.007  ; 9.007  ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 9.007  ; 9.007  ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 9.249  ; 9.249  ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 9.222  ; 9.222  ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 9.262  ; 9.262  ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 9.294  ; 9.294  ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 10.075 ; 10.075 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 9.466  ; 9.466  ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 8.497  ; 8.497  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 9.776  ; 9.776  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 8.773  ; 8.773  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 10.330 ; 10.330 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 10.459 ; 10.459 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 8.912  ; 8.912  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 8.497  ; 8.497  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 10.545 ; 10.545 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;        ; 4.677  ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 9.501  ; 9.501  ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 9.316  ; 9.316  ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 4.677  ;        ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 9.966  ; 9.966  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 6.081  ;        ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 9.780  ; 9.780  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;        ; 6.081  ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 7.433  ; 7.433  ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 7.433  ; 7.433  ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 12.671 ; 12.671 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+---------------------------------------------------+
; Fast Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; LEDctrl:inst10|state.001 ; -2.832 ; -63.720       ;
; _50Mclk                  ; -1.460 ; -116.336      ;
; FDIV25K:inst8|fout       ; -1.436 ; -30.135       ;
; FDIV10:inst7|fout        ; 0.146  ; 0.000         ;
; FDIV50K:inst9|fout       ; 0.291  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; FDIV25K:inst8|fout       ; -1.505 ; -23.485       ;
; FDIV50K:inst9|fout       ; 0.215  ; 0.000         ;
; _50Mclk                  ; 0.243  ; 0.000         ;
; FDIV10:inst7|fout        ; 0.422  ; 0.000         ;
; LEDctrl:inst10|state.001 ; 3.125  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Recovery Summary                ;
+--------------------+-------+---------------+
; Clock              ; Slack ; End Point TNS ;
+--------------------+-------+---------------+
; FDIV25K:inst8|fout ; 0.752 ; 0.000         ;
+--------------------+-------+---------------+


+---------------------------------------------+
; Fast Model Removal Summary                  ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; FDIV25K:inst8|fout ; -0.412 ; -8.910        ;
+--------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; _50Mclk                  ; -2.000 ; -340.380      ;
; FDIV25K:inst8|fout       ; -0.500 ; -34.000       ;
; FDIV50K:inst9|fout       ; -0.500 ; -14.000       ;
; FDIV10:inst7|fout        ; -0.500 ; -8.000        ;
; LEDctrl:inst10|state.001 ; 0.500  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LEDctrl:inst10|state.001'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.832 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~77  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.264     ; 2.500      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.751 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.272     ; 2.412      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.724 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~37 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.397     ; 2.479      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.708 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[18]~21 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.389     ; 2.469      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.672 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[13]~41 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.352     ; 2.418      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.663 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[12]~45 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.330     ; 2.440      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.657 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~9  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.342     ; 2.408      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.656 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.411      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.654 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[7]~65  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.337     ; 2.415      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.640 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.338     ; 2.399      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.638 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.334     ; 2.409      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.637 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.238     ; 2.431      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.635 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.331     ; 2.412      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.634 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.317     ; 2.407      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.633 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.339     ; 2.405      ;
; -2.626 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.626 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.626 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
; -2.626 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; 0.500        ; -0.308     ; 2.424      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '_50Mclk'                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a22~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a23~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a2~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a3~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a4~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a5~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a6~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a7~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a8~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a9~porta_memory_reg0  ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg17 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a17~porta_memory_reg0 ; _50Mclk      ; _50Mclk     ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[16]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[17]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[18]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[19]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[20]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[21]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[22]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[23]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[24]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[25]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[26]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[27]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[28]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[29]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[30]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.979 ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|count[31]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 2.011      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[16]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[17]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[18]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[19]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[20]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[21]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[22]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[23]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[24]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[25]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[26]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[27]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[28]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[29]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[30]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.955 ; FDIV50K:inst9|count[6]                                                                                   ; FDIV50K:inst9|count[31]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.996      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[16]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[17]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[18]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[19]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[20]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[21]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[22]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[23]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[24]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[25]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[26]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[27]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[28]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[29]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[30]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; FDIV50K:inst9|count[5]                                                                                   ; FDIV50K:inst9|count[31]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.009      ; 1.966      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[16]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[17]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[18]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[19]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[20]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[21]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[22]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[23]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[24]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[25]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[26]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[27]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[28]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[29]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[30]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.895 ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|count[31]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.927      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[16]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[17]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[18]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[19]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[20]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[21]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[22]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[23]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[24]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[25]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[26]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
; -0.893 ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|count[27]                                                                                  ; _50Mclk      ; _50Mclk     ; 1.000        ; 0.000      ; 1.925      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FDIV25K:inst8|fout'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                               ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.436 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.709      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.421 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[13]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.694      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.420 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.693      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.414 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.687      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.413 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.691      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.403 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.677      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.396 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[19]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.670      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.393 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[7]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.671      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.383 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[5]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.661      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.363 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[17]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.636      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.357 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[16]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.241      ; 2.630      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.352 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.240      ; 2.624      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.350 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[8]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.628      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.347 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.621      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.342 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.620      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.339 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~_emulated  ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.246      ; 2.617      ;
; -1.338 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.612      ;
; -1.338 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.612      ;
; -1.338 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.612      ;
; -1.338 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[18]~_emulated ; _50Mclk      ; FDIV25K:inst8|fout ; 1.000        ; 0.242      ; 2.612      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FDIV10:inst7|fout'                                                                                               ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node            ; Launch Clock       ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; 0.146 ; ADdff8:inst4|dout[1] ; Dff8:inst6|dout[1] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.182     ; 0.704      ;
; 0.294 ; ADdff8:inst4|dout[2] ; Dff8:inst6|dout[2] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.560      ;
; 0.295 ; ADdff8:inst4|dout[0] ; Dff8:inst6|dout[0] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.559      ;
; 0.359 ; ADdff8:inst4|dout[5] ; Dff8:inst6|dout[5] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.495      ;
; 0.360 ; ADdff8:inst4|dout[4] ; Dff8:inst6|dout[4] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.494      ;
; 0.375 ; ADdff8:inst4|dout[7] ; Dff8:inst6|dout[7] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.479      ;
; 0.376 ; ADdff8:inst4|dout[6] ; Dff8:inst6|dout[6] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.478      ;
; 0.458 ; ADdff8:inst4|dout[3] ; Dff8:inst6|dout[3] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 1.000        ; -0.178     ; 0.396      ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FDIV50K:inst9|fout'                                                                                                ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node              ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; 0.291 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[5] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 0.742      ;
; 0.291 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[4] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 0.742      ;
; 0.291 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[6] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 0.742      ;
; 0.291 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[3] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 0.742      ;
; 0.291 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[7] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.001      ; 0.742      ;
; 0.294 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[2] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.738      ;
; 0.294 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[1] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.738      ;
; 0.294 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[0] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.738      ;
; 0.564 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.101  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.468      ;
; 0.614 ; ADctrl:inst3|cs.101 ; ADctrl:inst3|cs.000  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.418      ;
; 0.620 ; ADctrl:inst3|cs.000 ; ADctrl:inst3|cs.001  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.412      ;
; 0.635 ; ADctrl:inst3|cs.001 ; ADctrl:inst3|cs.010  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.397      ;
; 0.637 ; ADctrl:inst3|cs.010 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FDIV25K:inst8|fout'                                                                                                                                    ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; -1.505 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.00                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; 0.000        ; 1.977      ; 0.765      ;
; -1.477 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.01                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; 0.000        ; 1.977      ; 0.793      ;
; -1.156 ; LEDctrl:inst10|state.001       ; LEDctrl:inst10|state.010              ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.973      ; 1.110      ;
; -1.088 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.177      ;
; -1.005 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.00                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; -0.500       ; 1.977      ; 0.765      ;
; -0.993 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.973      ; 1.273      ;
; -0.977 ; FDIV10:inst7|fout              ; oneshot:inst12|cs.01                  ; FDIV10:inst7|fout        ; FDIV25K:inst8|fout ; -0.500       ; 1.977      ; 0.793      ;
; -0.975 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.290      ;
; -0.971 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.294      ;
; -0.963 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.302      ;
; -0.961 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.304      ;
; -0.959 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.306      ;
; -0.959 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.306      ;
; -0.958 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.307      ;
; -0.958 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.307      ;
; -0.897 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.368      ;
; -0.882 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.378      ;
; -0.824 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.437      ;
; -0.815 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.446      ;
; -0.812 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.449      ;
; -0.805 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.455      ;
; -0.805 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.455      ;
; -0.802 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.458      ;
; -0.772 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.489      ;
; -0.732 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.966      ; 1.527      ;
; -0.726 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.534      ;
; -0.690 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.570      ;
; -0.656 ; LEDctrl:inst10|state.001       ; LEDctrl:inst10|state.010              ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.973      ; 1.110      ;
; -0.588 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.177      ;
; -0.493 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.973      ; 1.273      ;
; -0.475 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.290      ;
; -0.471 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.294      ;
; -0.463 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.302      ;
; -0.461 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.304      ;
; -0.459 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.306      ;
; -0.459 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.306      ;
; -0.458 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.307      ;
; -0.458 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.307      ;
; -0.397 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.368      ;
; -0.382 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.378      ;
; -0.324 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.437      ;
; -0.315 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.446      ;
; -0.312 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.449      ;
; -0.305 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.455      ;
; -0.305 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.455      ;
; -0.302 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.458      ;
; -0.272 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.489      ;
; -0.232 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.966      ; 1.527      ;
; -0.226 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.534      ;
; -0.190 ; LEDctrl:inst10|state.001       ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.570      ;
; 0.029  ; serial_out:inst13|store[21]~9  ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.584      ; 0.265      ;
; 0.041  ; serial_out:inst13|store[3]~81  ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.580      ; 0.273      ;
; 0.052  ; serial_out:inst13|store[18]~21 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.631      ; 0.335      ;
; 0.059  ; serial_out:inst13|store[17]~25 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.551      ; 0.262      ;
; 0.070  ; serial_out:inst13|store[23]~1  ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.550      ; 0.272      ;
; 0.071  ; serial_out:inst13|store[15]~33 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.549      ; 0.272      ;
; 0.074  ; serial_out:inst13|store[1]~89  ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.563      ; 0.289      ;
; 0.096  ; serial_out:inst13|store[18]~21 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.631      ; 0.379      ;
; 0.096  ; serial_out:inst13|store[13]~41 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.593      ; 0.341      ;
; 0.100  ; serial_out:inst13|store[2]~85  ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.580      ; 0.332      ;
; 0.107  ; serial_out:inst13|store[14]~37 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.637      ; 0.396      ;
; 0.112  ; serial_out:inst13|store[7]~65  ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.583      ; 0.347      ;
; 0.130  ; serial_out:inst13|store[16]~29 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.549      ; 0.331      ;
; 0.131  ; serial_out:inst13|store[5]~73  ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.484      ; 0.267      ;
; 0.132  ; serial_out:inst13|store[8]~61  ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.486      ; 0.270      ;
; 0.136  ; serial_out:inst13|store[9]~57  ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.487      ; 0.275      ;
; 0.178  ; serial_out:inst13|store[13]~41 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.592      ; 0.422      ;
; 0.183  ; serial_out:inst13|store[10]~53 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.585      ; 0.420      ;
; 0.187  ; serial_out:inst13|store[20]~13 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.514      ; 0.353      ;
; 0.195  ; serial_out:inst13|store[4]~77  ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.510      ; 0.357      ;
; 0.197  ; serial_out:inst13|store[6]~69  ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.484      ; 0.333      ;
; 0.205  ; serial_out:inst13|store[3]~81  ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.580      ; 0.437      ;
; 0.209  ; serial_out:inst13|store[14]~37 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.638      ; 0.499      ;
; 0.213  ; serial_out:inst13|store[11]~49 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.564      ; 0.429      ;
; 0.215  ; LEDctrl:inst10|state.010       ; LEDctrl:inst10|state.010              ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.367      ;
; 0.223  ; serial_out:inst13|store[1]~89  ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.563      ; 0.438      ;
; 0.225  ; serial_out:inst13|store[10]~53 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.584      ; 0.461      ;
; 0.225  ; serial_out:inst13|store[19]~17 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.552      ; 0.429      ;
; 0.234  ; serial_out:inst13|store[15]~33 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.549      ; 0.435      ;
; 0.237  ; serial_out:inst13|store[6]~69  ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.484      ; 0.373      ;
; 0.238  ; oneshot:inst12|cs.00           ; oneshot:inst12|cs.01                  ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; serial_out:inst13|store[12]~45 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.576      ; 0.466      ;
; 0.244  ; oneshot:inst12|cs.01           ; oneshot:inst12|shot                   ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; oneshot:inst12|cs.01           ; oneshot:inst12|cs.00                  ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.398      ;
; 0.255  ; serial_out:inst13|store[0]     ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.585      ; 0.492      ;
; 0.264  ; serial_out:inst13|store[2]~85  ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.580      ; 0.496      ;
; 0.268  ; serial_out:inst13|store[19]~17 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.552      ; 0.472      ;
; 0.268  ; serial_out:inst13|store[22]~5  ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.572      ; 0.492      ;
; 0.272  ; serial_out:inst13|store[21]~9  ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.583      ; 0.507      ;
; 0.275  ; serial_out:inst13|store[7]~65  ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.583      ; 0.510      ;
; 0.282  ; serial_out:inst13|store[11]~49 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.563      ; 0.497      ;
; 0.288  ; serial_out:inst13|store[22]~5  ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.572      ; 0.512      ;
; 0.303  ; serial_out:inst13|store[8]~61  ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.486      ; 0.441      ;
; 0.304  ; serial_out:inst13|store[9]~57  ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.487      ; 0.443      ;
; 0.304  ; serial_out:inst13|store[16]~29 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.549      ; 0.505      ;
; 0.312  ; serial_out:inst13|store[17]~25 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.552      ; 0.516      ;
; 0.352  ; serial_out:inst13|store[20]~13 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.514      ; 0.518      ;
; 0.352  ; serial_out:inst13|store[12]~45 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 0.571      ; 0.575      ;
; 0.358  ; LEDctrl:inst10|count[4]        ; LEDctrl:inst10|count[4]               ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.510      ;
; 0.363  ; LEDctrl:inst10|count[0]        ; LEDctrl:inst10|count[0]               ; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout ; 0.000        ; 0.000      ; 0.515      ;
+--------+--------------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FDIV50K:inst9|fout'                                                                                                 ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node              ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+
; 0.215 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ADctrl:inst3|cs.010 ; ADctrl:inst3|cs.011  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADctrl:inst3|cs.011 ; ADctrl:inst3|cs.100  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; ADctrl:inst3|cs.001 ; ADctrl:inst3|cs.010  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.397      ;
; 0.260 ; ADctrl:inst3|cs.000 ; ADctrl:inst3|cs.001  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.412      ;
; 0.266 ; ADctrl:inst3|cs.101 ; ADctrl:inst3|cs.000  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.418      ;
; 0.316 ; ADctrl:inst3|cs.100 ; ADctrl:inst3|cs.101  ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.468      ;
; 0.586 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[2] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[1] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[0] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[5] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 0.742      ;
; 0.589 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[4] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 0.742      ;
; 0.589 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[6] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 0.742      ;
; 0.589 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[3] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 0.742      ;
; 0.589 ; ADctrl:inst3|cs.101 ; ADdff8:inst4|dout[7] ; FDIV50K:inst9|fout ; FDIV50K:inst9|fout ; 0.000        ; 0.001      ; 0.742      ;
+-------+---------------------+----------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '_50Mclk'                                                                                                                                                                                             ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 0.243 ; FDIV25K:inst8|count[31] ; FDIV25K:inst8|count[31]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; FDIV10:inst7|count[31]  ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; FDIV50K:inst9|count[31] ; FDIV50K:inst9|count[31]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; FDIV25K:inst8|count[0]  ; FDIV25K:inst8|count[0]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV25K:inst8|count[1]  ; FDIV25K:inst8|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV25K:inst8|count[16] ; FDIV25K:inst8|count[16]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV10:inst7|count[0]   ; FDIV10:inst7|count[0]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV10:inst7|count[16]  ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV50K:inst9|count[0]  ; FDIV50K:inst9|count[0]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; FDIV50K:inst9|count[16] ; FDIV50K:inst9|count[16]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; FDIV25K:inst8|count[13] ; FDIV25K:inst8|count[13]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; FDIV25K:inst8|count[17] ; FDIV25K:inst8|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV10:inst7|count[1]   ; FDIV10:inst7|count[1]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV10:inst7|count[17]  ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV50K:inst9|count[1]  ; FDIV50K:inst9|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; FDIV50K:inst9|count[17] ; FDIV50K:inst9|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; FDIV25K:inst8|count[2]  ; FDIV25K:inst8|count[2]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst8|count[18] ; FDIV25K:inst8|count[18]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst8|count[25] ; FDIV25K:inst8|count[25]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV25K:inst8|count[27] ; FDIV25K:inst8|count[27]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[2]   ; FDIV10:inst7|count[2]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[9]   ; FDIV10:inst7|count[9]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[11]  ; FDIV10:inst7|count[11]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[18]  ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[25]  ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV10:inst7|count[27]  ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV50K:inst9|count[9]  ; FDIV50K:inst9|count[9]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV50K:inst9|count[11] ; FDIV50K:inst9|count[11]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV50K:inst9|count[18] ; FDIV50K:inst9|count[18]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV50K:inst9|count[25] ; FDIV50K:inst9|count[25]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FDIV50K:inst9|count[27] ; FDIV50K:inst9|count[27]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; FDIV25K:inst8|count[4]  ; FDIV25K:inst8|count[4]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst8|count[7]  ; FDIV25K:inst8|count[7]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst8|count[20] ; FDIV25K:inst8|count[20]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst8|count[23] ; FDIV25K:inst8|count[23]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst8|count[29] ; FDIV25K:inst8|count[29]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV25K:inst8|count[30] ; FDIV25K:inst8|count[30]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[4]   ; FDIV10:inst7|count[4]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[7]   ; FDIV10:inst7|count[7]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[13]  ; FDIV10:inst7|count[13]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[14]  ; FDIV10:inst7|count[14]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[20]  ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[23]  ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[29]  ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV10:inst7|count[30]  ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[4]  ; FDIV50K:inst9|count[4]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[7]  ; FDIV50K:inst9|count[7]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[13] ; FDIV50K:inst9|count[13]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[14] ; FDIV50K:inst9|count[14]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[15] ; FDIV50K:inst9|count[15]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[20] ; FDIV50K:inst9|count[20]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[23] ; FDIV50K:inst9|count[23]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[29] ; FDIV50K:inst9|count[29]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FDIV50K:inst9|count[30] ; FDIV50K:inst9|count[30]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; FDIV50K:inst9|count[2]  ; FDIV50K:inst9|count[2]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; FDIV10:inst7|count[15]  ; FDIV10:inst7|count[15]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; FDIV25K:inst8|count[10] ; FDIV25K:inst8|count[10]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; FDIV25K:inst8|count[12] ; FDIV25K:inst8|count[12]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; FDIV25K:inst8|count[3]  ; FDIV25K:inst8|count[3]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst8|count[19] ; FDIV25K:inst8|count[19]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst8|count[24] ; FDIV25K:inst8|count[24]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV25K:inst8|count[26] ; FDIV25K:inst8|count[26]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV10:inst7|count[3]   ; FDIV10:inst7|count[3]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV10:inst7|count[8]   ; FDIV10:inst7|count[8]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV10:inst7|count[10]  ; FDIV10:inst7|count[10]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV10:inst7|count[24]  ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV10:inst7|count[26]  ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[3]  ; FDIV50K:inst9|count[3]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[8]  ; FDIV50K:inst9|count[8]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[19] ; FDIV50K:inst9|count[19]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[24] ; FDIV50K:inst9|count[24]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[26] ; FDIV50K:inst9|count[26]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FDIV50K:inst9|count[10] ; FDIV50K:inst9|count[10]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; FDIV25K:inst8|count[5]  ; FDIV25K:inst8|count[5]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst8|count[6]  ; FDIV25K:inst8|count[6]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst8|count[21] ; FDIV25K:inst8|count[21]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst8|count[22] ; FDIV25K:inst8|count[22]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV25K:inst8|count[28] ; FDIV25K:inst8|count[28]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV10:inst7|count[5]   ; FDIV10:inst7|count[5]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV10:inst7|count[12]  ; FDIV10:inst7|count[12]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV10:inst7|count[21]  ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV10:inst7|count[22]  ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV10:inst7|count[28]  ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[5]  ; FDIV50K:inst9|count[5]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[6]  ; FDIV50K:inst9|count[6]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[12] ; FDIV50K:inst9|count[12]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[21] ; FDIV50K:inst9|count[21]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[22] ; FDIV50K:inst9|count[22]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FDIV50K:inst9|count[28] ; FDIV50K:inst9|count[28]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; FDIV10:inst7|count[19]  ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; FDIV10:inst7|count[6]   ; FDIV10:inst7|count[6]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.527      ;
; 0.438 ; Dff8:inst6|dout[3]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; 0.050      ; 0.626      ;
; 0.438 ; Dff8:inst6|dout[3]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; 0.050      ; 0.626      ;
; 0.486 ; Dff8:inst6|dout[1]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; 0.055      ; 0.679      ;
; 0.486 ; Dff8:inst6|dout[1]      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; FDIV10:inst7|fout ; _50Mclk     ; 0.000        ; 0.055      ; 0.679      ;
; 0.493 ; FDIV25K:inst8|count[0]  ; FDIV25K:inst8|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV25K:inst8|count[16] ; FDIV25K:inst8|count[17]                                                                                   ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV10:inst7|count[0]   ; FDIV10:inst7|count[1]                                                                                     ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV10:inst7|count[16]  ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; FDIV50K:inst9|count[0]  ; FDIV50K:inst9|count[1]                                                                                    ; _50Mclk           ; _50Mclk     ; 0.000        ; 0.000      ; 0.645      ;
+-------+-------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FDIV10:inst7|fout'                                                                                                ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node            ; Launch Clock       ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+
; 0.422 ; ADdff8:inst4|dout[3] ; Dff8:inst6|dout[3] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.396      ;
; 0.504 ; ADdff8:inst4|dout[6] ; Dff8:inst6|dout[6] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.478      ;
; 0.505 ; ADdff8:inst4|dout[7] ; Dff8:inst6|dout[7] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.479      ;
; 0.520 ; ADdff8:inst4|dout[4] ; Dff8:inst6|dout[4] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.494      ;
; 0.521 ; ADdff8:inst4|dout[5] ; Dff8:inst6|dout[5] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.495      ;
; 0.585 ; ADdff8:inst4|dout[0] ; Dff8:inst6|dout[0] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.559      ;
; 0.586 ; ADdff8:inst4|dout[2] ; Dff8:inst6|dout[2] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.178     ; 0.560      ;
; 0.734 ; ADdff8:inst4|dout[1] ; Dff8:inst6|dout[1] ; FDIV50K:inst9|fout ; FDIV10:inst7|fout ; 0.000        ; -0.182     ; 0.704      ;
+-------+----------------------+--------------------+--------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LEDctrl:inst10|state.001'                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.125 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[8]~61  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.240     ; 2.385      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.142 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[9]~57  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.241     ; 2.401      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.152 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[5]~73  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.414      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.169 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~69  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.238     ; 2.431      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.184 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~13 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.272     ; 2.412      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.217 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[11]~49 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.400      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.219 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[17]~25 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.409      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.220 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~1  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.309     ; 2.411      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[19]~17 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.310     ; 2.414      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.224 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[1]~89  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.317     ; 2.407      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[16]~29 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.232 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~33 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.308     ; 2.424      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.237 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[10]~53 ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.338     ; 2.399      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~5  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.331     ; 2.412      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.243 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~85  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.409      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.244 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[0]     ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.339     ; 2.405      ;
; 3.245 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.411      ;
; 3.245 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.411      ;
; 3.245 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.411      ;
; 3.245 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~81  ; _50Mclk      ; LEDctrl:inst10|state.001 ; -0.500       ; -0.334     ; 2.411      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FDIV25K:inst8|fout'                                                                                                                         ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.752 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.967      ; 1.888      ;
; 0.765 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.880      ;
; 0.765 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.880      ;
; 0.765 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.880      ;
; 0.765 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.880      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.768 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.972      ; 1.877      ;
; 0.781 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.968      ; 1.860      ;
; 0.781 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.968      ; 1.860      ;
; 0.781 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.968      ; 1.860      ;
; 0.781 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.968      ; 1.860      ;
; 0.786 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.973      ; 1.860      ;
; 0.792 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.500        ; 1.966      ; 1.847      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.252 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.967      ; 1.888      ;
; 1.265 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.880      ;
; 1.265 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.880      ;
; 1.265 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.880      ;
; 1.265 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.880      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.268 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.972      ; 1.877      ;
; 1.281 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.968      ; 1.860      ;
; 1.281 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.968      ; 1.860      ;
; 1.281 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.968      ; 1.860      ;
; 1.281 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.968      ; 1.860      ;
; 1.286 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.973      ; 1.860      ;
; 1.292 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 1.000        ; 1.966      ; 1.847      ;
+-------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FDIV25K:inst8|fout'                                                                                                                           ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                               ; Launch Clock             ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+
; -0.412 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.966      ; 1.847      ;
; -0.406 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.973      ; 1.860      ;
; -0.401 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.860      ;
; -0.401 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.860      ;
; -0.401 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.860      ;
; -0.401 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.968      ; 1.860      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.388 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.877      ;
; -0.385 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.880      ;
; -0.385 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.880      ;
; -0.385 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.880      ;
; -0.385 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.972      ; 1.880      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; -0.372 ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 0.000        ; 1.967      ; 1.888      ;
; 0.088  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[14]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.966      ; 1.847      ;
; 0.094  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[11]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.973      ; 1.860      ;
; 0.099  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[18]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.860      ;
; 0.099  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[19]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.860      ;
; 0.099  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[20]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.860      ;
; 0.099  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[21]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.968      ; 1.860      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[1]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[6]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[7]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[8]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[9]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[10]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.112  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[12]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.877      ;
; 0.115  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[2]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.880      ;
; 0.115  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[3]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.880      ;
; 0.115  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[4]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.880      ;
; 0.115  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[5]~_emulated  ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.972      ; 1.880      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[13]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[15]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[16]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[17]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[22]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
; 0.128  ; LEDctrl:inst10|state.001 ; serial_out:inst13|store[23]~_emulated ; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; -0.500       ; 1.967      ; 1.888      ;
+--------+--------------------------+---------------------------------------+--------------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '_50Mclk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; _50Mclk ; Rise       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FDIV25K:inst8|fout'                                                                                ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|count[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.000              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.000              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.001              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.001              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.010              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; LEDctrl:inst10|state.010              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.00                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|cs.01                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; oneshot:inst12|shot                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[10]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[11]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[12]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[13]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[14]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[15]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[16]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[17]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[18]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[19]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[1]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[20]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[21]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[22]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[23]~_emulated ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[2]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[3]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[4]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[5]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[6]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[7]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[8]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[9]~_emulated  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; serial_out:inst13|store[9]~_emulated  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|count[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.000|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.001|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst10|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst10|state.010|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.00|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|cs.01|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst12|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst12|shot|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[10]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[11]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[12]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[12]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[13]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[13]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV25K:inst8|fout ; Rise       ; inst13|store[14]~_emulated|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV25K:inst8|fout ; Rise       ; inst13|store[14]~_emulated|clk        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FDIV50K:inst9|fout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.000         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.000         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.001         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.001         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.010         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.010         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.011         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.011         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.100         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.100         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.101         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADctrl:inst3|cs.101         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; ADdff8:inst4|dout[7]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.000|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.001|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.010|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.011|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.100|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst3|cs.101|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst4|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV50K:inst9|fout ; Rise       ; inst9|fout~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FDIV10:inst7|fout'                                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; Dff8:inst6|dout[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst6|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst6|dout[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FDIV10:inst7|fout ; Rise       ; inst7|fout~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LEDctrl:inst10|state.001'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst10|state.001~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[10]~53|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[10]~53|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[11]~49|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[12]~45|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[13]~41|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[14]~37|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[14]~37|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[15]~33|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[16]~29|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[17]~25|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[18]~21|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[18]~21|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[19]~17|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[19]~17|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[1]~89|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[20]~13|datab         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[20]~13|datab         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[21]~9|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[22]~5|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[23]~1|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[2]~85|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[3]~81|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[3]~81|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[4]~77|datab          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[4]~77|datab          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[5]~73|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[5]~73|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[6]~69|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[6]~69|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[7]~65|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[8]~61|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[8]~61|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[9]~57|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Rise       ; inst13|store[9]~57|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[10]~53    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[11]~49    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[12]~45    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[13]~41    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[14]~37    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[15]~33    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[16]~29    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[17]~25    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[18]~21    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[19]~17    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[1]~89     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[20]~13    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[21]~9     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[22]~5     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[23]~1     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[2]~85     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[3]~81     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[4]~77     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[5]~73     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[6]~69     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[7]~65     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[8]~61     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; LEDctrl:inst10|state.001 ; Fall       ; serial_out:inst13|store[8]~61     ;
+-------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------+--------------------+-------+-------+------------+--------------------+
; Data Port ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+-------+-------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; 2.260 ; 2.260 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; 2.090 ; 2.090 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; 2.260 ; 2.260 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; 2.215 ; 2.215 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; 2.051 ; 2.051 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; 2.099 ; 2.099 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; 2.115 ; 2.115 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; 2.219 ; 2.219 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; 2.118 ; 2.118 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; 2.299 ; 2.299 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+-------+-------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; -1.931 ; -1.931 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; -1.970 ; -1.970 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; -2.140 ; -2.140 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; -2.095 ; -2.095 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; -1.931 ; -1.931 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; -1.979 ; -1.979 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; -1.995 ; -1.995 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; -2.099 ; -2.099 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; -1.998 ; -1.998 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; -2.171 ; -2.171 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+--------+--------+------------+--------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 5.702 ; 5.702 ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 5.058 ; 5.058 ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 5.166 ; 5.166 ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 5.162 ; 5.162 ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 5.196 ; 5.196 ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 5.198 ; 5.198 ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 5.702 ; 5.702 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 5.284 ; 5.284 ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 5.955 ; 5.955 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 5.498 ; 5.498 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 5.085 ; 5.085 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 5.744 ; 5.744 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 5.803 ; 5.803 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 5.042 ; 5.042 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 5.001 ; 5.001 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 5.955 ; 5.955 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;       ; 2.422 ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 5.015 ; 5.015 ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 5.326 ; 5.326 ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 2.422 ;       ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 5.292 ; 5.292 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 3.119 ;       ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 5.252 ; 5.252 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;       ; 3.119 ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 3.695 ; 3.695 ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 4.289 ; 4.289 ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 7.065 ; 7.065 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 4.804 ; 4.804 ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 4.804 ; 4.804 ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 4.901 ; 4.901 ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 4.896 ; 4.896 ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 4.933 ; 4.933 ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 4.946 ; 4.946 ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 5.448 ; 5.448 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 5.019 ; 5.019 ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 4.647 ; 4.647 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 5.195 ; 5.195 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 4.780 ; 4.780 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 5.444 ; 5.444 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 5.502 ; 5.502 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 4.797 ; 4.797 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 4.647 ; 4.647 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 5.609 ; 5.609 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;       ; 2.422 ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 5.015 ; 5.015 ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 4.905 ; 4.905 ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 2.422 ;       ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 5.292 ; 5.292 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 3.119 ;       ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 5.252 ; 5.252 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;       ; 3.119 ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 3.695 ; 3.695 ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 3.695 ; 3.695 ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 7.065 ; 7.065 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack          ; -5.230   ; -2.367  ; 0.752    ; -0.792  ; -2.000              ;
;  FDIV10:inst7|fout        ; -0.725   ; 0.422   ; N/A      ; N/A     ; -0.500              ;
;  FDIV25K:inst8|fout       ; -2.995   ; -2.367  ; 0.752    ; -0.792  ; -0.500              ;
;  FDIV50K:inst9|fout       ; -0.326   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  LEDctrl:inst10|state.001 ; -5.230   ; 3.125   ; N/A      ; N/A     ; 0.500               ;
;  _50Mclk                  ; -3.262   ; 0.243   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS           ; -531.915 ; -30.251 ; 0.0      ; -17.042 ; -396.38             ;
;  FDIV10:inst7|fout        ; -2.703   ; 0.000   ; N/A      ; N/A     ; -8.000              ;
;  FDIV25K:inst8|fout       ; -67.708  ; -30.251 ; 0.000    ; -17.042 ; -34.000             ;
;  FDIV50K:inst9|fout       ; -2.602   ; 0.000   ; N/A      ; N/A     ; -14.000             ;
;  LEDctrl:inst10|state.001 ; -115.642 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  _50Mclk                  ; -343.260 ; 0.000   ; N/A      ; N/A     ; -340.380            ;
+---------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+-----------+--------------------+-------+-------+------------+--------------------+
; Data Port ; Clock Port         ; Rise  ; Fall  ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+-------+-------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; 3.918 ; 3.918 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; 3.621 ; 3.621 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; 3.918 ; 3.918 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; 3.874 ; 3.874 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; 3.549 ; 3.549 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; 3.706 ; 3.706 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; 3.740 ; 3.740 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; 3.892 ; 3.892 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; 3.724 ; 3.724 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; 4.096 ; 4.096 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+-------+-------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+--------------------+--------+--------+------------+--------------------+
; Data Port ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+-----------+--------------------+--------+--------+------------+--------------------+
; ADdin[*]  ; FDIV50K:inst9|fout ; -1.931 ; -1.931 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[0] ; FDIV50K:inst9|fout ; -1.970 ; -1.970 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[1] ; FDIV50K:inst9|fout ; -2.140 ; -2.140 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[2] ; FDIV50K:inst9|fout ; -2.095 ; -2.095 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[3] ; FDIV50K:inst9|fout ; -1.931 ; -1.931 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[4] ; FDIV50K:inst9|fout ; -1.979 ; -1.979 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[5] ; FDIV50K:inst9|fout ; -1.995 ; -1.995 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[6] ; FDIV50K:inst9|fout ; -2.099 ; -2.099 ; Rise       ; FDIV50K:inst9|fout ;
;  ADdin[7] ; FDIV50K:inst9|fout ; -1.998 ; -1.998 ; Rise       ; FDIV50K:inst9|fout ;
; eoc       ; FDIV50K:inst9|fout ; -2.171 ; -2.171 ; Rise       ; FDIV50K:inst9|fout ;
+-----------+--------------------+--------+--------+------------+--------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 10.649 ; 10.649 ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 9.581  ; 9.581  ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 9.835  ; 9.835  ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 9.808  ; 9.808  ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 9.845  ; 9.845  ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 9.869  ; 9.869  ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 10.649 ; 10.649 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 10.052 ; 10.052 ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 11.407 ; 11.407 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 10.467 ; 10.467 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 9.466  ; 9.466  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 11.016 ; 11.016 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 11.147 ; 11.147 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 9.550  ; 9.550  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 9.359  ; 9.359  ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 11.407 ; 11.407 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;        ; 4.677  ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 9.501  ; 9.501  ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 10.264 ; 10.264 ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 4.677  ;        ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 9.966  ; 9.966  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 6.081  ;        ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 9.780  ; 9.780  ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;        ; 6.081  ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 7.433  ; 7.433  ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 8.304  ; 8.304  ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 12.671 ; 12.671 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; one[*]    ; FDIV10:inst7|fout        ; 4.804 ; 4.804 ; Rise       ; FDIV10:inst7|fout        ;
;  one[0]   ; FDIV10:inst7|fout        ; 4.804 ; 4.804 ; Rise       ; FDIV10:inst7|fout        ;
;  one[1]   ; FDIV10:inst7|fout        ; 4.901 ; 4.901 ; Rise       ; FDIV10:inst7|fout        ;
;  one[2]   ; FDIV10:inst7|fout        ; 4.896 ; 4.896 ; Rise       ; FDIV10:inst7|fout        ;
;  one[3]   ; FDIV10:inst7|fout        ; 4.933 ; 4.933 ; Rise       ; FDIV10:inst7|fout        ;
;  one[4]   ; FDIV10:inst7|fout        ; 4.946 ; 4.946 ; Rise       ; FDIV10:inst7|fout        ;
;  one[5]   ; FDIV10:inst7|fout        ; 5.448 ; 5.448 ; Rise       ; FDIV10:inst7|fout        ;
;  one[6]   ; FDIV10:inst7|fout        ; 5.019 ; 5.019 ; Rise       ; FDIV10:inst7|fout        ;
; ten[*]    ; FDIV10:inst7|fout        ; 4.647 ; 4.647 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[0]   ; FDIV10:inst7|fout        ; 5.195 ; 5.195 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[1]   ; FDIV10:inst7|fout        ; 4.780 ; 4.780 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[2]   ; FDIV10:inst7|fout        ; 5.444 ; 5.444 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[3]   ; FDIV10:inst7|fout        ; 5.502 ; 5.502 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[4]   ; FDIV10:inst7|fout        ; 4.797 ; 4.797 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[5]   ; FDIV10:inst7|fout        ; 4.647 ; 4.647 ; Rise       ; FDIV10:inst7|fout        ;
;  ten[6]   ; FDIV10:inst7|fout        ; 5.609 ; 5.609 ; Rise       ; FDIV10:inst7|fout        ;
; CP        ; FDIV25K:inst8|fout       ;       ; 2.422 ; Rise       ; FDIV25K:inst8|fout       ;
; Data      ; FDIV25K:inst8|fout       ; 5.015 ; 5.015 ; Rise       ; FDIV25K:inst8|fout       ;
; str       ; FDIV25K:inst8|fout       ; 4.905 ; 4.905 ; Rise       ; FDIV25K:inst8|fout       ;
; CP        ; FDIV25K:inst8|fout       ; 2.422 ;       ; Fall       ; FDIV25K:inst8|fout       ;
; ale       ; FDIV50K:inst9|fout       ; 5.292 ; 5.292 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ; 3.119 ;       ; Rise       ; FDIV50K:inst9|fout       ;
; start     ; FDIV50K:inst9|fout       ; 5.252 ; 5.252 ; Rise       ; FDIV50K:inst9|fout       ;
; clk       ; FDIV50K:inst9|fout       ;       ; 3.119 ; Fall       ; FDIV50K:inst9|fout       ;
; Data      ; LEDctrl:inst10|state.001 ; 3.695 ; 3.695 ; Rise       ; LEDctrl:inst10|state.001 ;
; Data      ; LEDctrl:inst10|state.001 ; 3.695 ; 3.695 ; Fall       ; LEDctrl:inst10|state.001 ;
; Data      ; _50Mclk                  ; 7.065 ; 7.065 ; Rise       ; _50Mclk                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; _50Mclk                  ; _50Mclk                  ; 4840     ; 0        ; 88       ; 0        ;
; FDIV10:inst7|fout        ; _50Mclk                  ; 24       ; 0        ; 0        ; 0        ;
; FDIV50K:inst9|fout       ; FDIV10:inst7|fout        ; 8        ; 0        ; 0        ; 0        ;
; _50Mclk                  ; FDIV25K:inst8|fout       ; 132      ; 0        ; 0        ; 0        ;
; FDIV10:inst7|fout        ; FDIV25K:inst8|fout       ; 2        ; 2        ; 0        ; 0        ;
; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout       ; 61       ; 0        ; 0        ; 0        ;
; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout       ; 23       ; 69       ; 0        ; 0        ;
; FDIV50K:inst9|fout       ; FDIV50K:inst9|fout       ; 16       ; 0        ; 0        ; 0        ;
; _50Mclk                  ; LEDctrl:inst10|state.001 ; 0        ; 0        ; 144      ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; _50Mclk                  ; _50Mclk                  ; 4840     ; 0        ; 88       ; 0        ;
; FDIV10:inst7|fout        ; _50Mclk                  ; 24       ; 0        ; 0        ; 0        ;
; FDIV50K:inst9|fout       ; FDIV10:inst7|fout        ; 8        ; 0        ; 0        ; 0        ;
; _50Mclk                  ; FDIV25K:inst8|fout       ; 132      ; 0        ; 0        ; 0        ;
; FDIV10:inst7|fout        ; FDIV25K:inst8|fout       ; 2        ; 2        ; 0        ; 0        ;
; FDIV25K:inst8|fout       ; FDIV25K:inst8|fout       ; 61       ; 0        ; 0        ; 0        ;
; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout       ; 23       ; 69       ; 0        ; 0        ;
; FDIV50K:inst9|fout       ; FDIV50K:inst9|fout       ; 16       ; 0        ; 0        ; 0        ;
; _50Mclk                  ; LEDctrl:inst10|state.001 ; 0        ; 0        ; 144      ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                        ;
+--------------------------+--------------------+----------+----------+----------+----------+
; From Clock               ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------+----------+----------+----------+----------+
; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 23       ; 23       ; 0        ; 0        ;
+--------------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Removal Transfers                                                                         ;
+--------------------------+--------------------+----------+----------+----------+----------+
; From Clock               ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------+----------+----------+----------+----------+
; LEDctrl:inst10|state.001 ; FDIV25K:inst8|fout ; 23       ; 23       ; 0        ; 0        ;
+--------------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 04 22:52:16 2019
Info: Command: quartus_sta hw6 -c hw6
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hw6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FDIV25K:inst8|fout FDIV25K:inst8|fout
    Info (332105): create_clock -period 1.000 -name _50Mclk _50Mclk
    Info (332105): create_clock -period 1.000 -name FDIV10:inst7|fout FDIV10:inst7|fout
    Info (332105): create_clock -period 1.000 -name FDIV50K:inst9|fout FDIV50K:inst9|fout
    Info (332105): create_clock -period 1.000 -name LEDctrl:inst10|state.001 LEDctrl:inst10|state.001
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.230      -115.642 LEDctrl:inst10|state.001 
    Info (332119):    -3.262      -343.260 _50Mclk 
    Info (332119):    -2.995       -67.708 FDIV25K:inst8|fout 
    Info (332119):    -0.725        -2.703 FDIV10:inst7|fout 
    Info (332119):    -0.326        -2.602 FDIV50K:inst9|fout 
Info (332146): Worst-case hold slack is -2.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.367       -30.251 FDIV25K:inst8|fout 
    Info (332119):     0.391         0.000 FDIV50K:inst9|fout 
    Info (332119):     0.531         0.000 _50Mclk 
    Info (332119):     0.877         0.000 FDIV10:inst7|fout 
    Info (332119):     4.609         0.000 LEDctrl:inst10|state.001 
Info (332146): Worst-case recovery slack is 0.987
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.987         0.000 FDIV25K:inst8|fout 
Info (332146): Worst-case removal slack is -0.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.792       -17.042 FDIV25K:inst8|fout 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -340.380 _50Mclk 
    Info (332119):    -0.500       -34.000 FDIV25K:inst8|fout 
    Info (332119):    -0.500       -14.000 FDIV50K:inst9|fout 
    Info (332119):    -0.500        -8.000 FDIV10:inst7|fout 
    Info (332119):     0.500         0.000 LEDctrl:inst10|state.001 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.832
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.832       -63.720 LEDctrl:inst10|state.001 
    Info (332119):    -1.460      -116.336 _50Mclk 
    Info (332119):    -1.436       -30.135 FDIV25K:inst8|fout 
    Info (332119):     0.146         0.000 FDIV10:inst7|fout 
    Info (332119):     0.291         0.000 FDIV50K:inst9|fout 
Info (332146): Worst-case hold slack is -1.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.505       -23.485 FDIV25K:inst8|fout 
    Info (332119):     0.215         0.000 FDIV50K:inst9|fout 
    Info (332119):     0.243         0.000 _50Mclk 
    Info (332119):     0.422         0.000 FDIV10:inst7|fout 
    Info (332119):     3.125         0.000 LEDctrl:inst10|state.001 
Info (332146): Worst-case recovery slack is 0.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.752         0.000 FDIV25K:inst8|fout 
Info (332146): Worst-case removal slack is -0.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.412        -8.910 FDIV25K:inst8|fout 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -340.380 _50Mclk 
    Info (332119):    -0.500       -34.000 FDIV25K:inst8|fout 
    Info (332119):    -0.500       -14.000 FDIV50K:inst9|fout 
    Info (332119):    -0.500        -8.000 FDIV10:inst7|fout 
    Info (332119):     0.500         0.000 LEDctrl:inst10|state.001 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4556 megabytes
    Info: Processing ended: Wed Dec 04 22:52:17 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


