Fitter report for cycloneV_soc
Thu Feb 28 18:52:54 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Feb 28 18:52:54 2019       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; cycloneV_soc                                ;
; Top-level Entity Name           ; soc_top                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,664 / 15,880 ( 42 % )                     ;
; Total registers                 ; 8857                                        ;
; Total pins                      ; 142 / 314 ( 45 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 770,281 / 2,764,800 ( 28 % )                ;
; Total RAM Blocks                ; 101 / 270 ( 37 % )                          ;
; Total DSP Blocks                ; 1 / 84 ( 1 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 3                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  12.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a0                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a1                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a2                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a3                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a4                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a5                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a6                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a7                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a8                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a9                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a10                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a11                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a12                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a13                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a14                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a15                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a16                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a17                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a18                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a19                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a20                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a21                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a22                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a23                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a24                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a25                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a26                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a27                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a28                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a29                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a30                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a31                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a32                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a33                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a34                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a35                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a36                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a37                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a38                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a39                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a40                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a41                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a42                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a43                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a44                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a45                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a46                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a47                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a48                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a49                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a50                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a51                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a52                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a53                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a54                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a55                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a56                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a57                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a58                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a59                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a60                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a61                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a62                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ram_block1a63                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[4]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[8]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[8]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[12]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[12]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[14]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[14]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[16]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[16]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|packets_to_read_flop[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|packets_to_read_flop[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr|counter_reg_bit[5]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[7]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[7]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[11]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][20]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][21]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[1][22]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][17]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][17]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][18]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[4][8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[4][8]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[4][12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|registers[4][12]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|packets_to_read_flop[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|packets_to_read_flop[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|waitCounter[15]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|waitCounter[15]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|waitCounter[19]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|waitCounter[19]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[8]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[8]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[13]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[24]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[24]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[1][14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[1][20]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[1][20]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][14]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][16]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][16]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][19]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][19]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][21]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][26]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][26]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[4][27]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][3]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][21]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][22]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][28]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|registers[5][28]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|slave_readdata[21]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|slave_readdata[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a5                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a7                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a9                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a1                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a2                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a3                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a8                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a10                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|parity9                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|slave_readdata[27]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|slave_readdata[27]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][119]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][119]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][133]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][133]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|p0_reg_data_field[31]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|p0_reg_data_field[31]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_rsp_width_adapter|count[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_rsp_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|p0_reg_byte_cnt_field[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|burstcount_register_lint[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|burstcount_register_lint[1]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|burstcount_register_lint[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator|burstcount_register_lint[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]~DUPLICATE                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|mem[0][99]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|count_delay_cycles[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|count_delay_cycles[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[3]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[4]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[5]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[6]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[7]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[12]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[12]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[13]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[15]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[15]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[18]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[18]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[28]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[28]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[39]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[39]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[45]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[45]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[49]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[49]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[54]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[54]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[60]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[60]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[63]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[63]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[83]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[83]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[92]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[92]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[97]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[97]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[108]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[108]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[109]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[109]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[110]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[110]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[116]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[116]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[117]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[117]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[121]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[121]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[129]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[129]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[131]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[131]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[133]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[133]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[135]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[135]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[137]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[137]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[147]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[147]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[149]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[149]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[154]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[154]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[157]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[157]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[159]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[159]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[184]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[184]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[186]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[186]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[187]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[187]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[191]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[191]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[193]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[193]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[203]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[203]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[205]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[205]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[209]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[209]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[210]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[210]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[212]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[212]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[215]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[215]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[217]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[217]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[220]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[220]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[222]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[222]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[223]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[223]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[224]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[224]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[227]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[227]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[228]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[228]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[229]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[229]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[230]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[230]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[235]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[235]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[237]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[237]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[239]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[239]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[240]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[240]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[243]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[243]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[255]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFDenominator[255]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFQuotient[229]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFQuotient[229]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[34]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[34]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[35]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[35]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[36]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[36]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[37]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[37]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[67]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[67]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[73]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[73]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[96]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[96]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[107]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[107]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[128]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[128]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[138]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[138]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[161]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[161]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[164]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[164]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[167]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[167]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[171]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[171]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[174]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[174]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[193]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[193]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[194]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[194]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[200]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[200]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[201]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[201]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[202]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[202]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[204]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[204]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[205]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[205]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[206]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[206]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[212]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[212]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[224]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[224]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[225]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[225]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[226]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[226]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[229]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[229]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[236]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[236]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[238]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[238]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[239]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[239]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[244]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[244]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[249]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[249]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[250]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[250]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[251]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[251]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFQuotient[231]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFQuotient[231]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[34]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[34]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[35]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[35]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[37]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[37]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[71]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[71]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[73]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[73]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[96]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[96]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[97]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[97]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[98]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[98]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[101]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[101]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[106]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[106]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[108]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[108]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[109]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[109]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[130]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[130]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[135]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[135]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[168]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[168]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[176]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[176]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[177]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[177]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[179]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[179]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[180]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[180]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[192]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[192]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[193]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[193]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[196]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[196]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[200]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[200]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[205]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[205]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[209]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[209]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[216]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[216]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[225]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[225]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[227]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[227]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[228]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[228]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[229]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[229]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[230]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[230]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[231]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[231]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[232]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[232]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[233]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[233]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[235]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[235]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[238]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[238]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[245]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[245]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[248]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[248]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[249]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[249]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[250]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|DFFStage[250]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated|cntr_shf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|cntr_rhf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                    ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|cntr_thf:cntr1|counter_reg_bit[1]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|cntr_thf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][9]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[3][1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[3][19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[3][19]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][22]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][26]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][26]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][27]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][27]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[5][8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[5][8]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[6][30]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[6][30]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[7][15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[7][15]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[7][18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[7][18]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[8][24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[8][24]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[9][13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[9][13]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[10][8]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[10][8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[10][17]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[10][17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][4]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][14]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][16]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|slave_readdata[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|slave_readdata[13]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|slave_readdata[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|slave_readdata[19]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[9]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[9]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[17]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[17]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[22]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[22]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[23]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[23]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[3]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[11]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[11]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[13]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[13]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[14]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[14]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[17]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[17]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[25]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[25]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[5]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[7]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[16]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|pxl_count[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|slave_readdata[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|slave_readdata[11]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|pxl_count[23]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|slave_readdata[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|slave_readdata[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|slave_readdata[26]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|slave_readdata[26]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[7]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[11]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[12]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|timeCounter[12]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[7]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[19]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|pixelCounter[19]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[1]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[8]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[9]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[9]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[10]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[10]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[21]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[21]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[22]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[22]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[24]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[24]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[31]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[31]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_waitLineSyncPulse                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_waitLineSyncPulse~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_waitPixel                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_waitPixel~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[11]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[11]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[12]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[12]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[22]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[22]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[29]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[29]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; swir_emulator:swir_emulator_1|col_counter_f[5]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; swir_emulator:swir_emulator_1|col_counter_f[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; swir_emulator:swir_emulator_1|col_counter_f[7]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; swir_emulator:swir_emulator_1|col_counter_f[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------+-----------------------------------+----------------------------+
; Name                                    ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value                     ; Ignored Source             ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------+-----------------------------------+----------------------------+
; Location                                ;                                             ;              ; ADC_CONVST                ; PIN_U9                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; ADC_SCLK                  ; PIN_V10                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ADC_SDI                   ; PIN_AC4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ADC_SDO                   ; PIN_AD4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[0]             ; PIN_AG13                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[10]            ; PIN_AF15                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[11]            ; PIN_AG16                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[12]            ; PIN_AH11                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[13]            ; PIN_AH12                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[14]            ; PIN_AH9                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[15]            ; PIN_AG11                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[1]             ; PIN_AF13                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[2]             ; PIN_AG10                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[3]             ; PIN_AG9                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[4]             ; PIN_U14                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[5]             ; PIN_U13                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[6]             ; PIN_AG8                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[7]             ; PIN_AH8                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[8]             ; PIN_AF17                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_IO[9]             ; PIN_AE15                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; ARDUINO_RESET_N           ; PIN_AH7                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; CLOCK2_50                 ; PIN_Y13                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; CLOCK3_50                 ; PIN_E11                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[0]                 ; PIN_V12                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[10]                ; PIN_T8                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[11]                ; PIN_T12                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[12]                ; PIN_AH5                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[13]                ; PIN_AH6                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[14]                ; PIN_AH4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[15]                ; PIN_AG5                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[16]                ; PIN_AH3                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[17]                ; PIN_AH2                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[18]                ; PIN_AF4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[19]                ; PIN_AG6                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[1]                 ; PIN_AF7                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[20]                ; PIN_AF5                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[21]                ; PIN_AE4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[22]                ; PIN_T13                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[23]                ; PIN_T11                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[24]                ; PIN_AE7                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[25]                ; PIN_AF6                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[26]                ; PIN_AF9                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[27]                ; PIN_AE8                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[28]                ; PIN_AD10                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[29]                ; PIN_AE9                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[2]                 ; PIN_W12                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[30]                ; PIN_AD11                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[31]                ; PIN_AF10                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[32]                ; PIN_AD12                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[33]                ; PIN_AE11                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[34]                ; PIN_AF11                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[35]                ; PIN_AE12                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[3]                 ; PIN_AF8                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[4]                 ; PIN_Y8                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[5]                 ; PIN_AB4                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[6]                 ; PIN_W8                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[7]                 ; PIN_Y4                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[8]                 ; PIN_Y5                            ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_0[9]                 ; PIN_U11                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[0]                 ; PIN_Y15                           ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[10]                ; PIN_AG19                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[11]                ; PIN_AF20                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[12]                ; PIN_AC23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[13]                ; PIN_AG18                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[14]                ; PIN_AH26                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[15]                ; PIN_AA19                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[16]                ; PIN_AG24                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[17]                ; PIN_AF25                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[18]                ; PIN_AH23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[19]                ; PIN_AG23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[1]                 ; PIN_AG28                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[20]                ; PIN_AE19                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[21]                ; PIN_AF18                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[22]                ; PIN_AD19                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[23]                ; PIN_AE20                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[24]                ; PIN_AE24                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[25]                ; PIN_AD20                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[26]                ; PIN_AF22                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[27]                ; PIN_AH22                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[28]                ; PIN_AH19                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[29]                ; PIN_AH21                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[2]                 ; PIN_AA15                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[30]                ; PIN_AG21                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[31]                ; PIN_AH18                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[32]                ; PIN_AD23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[33]                ; PIN_AE23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[34]                ; PIN_AA18                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[35]                ; PIN_AC22                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[3]                 ; PIN_AH27                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[4]                 ; PIN_AG26                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[5]                 ; PIN_AH24                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[6]                 ; PIN_AF23                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[7]                 ; PIN_AE22                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[8]                 ; PIN_AF21                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; GPIO_1[9]                 ; PIN_AG20                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; KEY[0]                    ; PIN_AH17                          ; QSF Assignment             ;
; Location                                ;                                             ;              ; KEY[1]                    ; PIN_AH16                          ; QSF Assignment             ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on                                ; Compiler or HDL Assignment ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ADC_CONVST                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ADC_SCLK                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ADC_SDI                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ADC_SDO                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[0]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[10]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[11]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[12]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[13]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[14]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[15]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[1]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[2]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[3]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[4]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[5]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[6]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[7]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[8]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_IO[9]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; ARDUINO_RESET_N           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; CLOCK2_50                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; CLOCK3_50                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; CLOCK_50                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[0]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[10]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[11]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[1]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[2]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[3]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[4]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[5]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[6]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[7]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[8]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_D[9]                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_FVAL                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_LVAL                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_PIXCLK                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_RESET_N               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_SCLK                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_SDATA                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_STROBE                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_TRIGGER               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; D5M_XCLKIN                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[0]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[10]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[11]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[12]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[13]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[14]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[15]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[16]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[17]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[18]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[19]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[1]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[20]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[21]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[22]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[23]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[24]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[25]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[26]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[27]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[28]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[29]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[2]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[30]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[31]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[32]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[33]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[34]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[35]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[3]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[4]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[5]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[6]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[7]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[8]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_0[9]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[0]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[10]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[11]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[12]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[13]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[14]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[15]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[16]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[17]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[18]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[19]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[1]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[20]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[21]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[22]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[23]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[24]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[25]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[26]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[27]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[28]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[29]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[2]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[30]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[31]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[32]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[33]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[34]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[35]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[3]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[4]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[5]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[6]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[7]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[8]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; GPIO_1[9]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_CONV_USB_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[0]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[10]         ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[11]         ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[12]         ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[13]         ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[14]         ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[1]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[2]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[3]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[4]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[5]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[6]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[7]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[8]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[9]          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_BA[0]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_BA[1]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_BA[2]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_CAS_N            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_CKE              ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_CK_N             ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_CK_P             ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_CS_N             ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DM[0]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DM[1]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DM[2]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DM[3]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[0]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[1]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[2]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[3]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[0]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[1]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[2]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[3]         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[0]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[10]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[11]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[12]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[13]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[14]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[15]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[16]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[17]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[18]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[19]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[1]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[20]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[21]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[22]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[23]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[24]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[25]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[26]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[27]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[28]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[29]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[2]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[30]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[31]           ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[3]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[4]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[5]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[6]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[7]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[8]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[9]            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_ODT              ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_RAS_N            ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_RESET_N          ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_RZQ              ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_DDR3_WE_N             ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_GTX_CLK          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_INT_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_MDC              ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_MDIO             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_CLK           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_DATA[0]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_DATA[1]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_DATA[2]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_DATA[3]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_RX_DV            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_TX_DATA[0]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_TX_DATA[1]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_TX_DATA[2]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_TX_DATA[3]       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_ENET_TX_EN            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_GSENSOR_INT           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_I2C0_SCLK             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_I2C0_SDAT             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_I2C1_SCLK             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_I2C1_SDAT             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_KEY                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_LED                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_CLK                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_CMD                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_DATA[0]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_DATA[1]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_DATA[2]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SD_DATA[3]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SPIM_CLK              ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SPIM_MISO             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SPIM_MOSI             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_SPIM_SS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_UART_RX               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_UART_TX               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_CLKOUT            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[0]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[1]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[2]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[3]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[4]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[5]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[6]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DATA[7]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_DIR               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_NXT               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; HPS_USB_STP               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; KEY[0]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; KEY[1]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[0]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[1]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[2]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[3]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[4]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[5]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[6]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; LED[7]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; SW[0]                     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; SW[1]                     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; SW[2]                     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; cycloneV_soc                                ;              ; SW[3]                     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[0]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[10]         ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[11]         ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[12]         ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[13]         ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[14]         ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[1]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[2]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[3]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[4]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[5]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[6]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[7]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[8]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ADDR[9]          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_BA[0]            ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_BA[1]            ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_BA[2]            ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_CAS_N            ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_CKE              ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_CS_N             ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_ODT              ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_RAS_N            ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_RESET_N          ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; cycloneV_soc                                ;              ; HPS_DDR3_WE_N             ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[0]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[1]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[2]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[3]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[0]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[1]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[2]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[3]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[0]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[10]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[11]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[12]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[13]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[14]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[15]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[16]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[17]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[18]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[19]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[1]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[20]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[21]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[22]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[23]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[24]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[25]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[26]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[27]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[28]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[29]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[2]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[30]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[31]           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[3]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[4]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[5]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[6]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[7]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[8]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[9]            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_CK_N             ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_CK_P             ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DM[0]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DM[1]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DM[2]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DM[3]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[0]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[1]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[2]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_N[3]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[0]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[1]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[2]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQS_P[3]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[0]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[10]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[11]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[12]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[13]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[14]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[15]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[16]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[17]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[18]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[19]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[1]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[20]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[21]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[22]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[23]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[24]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[25]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[26]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[27]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[28]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[29]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[2]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[30]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[31]           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[3]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[4]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[5]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[6]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[7]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[8]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; cycloneV_soc                                ;              ; HPS_DDR3_DQ[9]            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; cycloneV_soc                                ;              ; HPS_DDR3_CK_N             ; 2                                 ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; cycloneV_soc                                ;              ; HPS_DDR3_CK_P             ; 2                                 ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ADC_CONVST                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ADC_SCLK                  ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ADC_SDI                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ADC_SDO                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[0]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[10]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[11]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[12]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[13]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[14]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[15]            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[1]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[2]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[3]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[4]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[5]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[6]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[7]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[8]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_IO[9]             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; ARDUINO_RESET_N           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; CLOCK2_50                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; CLOCK3_50                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[0]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[10]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[11]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[12]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[13]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[14]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[15]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[16]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[17]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[18]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[19]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[1]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[20]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[21]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[22]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[23]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[24]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[25]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[26]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[27]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[28]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[29]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[2]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[30]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[31]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[32]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[33]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[34]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[35]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[3]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[4]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[5]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[6]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[7]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[8]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_0[9]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[0]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[10]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[11]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[12]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[13]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[14]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[15]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[16]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[17]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[18]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[19]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[1]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[20]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[21]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[22]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[23]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[24]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[25]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[26]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[27]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[28]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[29]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[2]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[30]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[31]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[32]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[33]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[34]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[35]                ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[3]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[4]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[5]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[6]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[7]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[8]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; GPIO_1[9]                 ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_CONV_USB_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_GSENSOR_INT           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_I2C0_SCLK             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_I2C0_SDAT             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_I2C1_SCLK             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_I2C1_SDAT             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_LED                   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_LTC_GPIO              ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_SPIM_CLK              ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_SPIM_MISO             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_SPIM_MOSI             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; HPS_SPIM_SS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; KEY[0]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; soc_top                                     ;              ; KEY[1]                    ; 3.3-V LVTTL                       ; QSF Assignment             ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------+-----------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 20954 ) ; 0.00 % ( 0 / 20954 )       ; 0.00 % ( 0 / 20954 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 20954 ) ; 0.00 % ( 0 / 20954 )       ; 0.00 % ( 0 / 20954 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                     ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                      ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                               ;
; cycloneV_soc_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 20145 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; cycloneV_soc_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/rodrigo/ivision/v500/de0-nano-dev/output_files/cycloneV_soc.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,664 / 15,880        ; 42 %  ;
; ALMs needed [=A-B+C]                                        ; 6,664                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,543 / 15,880        ; 48 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,814                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,498                 ;       ;
;         [c] ALMs used for registers                         ; 1,231                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 952 / 15,880          ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 73 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ;       ;
;         [c] Due to LAB input limits                         ; 69                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,020 / 1,588         ; 64 %  ;
;     -- Logic LABs                                           ; 1,020                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 11,427                ;       ;
;     -- 7 input functions                                    ; 33                    ;       ;
;     -- 6 input functions                                    ; 1,108                 ;       ;
;     -- 5 input functions                                    ; 1,612                 ;       ;
;     -- 4 input functions                                    ; 2,604                 ;       ;
;     -- <=3 input functions                                  ; 6,070                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,603                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 8,631                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,090 / 31,760        ; 25 %  ;
;         -- Secondary logic registers                        ; 541 / 31,760          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,206                 ;       ;
;         -- Routing optimization registers                   ; 425                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 142 / 314             ; 45 %  ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 101 / 270             ; 37 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 770,281 / 2,764,800   ; 28 %  ;
; Total block memory implementation bits                      ; 1,034,240 / 2,764,800 ; 37 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 84                ; 1 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 15.5% / 14.7% / 17.9% ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.3% / 25.8% / 40.6% ;       ;
; Maximum fan-out                                             ; 7298                  ;       ;
; Highest non-global fan-out                                  ; 988                   ;       ;
; Total fan-out                                               ; 80885                 ;       ;
; Average fan-out                                             ; 3.56                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; cycloneV_soc_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6664 / 15880 ( 42 % ) ; 0 / 15880 ( 0 % )                       ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6664                  ; 0                                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7543 / 15880 ( 48 % ) ; 0 / 15880 ( 0 % )                       ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2814                  ; 0                                       ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3498                  ; 0                                       ; 0                              ;
;         [c] ALMs used for registers                         ; 1231                  ; 0                                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 952 / 15880 ( 6 % )   ; 0 / 15880 ( 0 % )                       ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 73 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )                       ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ; 0                                       ; 0                              ;
;         [c] Due to LAB input limits                         ; 69                    ; 0                                       ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                     ; Low                            ;
;                                                             ;                       ;                                         ;                                ;
; Total LABs:  partially or completely used                   ; 1020 / 1588 ( 64 % )  ; 0 / 1588 ( 0 % )                        ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 1020                  ; 0                                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Combinational ALUT usage for logic                          ; 11427                 ; 0                                       ; 0                              ;
;     -- 7 input functions                                    ; 33                    ; 0                                       ; 0                              ;
;     -- 6 input functions                                    ; 1108                  ; 0                                       ; 0                              ;
;     -- 5 input functions                                    ; 1612                  ; 0                                       ; 0                              ;
;     -- 4 input functions                                    ; 2604                  ; 0                                       ; 0                              ;
;     -- <=3 input functions                                  ; 6070                  ; 0                                       ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1603                  ; 0                                       ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                       ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                       ; 0                              ;
;     -- By type:                                             ;                       ;                                         ;                                ;
;         -- Primary logic registers                          ; 8090 / 31760 ( 25 % ) ; 0 / 31760 ( 0 % )                       ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 541 / 31760 ( 2 % )   ; 0 / 31760 ( 0 % )                       ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                         ;                                ;
;         -- Design implementation registers                  ; 8206                  ; 0                                       ; 0                              ;
;         -- Routing optimization registers                   ; 425                   ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
;                                                             ;                       ;                                         ;                                ;
; Virtual pins                                                ; 0                     ; 0                                       ; 0                              ;
; I/O pins                                                    ; 81                    ; 60                                      ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                     ; 0                              ;
; Total block memory bits                                     ; 770281                ; 0                                       ; 0                              ;
; Total block memory implementation bits                      ; 1034240               ; 0                                       ; 0                              ;
; M10K block                                                  ; 101 / 270 ( 37 % )    ; 0 / 270 ( 0 % )                         ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 1 / 84 ( 1 % )        ; 0 / 84 ( 0 % )                          ; 0 / 84 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )                         ; 4 / 110 ( 3 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                          ; 0 / 3 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 992 ( 0 % )       ; 186 / 992 ( 18 % )                      ; 0 / 992 ( 0 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                       ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 304 ( 0 % )       ; 66 / 304 ( 21 % )                       ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 320 ( 0 % )       ; 40 / 320 ( 12 % )                       ; 0 / 320 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 7 ( 0 % )         ; 2 / 7 ( 28 % )                          ; 0 / 7 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                         ; 0 / 16 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                         ; 0 / 16 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 976 ( 0 % )       ; 124 / 976 ( 12 % )                      ; 0 / 976 ( 0 % )                ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 40 / 256 ( 15 % )                       ; 0 / 256 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                         ; 0 / 16 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 304 ( 0 % )       ; 5 / 304 ( 1 % )                         ; 0 / 304 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                         ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 26 / 112 ( 23 % )                       ; 0 / 112 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                       ; 0 / 304 ( 0 % )                ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                         ; 0 / 16 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                           ; 1 / 5 ( 20 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                       ; 0 / 304 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                          ; 2 / 45 ( 4 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                           ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                           ; 1 / 5 ( 20 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                         ; 0 / 16 ( 0 % )                 ;
;                                                             ;                       ;                                         ;                                ;
; Connections                                                 ;                       ;                                         ;                                ;
;     -- Input Connections                                    ; 10166                 ; 65                                      ; 478                            ;
;     -- Registered Input Connections                         ; 8807                  ; 0                                       ; 0                              ;
;     -- Output Connections                                   ; 492                   ; 89                                      ; 10128                          ;
;     -- Registered Output Connections                        ; 24                    ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Internal Connections                                        ;                       ;                                         ;                                ;
;     -- Total Connections                                    ; 81274                 ; 5151                                    ; 10667                          ;
;     -- Registered Connections                               ; 37510                 ; 100                                     ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; External Connections                                        ;                       ;                                         ;                                ;
;     -- Top                                                  ; 6                     ; 46                                      ; 10606                          ;
;     -- cycloneV_soc_hps_0_hps_io_border:border              ; 46                    ; 108                                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 10606                 ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Partition Interface                                         ;                       ;                                         ;                                ;
;     -- Input Ports                                          ; 32                    ; 11                                      ; 479                            ;
;     -- Output Ports                                         ; 53                    ; 41                                      ; 342                            ;
;     -- Bidir Ports                                          ; 57                    ; 54                                      ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Registered Ports                                            ;                       ;                                         ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                       ; 0                              ;
;                                                             ;                       ;                                         ;                                ;
; Port Connectivity                                           ;                       ;                                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                       ; 14                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                       ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50            ; V11   ; 3B       ; 15           ; 0            ; 0            ; 7299                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; D5M_D[0]            ; AG18  ; 4A       ; 50           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[10]           ; AH27  ; 4A       ; 65           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[11]           ; AG28  ; 4A       ; 65           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[1]            ; AC23  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[2]            ; AF20  ; 4A       ; 53           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[3]            ; AG19  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[4]            ; AG20  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[5]            ; AF21  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[6]            ; AE22  ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[7]            ; AF23  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[8]            ; AH24  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_D[9]            ; AG26  ; 4A       ; 62           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_FVAL            ; AD19  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_LVAL            ; AF18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_PIXCLK          ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; D5M_STROBE          ; AE19  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 68           ; 60           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 47           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 49           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 47           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 46           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 46           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 47           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 60           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 32           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 29           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 29           ; 61           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; L10   ; 8A       ; 4            ; 61           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; L9    ; 8A       ; 4            ; 61           ; 17           ; 60                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; H6    ; 8A       ; 4            ; 61           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; H5    ; 8A       ; 4            ; 61           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; D5M_RESET_N         ; AF25  ; 4A       ; 65           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_SCLK            ; AE24  ; 4A       ; 62           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_TRIGGER         ; AG23  ; 4A       ; 59           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_XCLKIN          ; AG24  ; 4A       ; 61           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 68           ; 51           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 68           ; 58           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 68           ; 58           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 68           ; 59           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 68           ; 59           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 68           ; 60           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 68           ; 51           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 68           ; 52           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 68           ; 52           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 68           ; 52           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 68           ; 52           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 68           ; 53           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 68           ; 53           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 68           ; 58           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 68           ; 58           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 68           ; 54           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 68           ; 54           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 68           ; 54           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 68           ; 57           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 68           ; 37           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 68           ; 53           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 68           ; 53           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 68           ; 59           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 68           ; 43           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 68           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 68           ; 29           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 68           ; 22           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 68           ; 45           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 68           ; 57           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 68           ; 31           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 68           ; 60           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 51           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 49           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 51           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 51           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 51           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 49           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 47           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 37           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 60           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 32           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_SDATA         ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 68           ; 45           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 68           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 68           ; 31           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 68           ; 24           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 68           ; 45           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 68           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 68           ; 31           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 68           ; 24           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 68           ; 46           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 68           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 68           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 68           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 68           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 68           ; 32           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 68           ; 32           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 68           ; 32           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 68           ; 31           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 68           ; 46           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 68           ; 30           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 68           ; 30           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 68           ; 30           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 68           ; 29           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 68           ; 25           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 68           ; 25           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 68           ; 25           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 68           ; 24           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 68           ; 23           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 68           ; 23           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 68           ; 46           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 68           ; 23           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 68           ; 22           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 68           ; 45           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 68           ; 44           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 68           ; 44           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 68           ; 44           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 68           ; 43           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 68           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 68           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; AB4   ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 49           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_KEY           ; K8    ; 8A       ; 2            ; 61           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_SD_CMD        ; D14   ; 7C       ; 40           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 40           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 40           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 37           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 37           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 34           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 34           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 34           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 33           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 33           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 33           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 33           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 32           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                               ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 21 / 68 ( 31 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 5 / 13 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 337        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 335        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 333        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 331        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 329        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 281        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 279        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 275        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; D5M_D[1]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; D5M_FVAL                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; D5M_STROBE                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; D5M_SDATA                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; D5M_D[6]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; D5M_SCLK                        ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; D5M_LVAL                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; D5M_D[2]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; D5M_D[5]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; D5M_D[7]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; D5M_RESET_N                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; D5M_D[0]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 128        ; 4A             ; D5M_D[3]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; D5M_D[4]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; D5M_TRIGGER                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 149        ; 4A             ; D5M_XCLKIN                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; D5M_D[9]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; D5M_D[11]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; D5M_D[8]                        ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; D5M_D[10]                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 363        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 375        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 369        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 367        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 365        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 377        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 293        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 269        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 257        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 255        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 267        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 366        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 282        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 247        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H6       ; 421        ; 8A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 336        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 330        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 328        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 266        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 258        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 260        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 252        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 243        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 241        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 250        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 420        ; 8A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 236        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 235        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 270        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 228        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 226        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 220        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 218        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 233        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 254        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 240        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 238        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 210        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 212        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 219        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 222        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 208        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 223        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; D5M_PIXCLK                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X68_Y61_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; LED[0]              ; Missing drive strength and slew rate ;
; LED[1]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; D5M_XCLKIN          ; Incomplete set of assignments        ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; D5M_D[0]            ; Incomplete set of assignments        ;
; D5M_D[1]            ; Incomplete set of assignments        ;
; D5M_D[2]            ; Incomplete set of assignments        ;
; D5M_D[3]            ; Incomplete set of assignments        ;
; D5M_D[4]            ; Incomplete set of assignments        ;
; D5M_D[5]            ; Incomplete set of assignments        ;
; D5M_D[6]            ; Incomplete set of assignments        ;
; D5M_D[7]            ; Incomplete set of assignments        ;
; D5M_D[8]            ; Incomplete set of assignments        ;
; D5M_D[9]            ; Incomplete set of assignments        ;
; D5M_D[10]           ; Incomplete set of assignments        ;
; D5M_D[11]           ; Incomplete set of assignments        ;
; D5M_FVAL            ; Incomplete set of assignments        ;
; D5M_LVAL            ; Incomplete set of assignments        ;
; D5M_PIXCLK          ; Incomplete set of assignments        ;
; D5M_RESET_N         ; Incomplete set of assignments        ;
; D5M_SCLK            ; Incomplete set of assignments        ;
; D5M_STROBE          ; Incomplete set of assignments        ;
; D5M_TRIGGER         ; Incomplete set of assignments        ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; D5M_SDATA           ; Incomplete set of assignments        ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_ENET_INT_N      ; Missing location assignment          ;
; HPS_KEY             ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                            ;                           ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                            ; Integer PLL               ;
;     -- PLL Location                                                                                                        ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                             ; none                      ;
;     -- PLL Bandwidth                                                                                                       ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                             ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                           ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                          ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                   ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                  ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                   ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                   ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                                          ; On                        ;
;     -- PLL Fractional Division                                                                                             ; N/A                       ;
;     -- M Counter                                                                                                           ; 12                        ;
;     -- N Counter                                                                                                           ; 2                         ;
;     -- PLL Refclk Select                                                                                                   ;                           ;
;             -- PLL Refclk Select Location                                                                                  ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                          ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                          ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                             ; N/A                       ;
;             -- CORECLKIN source                                                                                            ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                          ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                           ; N/A                       ;
;             -- RXIQCLKIN source                                                                                            ; N/A                       ;
;             -- CLKIN(0) source                                                                                             ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                                             ; N/A                       ;
;             -- CLKIN(2) source                                                                                             ; N/A                       ;
;             -- CLKIN(3) source                                                                                             ; N/A                       ;
;     -- PLL Output Counter                                                                                                  ;                           ;
;         -- cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                      ; 10.0 MHz                  ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; Off                       ;
;             -- Duty Cycle                                                                                                  ; 50.0000                   ;
;             -- Phase Shift                                                                                                 ; 0.000000 degrees          ;
;             -- C Counter                                                                                                   ; 30                        ;
;             -- C Counter PH Mux PRST                                                                                       ; 0                         ;
;             -- C Counter PRST                                                                                              ; 1                         ;
;         -- cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                      ; 5.0 MHz                   ;
;             -- Output Clock Location                                                                                       ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                      ; Off                       ;
;             -- Duty Cycle                                                                                                  ; 50.0000                   ;
;             -- Phase Shift                                                                                                 ; 0.000000 degrees          ;
;             -- C Counter                                                                                                   ; 60                        ;
;             -- C Counter PH Mux PRST                                                                                       ; 0                         ;
;             -- C Counter PRST                                                                                              ; 1                         ;
;                                                                                                                            ;                           ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |soc_top                                                                                      ; 6663.5 (0.5)         ; 7543.0 (0.5)                     ; 951.5 (0.0)                                       ; 72.0 (0.0)                       ; 0.0 (0.0)            ; 11427 (2)           ; 8631 (0)                  ; 226 (226)     ; 770281            ; 101   ; 1          ; 142  ; 0            ; |soc_top                                                                                                                                                                                                                                                                                                                                                                        ; soc_top                                           ; work         ;
;    |cycloneV_soc:cycloneV_soc_2|                                                              ; 6628.1 (0.0)         ; 7500.4 (0.0)                     ; 944.3 (0.0)                                       ; 72.0 (0.0)                       ; 0.0 (0.0)            ; 11362 (0)           ; 8572 (0)                  ; 0 (0)         ; 770281            ; 101   ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2                                                                                                                                                                                                                                                                                                                                            ; cycloneV_soc                                      ; cycloneV_soc ;
;       |addVector_avalon:addvector_0|                                                          ; 598.6 (140.5)        ; 671.2 (199.0)                    ; 75.0 (58.5)                                       ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 1098 (242)          ; 727 (268)                 ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0                                                                                                                                                                                                                                                                                                               ; addVector_avalon                                  ; cyclonev_soc ;
;          |readPacketsAvalon:readPacketsAvalon_1|                                              ; 228.8 (194.4)        ; 237.0 (201.0)                    ; 9.7 (8.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 428 (361)           ; 230 (185)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1                                                                                                                                                                                                                                                                         ; readPacketsAvalon                                 ; cyclonev_soc ;
;             |scfifo:scfifo_component|                                                         ; 34.3 (0.0)           ; 36.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component                                                                                                                                                                                                                                                 ; scfifo                                            ; work         ;
;                |scfifo_0dd1:auto_generated|                                                   ; 34.3 (0.0)           ; 36.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated                                                                                                                                                                                                                      ; scfifo_0dd1                                       ; work         ;
;                   |a_dpfifo_5e91:dpfifo|                                                      ; 34.3 (19.8)          ; 36.0 (21.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (38)             ; 45 (16)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo                                                                                                                                                                                                 ; a_dpfifo_5e91                                     ; work         ;
;                      |altsyncram_39i1:FIFOram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram                                                                                                                                                                         ; altsyncram_39i1                                   ; work         ;
;                      |cntr_847:usedw_counter|                                                 ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_847:usedw_counter                                                                                                                                                                          ; cntr_847                                          ; work         ;
;                      |cntr_k2b:rd_ptr_msb|                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_k2b:rd_ptr_msb                                                                                                                                                                             ; cntr_k2b                                          ; work         ;
;                      |cntr_s3b:wr_ptr|                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr                                                                                                                                                                                 ; cntr_s3b                                          ; work         ;
;          |readPacketsAvalon:readPacketsAvalon_2|                                              ; 229.3 (194.4)        ; 235.2 (199.3)                    ; 6.8 (5.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 428 (361)           ; 229 (183)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2                                                                                                                                                                                                                                                                         ; readPacketsAvalon                                 ; cyclonev_soc ;
;             |scfifo:scfifo_component|                                                         ; 34.8 (0.0)           ; 35.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 46 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component                                                                                                                                                                                                                                                 ; scfifo                                            ; work         ;
;                |scfifo_0dd1:auto_generated|                                                   ; 34.8 (0.0)           ; 35.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 46 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated                                                                                                                                                                                                                      ; scfifo_0dd1                                       ; work         ;
;                   |a_dpfifo_5e91:dpfifo|                                                      ; 34.8 (20.3)          ; 35.8 (21.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (38)             ; 46 (16)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo                                                                                                                                                                                                 ; a_dpfifo_5e91                                     ; work         ;
;                      |altsyncram_39i1:FIFOram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram                                                                                                                                                                         ; altsyncram_39i1                                   ; work         ;
;                      |cntr_847:usedw_counter|                                                 ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_847:usedw_counter                                                                                                                                                                          ; cntr_847                                          ; work         ;
;                      |cntr_k2b:rd_ptr_msb|                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_k2b:rd_ptr_msb                                                                                                                                                                             ; cntr_k2b                                          ; work         ;
;                      |cntr_s3b:wr_ptr|                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr                                                                                                                                                                                 ; cntr_s3b                                          ; work         ;
;       |addVector_avalon:addvector_1|                                                          ; 608.1 (147.4)        ; 681.4 (199.8)                    ; 73.8 (52.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1114 (245)          ; 726 (271)                 ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1                                                                                                                                                                                                                                                                                                               ; addVector_avalon                                  ; cyclonev_soc ;
;          |readPacketsAvalon:readPacketsAvalon_1|                                              ; 228.0 (194.3)        ; 240.4 (205.2)                    ; 12.4 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 432 (365)           ; 227 (182)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1                                                                                                                                                                                                                                                                         ; readPacketsAvalon                                 ; cyclonev_soc ;
;             |scfifo:scfifo_component|                                                         ; 33.7 (0.0)           ; 35.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component                                                                                                                                                                                                                                                 ; scfifo                                            ; work         ;
;                |scfifo_0dd1:auto_generated|                                                   ; 33.7 (0.0)           ; 35.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated                                                                                                                                                                                                                      ; scfifo_0dd1                                       ; work         ;
;                   |a_dpfifo_5e91:dpfifo|                                                      ; 33.7 (19.2)          ; 35.2 (20.8)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (38)             ; 45 (16)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo                                                                                                                                                                                                 ; a_dpfifo_5e91                                     ; work         ;
;                      |altsyncram_39i1:FIFOram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram                                                                                                                                                                         ; altsyncram_39i1                                   ; work         ;
;                      |cntr_847:usedw_counter|                                                 ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_847:usedw_counter                                                                                                                                                                          ; cntr_847                                          ; work         ;
;                      |cntr_k2b:rd_ptr_msb|                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_k2b:rd_ptr_msb                                                                                                                                                                             ; cntr_k2b                                          ; work         ;
;                      |cntr_s3b:wr_ptr|                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr                                                                                                                                                                                 ; cntr_s3b                                          ; work         ;
;          |readPacketsAvalon:readPacketsAvalon_2|                                              ; 232.7 (199.2)        ; 241.2 (204.3)                    ; 8.5 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 437 (370)           ; 228 (183)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2                                                                                                                                                                                                                                                                         ; readPacketsAvalon                                 ; cyclonev_soc ;
;             |scfifo:scfifo_component|                                                         ; 33.5 (0.0)           ; 36.8 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component                                                                                                                                                                                                                                                 ; scfifo                                            ; work         ;
;                |scfifo_0dd1:auto_generated|                                                   ; 33.5 (0.0)           ; 36.8 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 45 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated                                                                                                                                                                                                                      ; scfifo_0dd1                                       ; work         ;
;                   |a_dpfifo_5e91:dpfifo|                                                      ; 33.5 (19.0)          ; 36.8 (22.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (38)             ; 45 (16)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo                                                                                                                                                                                                 ; a_dpfifo_5e91                                     ; work         ;
;                      |altsyncram_39i1:FIFOram|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram                                                                                                                                                                         ; altsyncram_39i1                                   ; work         ;
;                      |cntr_847:usedw_counter|                                                 ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_847:usedw_counter                                                                                                                                                                          ; cntr_847                                          ; work         ;
;                      |cntr_k2b:rd_ptr_msb|                                                    ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_k2b:rd_ptr_msb                                                                                                                                                                             ; cntr_k2b                                          ; work         ;
;                      |cntr_s3b:wr_ptr|                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|cntr_s3b:wr_ptr                                                                                                                                                                                 ; cntr_s3b                                          ; work         ;
;       |altera_reset_controller:rst_controller|                                                ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |altera_reset_controller:rst_controller_003|                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; cycloneV_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; cycloneV_soc ;
;       |bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|                                          ; 88.5 (29.8)          ; 117.3 (31.7)                     ; 28.8 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (60)            ; 204 (49)                  ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0                                                                                                                                                                                                                                                                                               ; bridge_stSrc_mmMaster                             ; cyclonev_soc ;
;          |dcfifo:dcfifo_component|                                                            ; 58.7 (0.0)           ; 85.7 (0.0)                       ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 155 (0)                   ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                                            ; work         ;
;             |dcfifo_dll1:auto_generated|                                                      ; 58.7 (12.3)          ; 85.7 (24.4)                      ; 27.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (20)             ; 155 (40)                  ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_dll1                                       ; work         ;
;                |a_gray2bin_rab:rdptr_g_gray2bin|                                              ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_rab                                    ; work         ;
;                |a_gray2bin_rab:rs_dgwp_gray2bin|                                              ; 2.5 (2.5)            ; 3.6 (3.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_rab                                    ; work         ;
;                |a_graycounter_kvb:wrptr_g1p|                                                  ; 12.2 (12.2)          ; 13.2 (13.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p                                                                                                                                                                                                                ; a_graycounter_kvb                                 ; work         ;
;                |a_graycounter_oh6:rdptr_g1p|                                                  ; 11.8 (11.8)          ; 12.9 (12.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_oh6:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_oh6                                 ; work         ;
;                |alt_synch_pipe_sal:rs_dgwp|                                                   ; 2.8 (0.0)            ; 9.2 (0.0)                        ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_sal:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_sal                                ; work         ;
;                   |dffpipe_d09:dffpipe13|                                                     ; 2.8 (2.8)            ; 9.2 (9.2)                        ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13                                                                                                                                                                                           ; dffpipe_d09                                       ; work         ;
;                |alt_synch_pipe_tal:ws_dgrp|                                                   ; 3.8 (0.0)            ; 9.0 (0.0)                        ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_tal:ws_dgrp                                                                                                                                                                                                                 ; alt_synch_pipe_tal                                ; work         ;
;                   |dffpipe_e09:dffpipe16|                                                     ; 3.8 (3.8)            ; 9.0 (9.0)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16                                                                                                                                                                                           ; dffpipe_e09                                       ; work         ;
;                |altsyncram_jd81:fifo_ram|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram                                                                                                                                                                                                                   ; altsyncram_jd81                                   ; work         ;
;                |cmpr_c06:rdempty_eq_comp|                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                                                                                                                   ; cmpr_c06                                          ; work         ;
;                |cmpr_c06:wrfull_eq_comp|                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                                                                                                                    ; cmpr_c06                                          ; work         ;
;                |dffpipe_c09:rs_brp|                                                           ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|dffpipe_c09:rs_brp                                                                                                                                                                                                                         ; dffpipe_c09                                       ; work         ;
;                |dffpipe_c09:rs_bwp|                                                           ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|dffpipe_c09:rs_bwp                                                                                                                                                                                                                         ; dffpipe_c09                                       ; work         ;
;       |bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|                                          ; 86.7 (30.8)          ; 112.0 (32.3)                     ; 25.3 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (62)            ; 207 (50)                  ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1                                                                                                                                                                                                                                                                                               ; bridge_stSrc_mmMaster                             ; cyclonev_soc ;
;          |dcfifo:dcfifo_component|                                                            ; 55.8 (0.0)           ; 79.7 (0.0)                       ; 23.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 157 (0)                   ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                                            ; work         ;
;             |dcfifo_dll1:auto_generated|                                                      ; 55.8 (13.7)          ; 79.7 (23.9)                      ; 23.8 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (20)             ; 157 (39)                  ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_dll1                                       ; work         ;
;                |a_gray2bin_rab:rdptr_g_gray2bin|                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_rab                                    ; work         ;
;                |a_gray2bin_rab:rs_dgwp_gray2bin|                                              ; 2.7 (2.7)            ; 3.6 (3.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_rab                                    ; work         ;
;                |a_graycounter_kvb:wrptr_g1p|                                                  ; 11.4 (11.4)          ; 12.2 (12.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_kvb:wrptr_g1p                                                                                                                                                                                                                ; a_graycounter_kvb                                 ; work         ;
;                |a_graycounter_oh6:rdptr_g1p|                                                  ; 11.8 (11.8)          ; 12.7 (12.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|a_graycounter_oh6:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_oh6                                 ; work         ;
;                |alt_synch_pipe_sal:rs_dgwp|                                                   ; 2.2 (0.0)            ; 7.6 (0.0)                        ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_sal:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_sal                                ; work         ;
;                   |dffpipe_d09:dffpipe13|                                                     ; 2.2 (2.2)            ; 7.6 (7.6)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe13                                                                                                                                                                                           ; dffpipe_d09                                       ; work         ;
;                |alt_synch_pipe_tal:ws_dgrp|                                                   ; 1.2 (0.0)            ; 6.4 (0.0)                        ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_tal:ws_dgrp                                                                                                                                                                                                                 ; alt_synch_pipe_tal                                ; work         ;
;                   |dffpipe_e09:dffpipe16|                                                     ; 1.2 (1.2)            ; 6.4 (6.4)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe16                                                                                                                                                                                           ; dffpipe_e09                                       ; work         ;
;                |altsyncram_jd81:fifo_ram|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36864             ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram                                                                                                                                                                                                                   ; altsyncram_jd81                                   ; work         ;
;                |cmpr_c06:rdempty_eq_comp|                                                     ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                                                                                                                   ; cmpr_c06                                          ; work         ;
;                |cmpr_c06:wrfull_eq_comp|                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                                                                                                                    ; cmpr_c06                                          ; work         ;
;                |dffpipe_c09:rs_brp|                                                           ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|dffpipe_c09:rs_brp                                                                                                                                                                                                                         ; dffpipe_c09                                       ; work         ;
;                |dffpipe_c09:rs_bwp|                                                           ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|dffpipe_c09:rs_bwp                                                                                                                                                                                                                         ; dffpipe_c09                                       ; work         ;
;       |cycloneV_soc_hps_0:hps_0|                                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                   ; cycloneV_soc_hps_0                                ; cycloneV_soc ;
;          |cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; cycloneV_soc_hps_0_fpga_interfaces                ; cycloneV_soc ;
;          |cycloneV_soc_hps_0_hps_io:hps_io|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; cycloneV_soc_hps_0_hps_io                         ; cycloneV_soc ;
;             |cycloneV_soc_hps_0_hps_io_border:border|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; cycloneV_soc_hps_0_hps_io_border                  ; cycloneV_soc ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; cycloneV_soc ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; cycloneV_soc ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; cycloneV_soc ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; cycloneV_soc ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; cycloneV_soc ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; cycloneV_soc ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; cycloneV_soc ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; cycloneV_soc ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; cycloneV_soc ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; cycloneV_soc ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; cycloneV_soc ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; cycloneV_soc ;
;       |cycloneV_soc_led:led|                                                                  ; 4.8 (4.8)            ; 5.9 (5.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_led:led                                                                                                                                                                                                                                                                                                                       ; cycloneV_soc_led                                  ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_0:mm_interconnect_0|                                      ; 1249.4 (0.0)         ; 1332.7 (0.0)                     ; 100.3 (0.0)                                       ; 16.9 (0.0)                       ; 0.0 (0.0)            ; 1834 (0)            ; 1259 (0)                  ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_0                    ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|                       ; 18.5 (18.5)          ; 19.3 (19.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 19 (19)                   ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;             |altsyncram:mem_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_o6n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated                                                                                                                                                                          ; altsyncram_o6n1                                   ; work         ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                         ; 183.5 (183.5)        ; 195.8 (195.8)                    ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 383 (383)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_merlin_master_agent:addvector_0_avalon_rd1_1_1_1_agent|                      ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:addvector_0_avalon_rd1_1_1_1_agent                                                                                                                                                                                                                             ; altera_merlin_master_agent                        ; cycloneV_soc ;
;          |altera_merlin_master_agent:addvector_0_avalon_rd2_agent|                            ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:addvector_0_avalon_rd2_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent                        ; cycloneV_soc ;
;          |altera_merlin_master_agent:addvector_0_avalon_wr_agent|                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:addvector_0_avalon_wr_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                        ; cycloneV_soc ;
;          |altera_merlin_master_agent:addvector_1_avalon_rd1_1_1_1_agent|                      ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:addvector_1_avalon_rd1_1_1_1_agent                                                                                                                                                                                                                             ; altera_merlin_master_agent                        ; cycloneV_soc ;
;          |altera_merlin_master_agent:addvector_1_avalon_rd2_agent|                            ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:addvector_1_avalon_rd2_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent                        ; cycloneV_soc ;
;          |altera_merlin_master_translator:addvector_0_avalon_rd1_1_1_1_translator|            ; 30.3 (30.3)          ; 31.5 (31.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd1_1_1_1_translator                                                                                                                                                                                                                   ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_master_translator:addvector_0_avalon_rd2_translator|                  ; 35.8 (35.8)          ; 35.8 (35.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd2_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_master_translator:addvector_1_avalon_rd1_1_1_1_translator|            ; 37.2 (37.2)          ; 37.2 (37.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd1_1_1_1_translator                                                                                                                                                                                                                   ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_master_translator:addvector_1_avalon_rd2_translator|                  ; 31.3 (31.3)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd2_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                              ; 25.3 (5.5)           ; 26.0 (5.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (12)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 19.5 (19.5)          ; 20.5 (20.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|         ; 117.9 (64.1)         ; 121.3 (67.3)                     ; 3.8 (3.3)                                         ; 0.4 (0.1)                        ; 0.0 (0.0)            ; 223 (118)           ; 130 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 53.8 (53.8)          ; 54.0 (54.0)                      ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 105 (105)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_rsp_width_adapter|         ; 27.5 (27.5)          ; 34.8 (34.8)                      ; 10.8 (10.8)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 43 (43)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_rsp_width_adapter                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|               ; 120.6 (66.0)         ; 125.0 (71.0)                     ; 5.7 (6.0)                                         ; 1.3 (1.0)                        ; 0.0 (0.0)            ; 196 (122)           ; 135 (60)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 54.3 (54.3)          ; 54.0 (54.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 74 (74)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_0_avalon_rd2_rsp_width_adapter|               ; 32.7 (32.7)          ; 47.7 (47.7)                      ; 17.0 (17.0)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_rsp_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|         ; 108.2 (58.8)         ; 109.8 (60.8)                     ; 1.7 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 207 (107)           ; 130 (57)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_rsp_width_adapter|         ; 20.7 (20.7)          ; 32.6 (32.6)                      ; 13.3 (13.3)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 35 (35)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_rsp_width_adapter                                                                                                                                                                                                                ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|               ; 118.3 (64.2)         ; 122.8 (69.0)                     ; 4.7 (5.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 223 (118)           ; 131 (58)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 53.8 (53.8)          ; 53.8 (53.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_width_adapter:addvector_1_avalon_rd2_rsp_width_adapter|               ; 21.2 (21.2)          ; 33.8 (33.8)                      ; 14.2 (14.2)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 35 (35)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_rsp_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:homography_dma_0_avalon_master_rsp_width_adapter|       ; 17.2 (17.2)          ; 20.7 (20.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:homography_dma_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_002|                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_0_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_003|                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_0_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_004|                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_0_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_005|                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_demux:cmd_demux_005                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_0_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                     ; 280.6 (264.6)        ; 283.4 (266.4)                    ; 9.2 (8.2)                                         ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 437 (408)           ; 18 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_0_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 16.0 (8.0)           ; 17.0 (9.0)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;                |altera_merlin_arb_adder:adder|                                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                 ; altera_merlin_arb_adder                           ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_router_008:router_008|                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                      ; cycloneV_soc_mm_interconnect_0_router_008         ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                 ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_0_rsp_demux          ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_1:mm_interconnect_1|                                      ; 90.2 (0.0)           ; 90.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_1                    ; cycloneV_soc ;
;          |altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|    ; 46.3 (46.3)          ; 46.7 (46.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator                                                                                                                                                                                                           ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram1_data_cmd_width_adapter|                ; 43.8 (43.8)          ; 43.5 (43.5)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 86 (86)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram1_data_cmd_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_2:mm_interconnect_2|                                      ; 89.8 (0.0)           ; 90.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_2                    ; cycloneV_soc ;
;          |altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator|    ; 47.3 (47.3)          ; 47.0 (47.0)                      ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 72 (72)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator                                                                                                                                                                                                           ; altera_merlin_master_translator                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram3_data_agent|                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_0_f2h_sdram3_data_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram3_data_cmd_width_adapter|                ; 42.0 (42.0)          ; 42.8 (42.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_sdram3_data_cmd_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_3:mm_interconnect_3|                                      ; 352.2 (0.0)          ; 366.5 (0.0)                      ; 16.8 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 648 (0)             ; 380 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_3                    ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                         ; 35.7 (35.7)          ; 35.7 (35.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                           ; 24.5 (24.5)          ; 32.8 (32.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 60.8 (26.8)          ; 60.7 (27.8)                      ; 1.3 (1.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 103 (54)            ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; cycloneV_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 34.0 (34.0)          ; 32.8 (32.8)                      ; 0.3 (0.3)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                      ; 80.3 (0.0)           ; 83.3 (0.0)                       ; 3.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 80.3 (79.4)          ; 83.3 (82.2)                      ; 3.4 (3.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 114 (111)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                ; 17.9 (1.3)           ; 18.3 (1.7)                       ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (4)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16.6 (16.6)          ; 16.7 (16.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                  ; 43.6 (43.6)          ; 43.1 (43.1)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 101 (101)           ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                  ; 50.2 (50.2)          ; 50.8 (50.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux|                                     ; 37.5 (34.0)          ; 39.8 (36.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (76)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_3_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_3_rsp_demux:rsp_demux|                                 ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_3_rsp_demux          ; cycloneV_soc ;
;       |cycloneV_soc_mm_interconnect_4:mm_interconnect_4|                                      ; 1335.3 (0.0)         ; 1673.4 (0.0)                     ; 341.1 (0.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 2344 (0)            ; 2412 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4                                                                                                                                                                                                                                                                                           ; cycloneV_soc_mm_interconnect_4                    ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|                         ; 26.8 (26.8)          ; 27.4 (27.4)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|                           ; 14.5 (14.5)          ; 22.1 (22.1)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:addvector_1_slave_1_agent_rdata_fifo|                         ; 26.7 (26.7)          ; 27.4 (27.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|                           ; 20.1 (20.1)          ; 20.4 (20.4)                      ; 1.0 (1.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 26 (26)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rdata_fifo|                ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rsp_fifo|                  ; 19.5 (19.5)          ; 19.4 (19.4)                      ; 0.6 (0.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|                ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rsp_fifo|                  ; 17.7 (17.7)          ; 17.8 (17.8)                      ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|                      ; 24.7 (24.7)          ; 25.9 (25.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|                        ; 19.6 (19.6)          ; 20.9 (20.9)                      ; 1.4 (1.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                      ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                        ; 18.2 (18.2)          ; 19.1 (19.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|                         ; 18.7 (18.7)          ; 31.6 (31.6)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|                           ; 19.2 (19.2)          ; 24.1 (24.1)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                       ; 4.3 (4.3)            ; 4.6 (4.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                         ; 14.3 (14.3)          ; 19.8 (19.8)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|                           ; 18.7 (18.7)          ; 33.6 (33.6)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|                             ; 17.3 (17.3)          ; 26.5 (26.5)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                   ; 8.5 (0.0)            ; 65.1 (0.0)                       ; 56.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 8.5 (8.1)            ; 65.1 (63.3)                      ; 56.6 (55.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 135 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                               ; 9.2 (0.0)            ; 64.5 (0.0)                       ; 55.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 9.2 (8.7)            ; 64.5 (62.7)                      ; 55.3 (53.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 135 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                               ; 4.7 (0.0)            ; 31.8 (0.0)                       ; 27.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 4.7 (3.5)            ; 31.8 (30.6)                      ; 27.1 (27.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                               ; 3.6 (0.0)            ; 34.8 (0.0)                       ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 3.6 (3.1)            ; 34.8 (33.1)                      ; 31.2 (30.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                               ; 2.1 (0.0)            ; 15.3 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 2.1 (0.9)            ; 15.3 (13.7)                      ; 13.2 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                               ; 18.8 (0.0)           ; 42.5 (0.0)                       ; 23.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 18.8 (18.2)          ; 42.5 (41.2)                      ; 23.7 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                               ; 6.4 (0.0)            ; 14.5 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 6.4 (5.8)            ; 14.5 (12.9)                      ; 8.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                               ; 31.1 (0.0)           ; 39.2 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; cycloneV_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 31.1 (30.8)          ; 39.2 (37.5)                      ; 8.1 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 97 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                     ; cycloneV_soc ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 58.8 (32.4)          ; 62.3 (34.3)                      ; 3.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (73)            ; 25 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; cycloneV_soc ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 26.4 (26.4)          ; 28.0 (28.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|                      ; 54.5 (0.0)           ; 58.2 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 54.5 (54.2)          ; 58.2 (57.9)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|                      ; 54.3 (0.0)           ; 57.3 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 54.3 (54.1)          ; 57.3 (57.0)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|             ; 40.3 (0.0)           ; 41.6 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 40.3 (40.3)          ; 41.6 (41.3)                      ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|             ; 39.6 (0.0)           ; 41.0 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.6 (39.3)          ; 41.0 (40.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|                   ; 57.7 (0.0)           ; 60.3 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 57.7 (57.4)          ; 60.3 (60.0)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (76)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                    ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                   ; 45.1 (0.0)           ; 46.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.1 (44.8)          ; 46.0 (45.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                    ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|                      ; 56.9 (0.0)           ; 60.3 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 56.9 (56.2)          ; 60.3 (59.7)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (75)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                    ; 37.2 (0.0)           ; 37.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.2 (36.5)          ; 37.5 (36.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (57)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                     ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|                        ; 58.5 (0.0)           ; 62.3 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; cycloneV_soc ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 58.5 (57.8)          ; 62.3 (61.7)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (75)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; cycloneV_soc ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                         ; altera_merlin_address_alignment                   ; cycloneV_soc ;
;          |altera_merlin_slave_agent:addvector_0_slave_1_agent|                                ; 11.8 (2.4)           ; 12.6 (2.7)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_0_slave_1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.9 (9.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_0_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:addvector_1_slave_1_agent|                                ; 11.4 (2.2)           ; 12.8 (2.8)                       ; 1.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.2 (9.2)            ; 10.1 (10.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:bridge_stsrcmmmaster_0_slave_agent|                       ; 12.3 (2.2)           ; 12.3 (2.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_0_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|                       ; 12.2 (2.0)           ; 12.2 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:homography_dma_0_slave_agent|                             ; 11.8 (1.9)           ; 12.7 (2.7)                       ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (6)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:led_s1_agent|                                             ; 14.8 (4.7)           ; 15.2 (4.9)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|                                ; 11.9 (1.7)           ; 11.9 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                              ; 12.0 (2.2)           ; 12.1 (2.3)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_agent:swir_v400_0_slave_agent|                                  ; 11.5 (1.0)           ; 12.3 (1.7)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; cycloneV_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.6 (10.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; cycloneV_soc ;
;          |altera_merlin_slave_translator:led_s1_translator|                                   ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                    ; 1.0 (1.0)            ; 3.4 (3.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; cycloneV_soc ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; cycloneV_soc ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 11.0 (11.0)          ; 11.3 (11.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_demux:cmd_demux|                                 ; 12.7 (12.7)          ; 13.6 (13.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_demux:cmd_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_demux:cmd_demux_001|                             ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_cmd_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux|                                     ; 13.8 (11.1)          ; 14.1 (11.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_001|                                 ; 7.2 (5.8)            ; 7.3 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (18)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_002|                                 ; 11.3 (9.0)           ; 11.7 (9.3)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (27)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|                                 ; 18.8 (16.5)          ; 19.8 (17.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (61)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_004|                                 ; 19.2 (16.9)          ; 20.1 (17.8)                      ; 0.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (61)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_005|                                 ; 11.2 (8.6)           ; 11.4 (9.0)                       ; 0.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (27)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_006|                                 ; 20.7 (18.3)          ; 21.3 (19.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (62)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|                                 ; 19.3 (17.1)          ; 19.3 (17.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (61)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_008|                                 ; 19.6 (17.0)          ; 19.6 (17.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (60)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_cmd_mux            ; cycloneV_soc ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_router:router|                                       ; 17.7 (17.7)          ; 20.1 (20.1)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_router:router                                                                                                                                                                                                                                              ; cycloneV_soc_mm_interconnect_4_router             ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_router:router_001|                                   ; 10.8 (10.8)          ; 11.5 (11.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_router:router_001                                                                                                                                                                                                                                          ; cycloneV_soc_mm_interconnect_4_router             ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux|                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_002|                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_005|                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_006|                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_007|                             ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_008|                             ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                    ; cycloneV_soc_mm_interconnect_4_rsp_demux          ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux_003:rsp_demux_003|                         ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                ; cycloneV_soc_mm_interconnect_4_rsp_demux_003      ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_demux_004:rsp_demux_004|                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                ; cycloneV_soc_mm_interconnect_4_rsp_demux_004      ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_mux:rsp_mux|                                     ; 22.0 (22.0)          ; 25.8 (25.8)                      ; 4.6 (4.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 57 (57)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_mux:rsp_mux                                                                                                                                                                                                                                            ; cycloneV_soc_mm_interconnect_4_rsp_mux            ; cycloneV_soc ;
;          |cycloneV_soc_mm_interconnect_4_rsp_mux:rsp_mux_001|                                 ; 89.9 (89.9)          ; 100.4 (100.4)                    ; 11.3 (11.3)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 240 (240)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                        ; cycloneV_soc_mm_interconnect_4_rsp_mux            ; cycloneV_soc ;
;       |cycloneV_soc_onchip_memory2_0:onchip_memory2_0|                                        ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                             ; cycloneV_soc_onchip_memory2_0                     ; cycloneV_soc ;
;          |altsyncram:the_altsyncram|                                                          ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_vvn1:auto_generated|                                                  ; 1.3 (0.3)            ; 1.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_vvn1                                   ; work         ;
;                |decode_5la:decode3|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                 ; decode_5la                                        ; work         ;
;       |cycloneV_soc_pll_0:pll_0|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0                                                                                                                                                                                                                                                                                                                   ; cycloneV_soc_pll_0                                ; cycloneV_soc ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                           ; altera_pll                                        ; work         ;
;       |cycloneV_soc_sw:sw|                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw                                                                                                                                                                                                                                                                                                                         ; cycloneV_soc_sw                                   ; cycloneV_soc ;
;       |homography_avalon:homography_dma_0|                                                    ; 1839.3 (233.7)       ; 2022.2 (380.2)                   ; 228.5 (147.2)                                     ; 45.6 (0.6)                       ; 0.0 (0.0)            ; 3168 (321)          ; 1939 (648)                ; 0 (0)         ; 33001             ; 9     ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0                                                                                                                                                                                                                                                                                                         ; homography_avalon                                 ; cyclonev_soc ;
;          |homography_core:homography_core_1|                                                  ; 1567.1 (339.9)       ; 1603.5 (336.1)                   ; 81.3 (4.6)                                        ; 45.0 (8.4)                       ; 0.0 (0.0)            ; 2772 (646)          ; 1238 (481)                ; 0 (0)         ; 233               ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1                                                                                                                                                                                                                                                                       ; homography_core                                   ; cyclonev_soc ;
;             |lpm_divide:divisor1|                                                             ; 618.0 (0.0)          ; 672.1 (0.0)                      ; 71.5 (0.0)                                        ; 17.4 (0.0)                       ; 0.0 (0.0)            ; 1029 (0)            ; 513 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                |lpm_divide_h7t:auto_generated|                                                ; 618.0 (0.0)          ; 672.1 (0.0)                      ; 71.5 (0.0)                                        ; 17.4 (0.0)                       ; 0.0 (0.0)            ; 1029 (0)            ; 513 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated                                                                                                                                                                                                                     ; lpm_divide_h7t                                    ; work         ;
;                   |sign_div_unsign_pqh:divider|                                               ; 618.0 (15.7)         ; 672.1 (17.3)                     ; 71.5 (1.8)                                        ; 17.4 (0.2)                       ; 0.0 (0.0)            ; 1029 (41)           ; 513 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider                                                                                                                                                                                         ; sign_div_unsign_pqh                               ; work         ;
;                      |alt_u_div_scg:divider|                                                  ; 602.3 (602.3)        ; 654.7 (654.7)                    ; 69.7 (69.7)                                       ; 17.2 (17.2)                      ; 0.0 (0.0)            ; 988 (988)           ; 512 (512)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider                                                                                                                                                                   ; alt_u_div_scg                                     ; work         ;
;             |lpm_divide:divisor2|                                                             ; 609.3 (0.0)          ; 595.3 (0.0)                      ; 5.2 (0.0)                                         ; 19.2 (0.0)                       ; 0.0 (0.0)            ; 1097 (0)            ; 244 (0)                   ; 0 (0)         ; 233               ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2                                                                                                                                                                                                                                                   ; lpm_divide                                        ; work         ;
;                |lpm_divide_h7t:auto_generated|                                                ; 609.3 (0.0)          ; 595.3 (0.0)                      ; 5.2 (0.0)                                         ; 19.2 (0.0)                       ; 0.0 (0.0)            ; 1097 (0)            ; 244 (0)                   ; 0 (0)         ; 233               ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated                                                                                                                                                                                                                     ; lpm_divide_h7t                                    ; work         ;
;                   |sign_div_unsign_pqh:divider|                                               ; 609.3 (25.5)         ; 595.3 (27.7)                     ; 5.2 (3.7)                                         ; 19.2 (1.6)                       ; 0.0 (0.0)            ; 1097 (75)           ; 244 (2)                   ; 0 (0)         ; 233               ; 5     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider                                                                                                                                                                                         ; sign_div_unsign_pqh                               ; work         ;
;                      |alt_u_div_scg:divider|                                                  ; 576.6 (556.8)        ; 560.6 (539.4)                    ; 1.6 (0.3)                                         ; 17.6 (17.6)                      ; 0.0 (0.0)            ; 1008 (968)          ; 234 (209)                 ; 0 (0)         ; 156               ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider                                                                                                                                                                   ; alt_u_div_scg                                     ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_0|                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0                                                                                                                                  ; altshift_taps                                     ; work         ;
;                            |shift_taps_lf11:auto_generated|                                   ; 6.7 (2.2)            ; 6.7 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated                                                                                                   ; shift_taps_lf11                                   ; work         ;
;                               |altsyncram_to91:altsyncram5|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated|altsyncram_to91:altsyncram5                                                                       ; altsyncram_to91                                   ; work         ;
;                               |cntr_shf:cntr1|                                                ; 4.0 (4.0)            ; 4.4 (4.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated|cntr_shf:cntr1                                                                                    ; cntr_shf                                          ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_1|                                    ; 6.7 (0.0)            ; 7.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1                                                                                                                                  ; altshift_taps                                     ; work         ;
;                            |shift_taps_kf11:auto_generated|                                   ; 6.7 (2.9)            ; 7.5 (3.5)                        ; 0.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 8 (3)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated                                                                                                   ; shift_taps_kf11                                   ; work         ;
;                               |altsyncram_ro91:altsyncram5|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 40                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|altsyncram_ro91:altsyncram5                                                                       ; altsyncram_ro91                                   ; work         ;
;                               |cntr_rhf:cntr1|                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|cntr_rhf:cntr1                                                                                    ; cntr_rhf                                          ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_2|                                    ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2                                                                                                                                  ; altshift_taps                                     ; work         ;
;                            |shift_taps_jf11:auto_generated|                                   ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated                                                                                                   ; shift_taps_jf11                                   ; work         ;
;                               |altsyncram_no91:altsyncram4|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated|altsyncram_no91:altsyncram4                                                                       ; altsyncram_no91                                   ; work         ;
;                               |cntr_phf:cntr1|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated|cntr_phf:cntr1                                                                                    ; cntr_phf                                          ; work         ;
;                         |altshift_taps:DFFNumerator_rtl_3|                                    ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3                                                                                                                                  ; altshift_taps                                     ; work         ;
;                            |shift_taps_tg11:auto_generated|                                   ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated                                                                                                   ; shift_taps_tg11                                   ; work         ;
;                               |altsyncram_br91:altsyncram4|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 36                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated|altsyncram_br91:altsyncram4                                                                       ; altsyncram_br91                                   ; work         ;
;                               |cntr_ohf:cntr1|                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated|cntr_ohf:cntr1                                                                                    ; cntr_ohf                                          ; work         ;
;                      |altshift_taps:DFF_Num_Sign_rtl_0|                                       ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 77                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0                                                                                                                                                        ; altshift_taps                                     ; work         ;
;                         |shift_taps_0h11:auto_generated|                                      ; 7.0 (3.2)            ; 7.0 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 8 (3)                     ; 0 (0)         ; 77                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated                                                                                                                         ; shift_taps_0h11                                   ; work         ;
;                            |altsyncram_jr91:altsyncram5|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 77                ; 1     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|altsyncram_jr91:altsyncram5                                                                                             ; altsyncram_jr91                                   ; work         ;
;                            |cntr_thf:cntr1|                                                   ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|cntr_thf:cntr1                                                                                                          ; cntr_thf                                          ; work         ;
;          |lpm_mult:lpm_mult_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                             ; lpm_mult                                          ; work         ;
;             |mult_mat:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|lpm_mult:lpm_mult_component|mult_mat:auto_generated                                                                                                                                                                                                                                                     ; mult_mat                                          ; work         ;
;          |scfifo:scfifo_component|                                                            ; 38.5 (0.0)           ; 38.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 53 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component                                                                                                                                                                                                                                                                                 ; scfifo                                            ; work         ;
;             |scfifo_0791:auto_generated|                                                      ; 38.5 (0.0)           ; 38.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 53 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated                                                                                                                                                                                                                                                      ; scfifo_0791                                       ; work         ;
;                |a_dpfifo_7d91:dpfifo|                                                         ; 38.5 (21.0)          ; 38.5 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (40)             ; 53 (18)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_7d91                                     ; work         ;
;                   |altsyncram_77i1:FIFOram|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram                                                                                                                                                                                                         ; altsyncram_77i1                                   ; work         ;
;                   |cntr_a47:usedw_counter|                                                    ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_a47:usedw_counter                                                                                                                                                                                                          ; cntr_a47                                          ; work         ;
;                   |cntr_t3b:rd_ptr_msb|                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_t3b:rd_ptr_msb                                                                                                                                                                                                             ; cntr_t3b                                          ; work         ;
;                   |cntr_u3b:wr_ptr|                                                           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr                                                                                                                                                                                                                 ; cntr_u3b                                          ; work         ;
;       |lwir_ul0304_avalon:lwir_ul0304_0|                                                      ; 105.6 (39.7)         ; 120.7 (49.8)                     ; 15.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (72)            ; 197 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0                                                                                                                                                                                                                                                                                                           ; lwir_ul0304_avalon                                ; cyclonev_soc ;
;          |lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|                                ; 65.9 (65.9)          ; 70.9 (70.9)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (120)           ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1                                                                                                                                                                                                                                                       ; lwir_UL_03_04_controller                          ; cyclonev_soc ;
;       |swir_controller_avalon:swir_v400_0|                                                    ; 171.8 (39.4)         ; 199.8 (55.5)                     ; 28.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 314 (72)            ; 275 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0                                                                                                                                                                                                                                                                                                         ; swir_controller_avalon                            ; cyclonev_soc ;
;          |swir_controller_core:swir_controller_core_1|                                        ; 132.3 (109.3)        ; 144.3 (120.2)                    ; 12.0 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 242 (201)           ; 170 (132)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1                                                                                                                                                                                                                                                             ; swir_controller_core                              ; cyclonev_soc ;
;             |IntegrationTimeController:INTEGRATION_TIME|                                      ; 23.0 (23.0)          ; 24.2 (24.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME                                                                                                                                                                                                                  ; IntegrationTimeController                         ; work         ;
;    |lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|                                          ; 7.6 (7.6)            ; 11.6 (11.6)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1                                                                                                                                                                                                                                                                                                                        ; lwir_UL_03_04_emulator                            ; work         ;
;    |swir_emulator:swir_emulator_1|                                                            ; 27.3 (27.3)          ; 30.5 (30.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |soc_top|swir_emulator:swir_emulator_1                                                                                                                                                                                                                                                                                                                                          ; swir_emulator                                     ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                     ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; D5M_XCLKIN          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; D5M_D[0]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[1]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[2]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[3]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[4]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[5]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[6]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[7]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[8]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[9]            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[10]           ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_D[11]           ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_FVAL            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_LVAL            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_PIXCLK          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_RESET_N         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; D5M_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; D5M_STROBE          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; D5M_TRIGGER         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; D5M_SDATA           ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; D5M_D[0]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[1]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[2]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[3]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[4]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[5]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[6]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[7]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[8]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[9]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_D[10]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; D5M_D[11]                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; D5M_FVAL                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_LVAL                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; D5M_PIXCLK                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; D5M_STROBE                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; D5M_SDATA                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LED~0                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - LED~0                                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - swir_emulator:swir_emulator_1|col_counter_f[4]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[9]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[8]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[7]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[6]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[5]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[3]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[2]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[1]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[0]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[9]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[0]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[1]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[2]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[8]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[3]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[4]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[5]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[7]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|linha_counter[6]                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[5]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[4]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[3]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[2]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[1]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[0]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[10]                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[9]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[8]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[7]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|clk_counter[6]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[0]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[1]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[2]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[3]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[4]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[5]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[6]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|data[0]                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|data[6]                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|data[7]                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[7]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[6]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[5]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[9]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[8]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[4]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[3]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[2]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[1]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter[0]                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syl_f1                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syl_f2                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f2                                                                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|start_cont                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - swir_emulator:swir_emulator_1|col_counter_f[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - cycloneV_soc:cycloneV_soc_2|cycloneV_soc_sw:sw|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                            ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_V11                                      ; 7264    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_L9                                       ; 60      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~2                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~3                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N30                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~4                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N33                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~5                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N21                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Decoder0~6                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y21_N36                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|Equal0~17                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y22_N36                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|WideOr4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y21_N27                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|address_init_flop[29]~0                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y23_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|fifo_count[31]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y52_N57                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|pending_counter[2]~13                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y46_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|pending_counter[9]~1                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y46_N18                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~8                                                                                                                                                                                                                      ; LABCELL_X15_Y50_N27                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~9                                                                                                                                                                                                                      ; MLABCELL_X14_Y52_N27                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_rreq                                                                                                                                                                                                               ; MLABCELL_X14_Y52_N24                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_wreq                                                                                                                                                                                                               ; LABCELL_X15_Y50_N0                           ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|state.st_setup                                                                                                                                                                                                                                                                                   ; FF_X15_Y24_N26                               ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|waitCounter[31]~2                                                                                                                                                                                                                                                                                ; LABCELL_X15_Y24_N42                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|WideOr4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y25_N27                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|address_init_flop[29]~0                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y25_N33                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|fifo_count[31]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y52_N54                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|pending_counter[0]~13                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y44_N54                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|pending_counter[11]~1                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y44_N36                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~8                                                                                                                                                                                                                      ; MLABCELL_X14_Y52_N30                         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~9                                                                                                                                                                                                                      ; MLABCELL_X14_Y52_N0                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_rreq                                                                                                                                                                                                               ; MLABCELL_X14_Y52_N48                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_wreq                                                                                                                                                                                                               ; LABCELL_X15_Y50_N18                          ; 29      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|state.st_setup                                                                                                                                                                                                                                                                                   ; FF_X15_Y24_N53                               ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|waitCounter[31]~2                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y30_N39                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|v2_get_read_data~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X14_Y52_N51                         ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y15_N54                          ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~2                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y15_N45                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~3                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y14_N21                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~4                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y14_N33                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~5                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y14_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Decoder0~6                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y14_N42                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|Equal0~17                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y15_N36                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|address_init_flop[29]~0                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y19_N42                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|fifo_count[31]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y47_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|pending_counter[2]~14                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y33_N39                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|pending_counter[5]~1                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y42_N24                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|pending_process~7                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y47_N18                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|pending_process~9                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y34_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~8                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N54                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~9                                                                                                                                                                                                                      ; LABCELL_X13_Y53_N54                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_rreq                                                                                                                                                                                                               ; LABCELL_X13_Y47_N12                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_wreq                                                                                                                                                                                                               ; LABCELL_X17_Y50_N36                          ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|state.st_setup                                                                                                                                                                                                                                                                                   ; FF_X23_Y17_N59                               ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|waitCounter[31]~2                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y21_N45                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|WideOr4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y18_N12                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|address_init_flop[29]~0                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y14_N15                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|fifo_count[31]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y53_N0                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|pending_counter[0]~14                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y38_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|pending_counter[14]~1                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y39_N6                          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|pending_process~7                                                                                                                                                                                                                                                                                ; MLABCELL_X19_Y41_N30                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|pending_process~9                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y16_N24                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~8                                                                                                                                                                                                                      ; LABCELL_X27_Y51_N18                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|_~9                                                                                                                                                                                                                      ; LABCELL_X28_Y54_N30                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_rreq                                                                                                                                                                                                               ; LABCELL_X27_Y53_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|valid_wreq                                                                                                                                                                                                               ; LABCELL_X27_Y51_N12                          ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|state.st_setup                                                                                                                                                                                                                                                                                   ; FF_X23_Y18_N29                               ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|waitCounter[31]~2                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y21_N57                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|v2_get_read_data~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y53_N57                          ; 94      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X47_Y9_N14                                ; 636     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X10_Y3_N17                                ; 714     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X47_Y9_N38                                ; 988     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y22_N50                               ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                   ; FF_X35_Y16_N29                               ; 120     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                   ; FF_X35_Y16_N29                               ; 4136    ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|q_b[9]                                                                                                                                                                                                                                     ; M10K_X20_Y34_N0                              ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                         ; MLABCELL_X19_Y38_N54                         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                         ; LABCELL_X21_Y33_N0                           ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|registers[0][27]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y6_N24                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|request_read~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y9_N3                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|s_address[31]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y38_N0                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|waitreq_proc~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y38_N54                          ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|q_b[9]                                                                                                                                                                                                                                     ; M10K_X12_Y38_N0                              ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                         ; LABCELL_X30_Y45_N54                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                       ; LABCELL_X11_Y40_N36                          ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|registers[0][27]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y8_N6                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|request_read~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y10_N36                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|s_address[31]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y45_N48                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|waitreq_proc~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y45_N18                          ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X32_Y24_N111            ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X32_Y22_N111 ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111        ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y51_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y36_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y43_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y29_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y57_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X68_Y51_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y43_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y43_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y43_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y43_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y43_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y45_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y43_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y36_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y36_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y36_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y36_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y36_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y38_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y36_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y29_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y29_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y29_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y29_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y29_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y31_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y29_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y22_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y22_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y22_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y22_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y22_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y24_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y22_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X64_Y18_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X64_Y18_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X54_Y18_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_led:led|always0~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y12_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                  ; LABCELL_X22_Y49_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                ; LABCELL_X28_Y50_N27                          ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|write                                                                                                                                                                                                                                                 ; LABCELL_X28_Y50_N57                          ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                              ; LABCELL_X27_Y47_N45                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                              ; LABCELL_X27_Y47_N21                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                              ; LABCELL_X27_Y47_N51                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                              ; MLABCELL_X25_Y50_N21                         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N57                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N27                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                               ; LABCELL_X21_Y46_N45                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                               ; LABCELL_X21_Y46_N54                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N18                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N36                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N39                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N42                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N3                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                            ; FF_X25_Y47_N11                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                            ; FF_X25_Y47_N50                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                            ; FF_X25_Y47_N53                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                            ; FF_X25_Y47_N26                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; FF_X25_Y47_N20                               ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                           ; MLABCELL_X25_Y47_N45                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                             ; FF_X25_Y47_N35                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                             ; FF_X25_Y47_N14                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                             ; FF_X25_Y47_N17                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                             ; FF_X25_Y47_N38                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                             ; FF_X25_Y47_N41                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                             ; FF_X25_Y47_N56                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                             ; FF_X25_Y47_N59                               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                             ; FF_X25_Y47_N8                                ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y47_N0                          ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd1_1_1_1_translator|address_register[7]~0                                                                                                                                                                                                                      ; LABCELL_X10_Y46_N36                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd1_1_1_1_translator|address_register[7]~1                                                                                                                                                                                                                      ; LABCELL_X15_Y45_N6                           ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd1_1_1_1_translator|always4~0                                                                                                                                                                                                                                  ; LABCELL_X10_Y46_N15                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd2_translator|address_register[12]~0                                                                                                                                                                                                                           ; LABCELL_X21_Y44_N24                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd2_translator|address_register[12]~1                                                                                                                                                                                                                           ; LABCELL_X15_Y44_N54                          ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_0_avalon_rd2_translator|always4~0                                                                                                                                                                                                                                        ; LABCELL_X15_Y44_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd1_1_1_1_translator|address_register[25]~0                                                                                                                                                                                                                     ; LABCELL_X13_Y42_N24                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd1_1_1_1_translator|address_register[25]~1                                                                                                                                                                                                                     ; LABCELL_X11_Y42_N6                           ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd1_1_1_1_translator|always4~0                                                                                                                                                                                                                                  ; LABCELL_X13_Y37_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd2_translator|address_register[4]~0                                                                                                                                                                                                                            ; LABCELL_X28_Y38_N54                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd2_translator|address_register[4]~1                                                                                                                                                                                                                            ; LABCELL_X28_Y38_N0                           ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:addvector_1_avalon_rd2_translator|always4~0                                                                                                                                                                                                                                        ; LABCELL_X23_Y38_N9                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                               ; MLABCELL_X25_Y50_N0                          ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                   ; LABCELL_X21_Y49_N36                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                 ; LABCELL_X18_Y40_N36                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                 ; MLABCELL_X14_Y45_N24                         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                        ; LABCELL_X13_Y45_N18                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|always10~3                                                                                                                                                                                                                              ; MLABCELL_X14_Y45_N57                         ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|always9~0                                                                                                                                                                                                                               ; MLABCELL_X14_Y45_N45                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                              ; LABCELL_X13_Y44_N39                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|count[2]~1                                                                                                                                                                                                                              ; LABCELL_X13_Y44_N30                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                           ; FF_X13_Y44_N14                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|out_channel[0]~0                                                                                                                                                                                                                        ; LABCELL_X15_Y40_N36                          ; 76      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_cmd_width_adapter|unaligned_read~0                                                                                                                                                                                                                        ; MLABCELL_X14_Y45_N54                         ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd1_1_1_1_rsp_width_adapter|use_reg                                                                                                                                                                                                                                 ; FF_X18_Y53_N8                                ; 71      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                       ; LABCELL_X18_Y43_N24                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                       ; MLABCELL_X19_Y44_N15                         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]~0                                                                                                                                                            ; LABCELL_X18_Y43_N30                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7                                                                                                                                                                              ; LABCELL_X18_Y43_N36                          ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|always10~1                                                                                                                                                                                                                                    ; LABCELL_X18_Y43_N48                          ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|always9~0                                                                                                                                                                                                                                     ; LABCELL_X17_Y45_N3                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                                    ; LABCELL_X18_Y43_N15                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|count[2]~1                                                                                                                                                                                                                                    ; LABCELL_X17_Y45_N0                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                 ; FF_X17_Y45_N26                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|out_channel[0]~0                                                                                                                                                                                                                              ; LABCELL_X21_Y43_N39                          ; 71      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_cmd_width_adapter|unaligned_read                                                                                                                                                                                                                                ; LABCELL_X18_Y44_N51                          ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_0_avalon_rd2_rsp_width_adapter|use_reg                                                                                                                                                                                                                                       ; FF_X15_Y52_N32                               ; 71      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                 ; LABCELL_X11_Y43_N48                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                 ; LABCELL_X13_Y43_N39                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                        ; LABCELL_X11_Y45_N51                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|always10~2                                                                                                                                                                                                                              ; LABCELL_X13_Y43_N42                          ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|always9~0                                                                                                                                                                                                                               ; LABCELL_X13_Y43_N18                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                              ; LABCELL_X13_Y43_N36                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|count[2]~1                                                                                                                                                                                                                              ; LABCELL_X13_Y43_N30                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                           ; FF_X14_Y44_N44                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|out_channel[0]~0                                                                                                                                                                                                                        ; LABCELL_X13_Y37_N48                          ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_cmd_width_adapter|unaligned_read~0                                                                                                                                                                                                                        ; LABCELL_X10_Y42_N30                          ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd1_1_1_1_rsp_width_adapter|use_reg                                                                                                                                                                                                                                 ; FF_X14_Y53_N56                               ; 72      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                       ; LABCELL_X21_Y40_N45                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                       ; MLABCELL_X19_Y39_N3                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                                                                                                                                              ; LABCELL_X21_Y38_N12                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|always10~3                                                                                                                                                                                                                                    ; MLABCELL_X19_Y39_N27                         ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|always9~0                                                                                                                                                                                                                                     ; MLABCELL_X19_Y39_N42                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                                    ; LABCELL_X21_Y40_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|count[2]~1                                                                                                                                                                                                                                    ; MLABCELL_X19_Y39_N36                         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                 ; FF_X19_Y39_N14                               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|out_channel[0]~0                                                                                                                                                                                                                              ; LABCELL_X27_Y37_N3                           ; 75      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_cmd_width_adapter|unaligned_read~0                                                                                                                                                                                                                              ; LABCELL_X21_Y38_N18                          ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:addvector_1_avalon_rd2_rsp_width_adapter|use_reg                                                                                                                                                                                                                                       ; FF_X27_Y53_N59                               ; 71      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[7]~1                                                                                                                                                                                                                  ; LABCELL_X21_Y40_N12                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|cycloneV_soc_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                      ; LABCELL_X21_Y40_N6                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|address_register[2]~0                                                                                                                                                                                                              ; MLABCELL_X25_Y45_N51                         ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge_stsrcmmmaster_1_avalon_master_translator|address_register[2]~1                                                                                                                                                                                                              ; LABCELL_X30_Y45_N36                          ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram1_data_cmd_width_adapter|always10~1                                                                                                                                                                                                                                     ; LABCELL_X27_Y48_N54                          ; 68      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator|address_register[27]~0                                                                                                                                                                                                             ; LABCELL_X28_Y37_N6                           ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge_stsrcmmmaster_0_avalon_master_translator|address_register[27]~1                                                                                                                                                                                                             ; LABCELL_X17_Y38_N3                           ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_sdram3_data_cmd_width_adapter|always10~1                                                                                                                                                                                                                                     ; MLABCELL_X25_Y40_N42                         ; 71      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X22_Y26_N24                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X22_Y27_N0                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y29_N6                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X22_Y25_N45                          ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                           ; LABCELL_X22_Y25_N27                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X22_Y25_N9                           ; 58      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; FF_X19_Y27_N14                               ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; FF_X22_Y29_N38                               ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                     ; LABCELL_X23_Y28_N45                          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0                                                                                                                                                                                                                                                     ; LABCELL_X22_Y25_N33                          ; 66      ; Read enable                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                    ; MLABCELL_X25_Y27_N6                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                          ; FF_X25_Y29_N35                               ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                       ; LABCELL_X27_Y31_N24                          ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                        ; LABCELL_X23_Y28_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                  ; MLABCELL_X25_Y29_N54                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                      ; FF_X25_Y29_N50                               ; 88      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_3:mm_interconnect_3|cycloneV_soc_mm_interconnect_3_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y29_N9                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X35_Y15_N12                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_0_slave_1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X36_Y13_N24                          ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X33_Y14_N51                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:addvector_1_slave_1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X45_Y13_N51                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X37_Y9_N27                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_0_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X37_Y9_N33                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X37_Y10_N51                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:bridge_stsrcmmmaster_1_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X48_Y10_N9                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; MLABCELL_X32_Y11_N12                         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:homography_dma_0_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; MLABCELL_X50_Y7_N24                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X54_Y12_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X53_Y14_N3                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X51_Y9_N18                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                               ; LABCELL_X51_Y11_N6                           ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X51_Y11_N51                          ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X54_Y9_N39                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; MLABCELL_X50_Y14_N45                         ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X54_Y5_N39                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                 ; MLABCELL_X55_Y7_N18                          ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:swir_v400_0_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y5_N27                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; MLABCELL_X47_Y4_N39                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X46_Y7_N15                           ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X49_Y13_N0                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X46_Y13_N36                          ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X46_Y5_N18                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X45_Y9_N33                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X49_Y10_N39                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                       ; LABCELL_X51_Y9_N51                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X56_Y9_N51                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                         ; LABCELL_X51_Y9_N39                           ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X48_Y6_N39                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                       ; LABCELL_X54_Y5_N9                            ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                       ; LABCELL_X56_Y9_N6                            ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                         ; LABCELL_X54_Y5_N6                            ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                           ; MLABCELL_X47_Y13_N54                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                           ; LABCELL_X46_Y12_N57                          ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                                ; LABCELL_X41_Y12_N33                          ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; MLABCELL_X37_Y12_N42                         ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; MLABCELL_X37_Y12_N30                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; MLABCELL_X37_Y16_N0                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_1_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; MLABCELL_X42_Y14_N48                         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X38_Y11_N12                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X43_Y9_N0                            ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X46_Y10_N12                          ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:bridge_stsrcmmmaster_1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; MLABCELL_X47_Y10_N42                         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                ; LABCELL_X40_Y10_N0                           ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:homography_dma_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                 ; LABCELL_X49_Y10_N6                           ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X45_Y12_N0                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; MLABCELL_X50_Y12_N51                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X48_Y13_N45                          ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X49_Y14_N3                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; MLABCELL_X50_Y15_N27                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X49_Y16_N51                          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; LABCELL_X46_Y5_N6                            ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:swir_v400_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; MLABCELL_X47_Y4_N21                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_0_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X36_Y13_N15                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_0_slave_1_agent|m0_read~1                                                                                                                                                                                                                                                      ; LABCELL_X35_Y13_N33                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X45_Y13_N30                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:addvector_1_slave_1_agent|m0_read~1                                                                                                                                                                                                                                                      ; LABCELL_X36_Y15_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; MLABCELL_X37_Y9_N15                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_0_slave_agent|m0_read~1                                                                                                                                                                                                                                             ; MLABCELL_X37_Y9_N12                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; LABCELL_X48_Y10_N33                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:bridge_stsrcmmmaster_1_slave_agent|m0_read~1                                                                                                                                                                                                                                             ; LABCELL_X48_Y10_N45                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                     ; MLABCELL_X50_Y7_N39                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:homography_dma_0_slave_agent|m0_read~1                                                                                                                                                                                                                                                   ; MLABCELL_X42_Y10_N9                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                     ; LABCELL_X53_Y14_N33                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X51_Y9_N27                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|m0_read                                                                                                                                                                                                                                                        ; LABCELL_X51_Y13_N15                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                      ; MLABCELL_X50_Y14_N33                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                          ; LABCELL_X54_Y5_N51                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:swir_v400_0_slave_agent|m0_read                                                                                                                                                                                                                                                          ; LABCELL_X51_Y5_N36                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~2                                                                                                                                                                                                                                  ; LABCELL_X45_Y9_N18                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                       ; LABCELL_X46_Y13_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~2                                                                                                                                                                                                                                  ; MLABCELL_X42_Y12_N18                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                       ; LABCELL_X41_Y12_N57                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; MLABCELL_X50_Y15_N54                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                  ; MLABCELL_X50_Y15_N12                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; LABCELL_X38_Y11_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X38_Y11_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                              ; LABCELL_X48_Y13_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X48_Y13_N48                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                              ; LABCELL_X45_Y5_N3                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X46_Y5_N33                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; LABCELL_X46_Y10_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X46_Y10_N30                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; LABCELL_X40_Y10_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X40_Y10_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; LABCELL_X38_Y12_N30                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                  ; LABCELL_X38_Y12_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                              ; MLABCELL_X37_Y16_N6                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y16_N18                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                  ; LABCELL_X45_Y12_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|cycloneV_soc_mm_interconnect_4_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                      ; LABCELL_X45_Y12_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                               ; LABCELL_X28_Y28_N57                          ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                               ; LABCELL_X28_Y28_N24                          ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y2_N1                    ; 629     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y0_N1                    ; 854     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|Equal6~5                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y32_N0                           ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|delayCycles[31]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y53_N57                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|Add10~1                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y6_N33                           ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|Equal0~2                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y5_N36                           ; 110     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|accum_control_process~2                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y9_N48                          ; 110     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[165]                                                                                                                                                                               ; LABCELL_X13_Y9_N9                            ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[297]                                                                                                                                                                               ; LABCELL_X13_Y6_N3                            ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[429]                                                                                                                                                                               ; MLABCELL_X6_Y6_N48                           ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[561]                                                                                                                                                                               ; MLABCELL_X8_Y8_N51                           ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[693]                                                                                                                                                                               ; LABCELL_X11_Y14_N54                          ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[825]                                                                                                                                                                               ; LABCELL_X9_Y32_N48                           ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor1|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[957]                                                                                                                                                                               ; LABCELL_X15_Y36_N42                          ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[165]                                                                                                                                                                               ; LABCELL_X13_Y10_N12                          ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[297]                                                                                                                                                                               ; LABCELL_X11_Y7_N9                            ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[429]                                                                                                                                                                               ; LABCELL_X4_Y8_N57                            ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[561]                                                                                                                                                                               ; LABCELL_X7_Y10_N21                           ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[693]                                                                                                                                                                               ; LABCELL_X10_Y16_N42                          ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[825]                                                                                                                                                                               ; LABCELL_X13_Y28_N21                          ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|selnose[957]                                                                                                                                                                               ; LABCELL_X17_Y31_N42                          ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|matriz_homog[0][0][31]~0                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y10_N18                          ; 288     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|matriz_homog[2][0][19]~0                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y10_N3                           ; 196     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|usa_div~0                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y10_N6                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|y_accu1[31]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X21_Y13_N3                           ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|inc_addr~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y20_N12                          ; 115     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|pending_counter[7]~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y48_N36                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|rdreq~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X15_Y22_N12                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[10][31]~10                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y5_N15                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[11][31]~14                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y8_N30                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[12][31]~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y8_N24                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[13][31]~7                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y8_N27                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[14][31]~11                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y8_N21                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[15][31]~15                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y8_N6                            ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[1][31]~4                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N15                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[2][31]~8                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N45                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[3][31]~12                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y8_N51                           ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[4][31]~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N39                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[5][31]~5                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N9                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[6][31]~9                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N18                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[7][31]~13                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y8_N3                            ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[8][31]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X21_Y8_N12                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|registers[9][31]~6                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y8_N0                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|_~0                                                                                                                                                                                                                                                      ; LABCELL_X18_Y49_N36                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|_~10                                                                                                                                                                                                                                                     ; LABCELL_X15_Y47_N42                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|valid_rreq                                                                                                                                                                                                                                               ; LABCELL_X15_Y47_N36                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|valid_wreq                                                                                                                                                                                                                                               ; MLABCELL_X19_Y49_N42                         ; 33      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|line_counter[0]~0                                                                                                                                                                                                                                                              ; LABCELL_X7_Y33_N15                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|proc_counter~7                                                                                                                                                                                                                                                                 ; LABCELL_X7_Y33_N12                           ; 75      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pxl_valid                                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y32_N15                          ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|registers[1][31]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X49_Y11_N39                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|st_endofpacket                                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y32_N36                           ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|registers[1][31]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y5_N51                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|st_endofpacket                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y34_N42                          ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|IntegrationTimeController:INTEGRATION_TIME|FrameDone~6                                                                                                                                                                                                                               ; LABCELL_X7_Y4_N33                            ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|Selector38~1                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y2_N0                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|lFSYNC                                                                                                                                                                                                                                                                               ; FF_X17_Y4_N14                                ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_getRow                                                                                                                                                                                                                                                                   ; FF_X9_Y3_N56                                 ; 39      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_lineSyncPulse                                                                                                                                                                                                                                                            ; FF_X10_Y3_N53                                ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|state.state_waitFrame                                                                                                                                                                                                                                                                ; FF_X10_Y3_N59                                ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[0]~1                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y3_N51                           ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|timeCounter[0]~2                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y3_N6                            ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[0]~3                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y31_N18                           ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[0]~4                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y31_N6                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; swir_emulator:swir_emulator_1|LessThan2~2                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y17_N9                           ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; swir_emulator:swir_emulator_1|col_process~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X14_Y16_N54                         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; swir_emulator:swir_emulator_1|linha_counter[9]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y4_N42                           ; 21      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                             ; PIN_V11                               ; 7264    ; Global Clock         ; GCLK6            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst                                        ; FF_X35_Y16_N29                        ; 4136    ; Global Clock         ; GCLK1            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Global Clock         ; GCLK12           ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                          ; PLLOUTPUTCOUNTER_X0_Y2_N1             ; 629     ; Global Clock         ; GCLK2            ; --                        ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                          ; PLLOUTPUTCOUNTER_X0_Y0_N1             ; 854     ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 988     ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 714     ;
; cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 636     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                              ; M10K_X20_Y55_N0, M10K_X20_Y52_N0, M10K_X20_Y50_N0, M10K_X20_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_0|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                              ; M10K_X20_Y54_N0, M10K_X12_Y51_N0, M10K_X12_Y52_N0, M10K_X12_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_1|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                              ; M10K_X12_Y53_N0, M10K_X20_Y51_N0, M10K_X20_Y53_N0, M10K_X12_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|addVector_avalon:addvector_1|readPacketsAvalon:readPacketsAvalon_2|scfifo:scfifo_component|scfifo_0dd1:auto_generated|a_dpfifo_5e91:dpfifo|altsyncram_39i1:FIFOram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                              ; M10K_X29_Y54_N0, M10K_X29_Y53_N0, M10K_X29_Y52_N0, M10K_X29_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 10           ; 4096         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40960  ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5           ; 0          ; None                              ; M10K_X20_Y32_N0, M10K_X20_Y36_N0, M10K_X20_Y33_N0, M10K_X20_Y35_N0, M10K_X20_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_1|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 10           ; 4096         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40960  ; 4096                        ; 9                           ; 4096                        ; 9                           ; 36864               ; 5           ; 0          ; None                              ; M10K_X12_Y42_N0, M10K_X12_Y40_N0, M10K_X12_Y41_N0, M10K_X12_Y39_N0, M10K_X12_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 64           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                              ; M10K_X29_Y50_N0, M10K_X29_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvn1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64          ; 0          ; cycloneV_soc_onchip_memory2_0.hex ; M10K_X29_Y30_N0, M10K_X20_Y25_N0, M10K_X12_Y29_N0, M10K_X5_Y31_N0, M10K_X12_Y32_N0, M10K_X5_Y32_N0, M10K_X12_Y30_N0, M10K_X12_Y31_N0, M10K_X12_Y16_N0, M10K_X12_Y17_N0, M10K_X29_Y15_N0, M10K_X5_Y12_N0, M10K_X20_Y28_N0, M10K_X20_Y30_N0, M10K_X29_Y29_N0, M10K_X20_Y29_N0, M10K_X12_Y22_N0, M10K_X12_Y14_N0, M10K_X12_Y15_N0, M10K_X12_Y18_N0, M10K_X29_Y14_N0, M10K_X29_Y13_N0, M10K_X29_Y16_N0, M10K_X29_Y18_N0, M10K_X20_Y23_N0, M10K_X29_Y27_N0, M10K_X12_Y23_N0, M10K_X12_Y24_N0, M10K_X20_Y12_N0, M10K_X20_Y15_N0, M10K_X20_Y26_N0, M10K_X20_Y27_N0, M10K_X29_Y28_N0, M10K_X29_Y26_N0, M10K_X29_Y24_N0, M10K_X29_Y25_N0, M10K_X29_Y33_N0, M10K_X29_Y31_N0, M10K_X29_Y20_N0, M10K_X29_Y22_N0, M10K_X12_Y34_N0, M10K_X20_Y31_N0, M10K_X20_Y21_N0, M10K_X20_Y22_N0, M10K_X29_Y23_N0, M10K_X29_Y21_N0, M10K_X29_Y34_N0, M10K_X29_Y32_N0, M10K_X12_Y25_N0, M10K_X12_Y26_N0, M10K_X20_Y13_N0, M10K_X20_Y14_N0, M10K_X20_Y19_N0, M10K_X29_Y19_N0, M10K_X20_Y18_N0, M10K_X20_Y24_N0, M10K_X12_Y20_N0, M10K_X12_Y21_N0, M10K_X20_Y16_N0, M10K_X20_Y20_N0, M10K_X20_Y17_N0, M10K_X29_Y17_N0, M10K_X12_Y28_N0, M10K_X12_Y27_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_lf11:auto_generated|altsyncram_to91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 8            ; 6            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 6                           ; 8                           ; 6                           ; 8                           ; 48                  ; 1           ; 0          ; None                              ; M10K_X12_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_kf11:auto_generated|altsyncram_ro91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 8            ; 5            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 40     ; 5                           ; 8                           ; 5                           ; 8                           ; 40                  ; 1           ; 0          ; None                              ; M10K_X12_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_jf11:auto_generated|altsyncram_no91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0          ; None                              ; M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|alt_u_div_scg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_tg11:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 36     ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 1           ; 0          ; None                              ; M10K_X12_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|homography_core:homography_core_1|lpm_divide:divisor2|lpm_divide_h7t:auto_generated|sign_div_unsign_pqh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_0h11:auto_generated|altsyncram_jr91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 7            ; 11           ; 7            ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 77     ; 7                           ; 11                          ; 7                           ; 11                          ; 77                  ; 1           ; 0          ; None                              ; M10K_X12_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 9            ; 4096         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 36864  ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0          ; None                              ; M10K_X20_Y47_N0, M10K_X20_Y49_N0, M10K_X20_Y48_N0, M10K_X12_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|lpm_mult:lpm_mult_component|mult_mat:auto_generated|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X24_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 23,930 / 130,276 ( 18 % ) ;
; C12 interconnects                           ; 533 / 6,848 ( 8 % )       ;
; C2 interconnects                            ; 8,887 / 51,436 ( 17 % )   ;
; C4 interconnects                            ; 5,141 / 25,120 ( 20 % )   ;
; DQS bus muxes                               ; 4 / 19 ( 21 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 19 ( 21 % )           ;
; Direct links                                ; 2,110 / 130,276 ( 2 % )   ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 332 / 852 ( 39 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 68 / 408 ( 17 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 5,539 / 31,760 ( 17 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 490 / 6,046 ( 8 % )       ;
; R14/C12 interconnect drivers                ; 891 / 8,584 ( 10 % )      ;
; R3 interconnects                            ; 10,820 / 56,712 ( 19 % )  ;
; R6 interconnects                            ; 15,054 / 131,000 ( 11 % ) ;
; Spine clocks                                ; 22 / 150 ( 15 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 68           ; 68           ; 0            ; 32           ; 142       ; 68           ; 0            ; 0            ; 0            ; 0            ; 3            ; 51           ; 76           ; 0            ; 0            ; 0            ; 0            ; 51           ; 25           ; 0            ; 0            ; 0            ; 51           ; 25           ; 142       ; 142       ; 49           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 142          ; 74           ; 74           ; 142          ; 110          ; 0         ; 74           ; 142          ; 142          ; 142          ; 142          ; 139          ; 91           ; 66           ; 142          ; 142          ; 142          ; 142          ; 91           ; 117          ; 142          ; 142          ; 142          ; 91           ; 117          ; 0         ; 0         ; 93           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LED[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; D5M_XCLKIN          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; D5M_D[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[8]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[9]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[10]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_D[11]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_FVAL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_LVAL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_PIXCLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_RESET_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; D5M_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; D5M_STROBE          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; D5M_TRIGGER         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; D5M_SDATA           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_50                                                                    ; CLOCK_50                                                                                                                                                ; 487.2             ;
; cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                             ; 66.1              ;
; cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                             ; 48.4              ;
; cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 12.2              ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                                   ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][118]                                                                                              ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.740             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[30]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.463             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[31]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.463             ;
; CLOCK_50                                                                                                                                                                                                                                       ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.463             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[0]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 1.456             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[31]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 1.420             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.338             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[12]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.274             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[10]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.267             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.243             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[11]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 1.221             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.217             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|slave_readdatavalid                                                                                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.205             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rdata_fifo|mem_used[0]                                                                                            ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.205             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem_used[0]                                                                                              ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.205             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.137             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][69]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][68]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][67]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][66]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][57]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:lwir_ul0304_0_slave_agent_rsp_fifo|mem[0][65]                                                                                               ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:lwir_ul0304_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; 1.120             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[7]                                                                                                                        ; 1.045             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[1]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 1.045             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[6]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[6]                                                                                                                        ; 1.032             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[8]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.999             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[13]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syl_f1                                                                                                                                                                                                 ; 0.851             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[14]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syl_f1                                                                                                                                                                                                 ; 0.831             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[2]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[2]                                                                                                                        ; 0.802             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[3]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[3]                                                                                                                        ; 0.801             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[5]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[5]                                                                                                                        ; 0.799             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[4]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[4]                                                                                                                        ; 0.799             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[1]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[1]                                                                                                                        ; 0.799             ;
; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[0]                                                                                                                                                                                 ; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|pixel_in_f1[0]                                                                                                                        ; 0.799             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[30]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[29]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[28]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[27]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[26]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[25]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[24]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[23]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[22]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[21]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[19]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[18]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[17]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[16]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[15]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[14]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[13]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[12]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[11]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[10]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[9]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[7]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[6]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[5]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[4]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[3]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[2]                                                                                                                       ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|rowCounter[20]                                                                                                                      ; cycloneV_soc:cycloneV_soc_2|swir_controller_avalon:swir_v400_0|swir_controller_core:swir_controller_core_1|WriteMem_1                                                                                                                                  ; 0.772             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[9]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.771             ;
; swir_emulator:swir_emulator_1|linha_counter[7]                                                                                                                                                                                                 ; swir_emulator:swir_emulator_1|data[7]                                                                                                                                                                                                                  ; 0.766             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; 0.710             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:lwir_ul0304_0_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; 0.708             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[3]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[8]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[7]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[1]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[2]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[6]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[0]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[4]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[5]                                                                                                                    ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|syp_f1                                                                                                                                                                                                 ; 0.702             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[22]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.697             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[26]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.689             ;
; swir_emulator:swir_emulator_1|linha_counter[9]                                                                                                                                                                                                 ; swir_emulator:swir_emulator_1|data[7]                                                                                                                                                                                                                  ; 0.687             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[28]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.684             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[24]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.668             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[23]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.667             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[29]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.622             ;
; swir_emulator:swir_emulator_1|linha_counter[8]                                                                                                                                                                                                 ; swir_emulator:swir_emulator_1|data[7]                                                                                                                                                                                                                  ; 0.598             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[21]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.557             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[20]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.553             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[25]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.551             ;
; cycloneV_soc:cycloneV_soc_2|lwir_ul0304_avalon:lwir_ul0304_0|lwir_UL_03_04_controller:lwir_UL_03_04_controller_1|counter[27]                                                                                                                   ; lwir_UL_03_04_emulator:lwir_UL_03_04_emulator_1|col_counter[7]                                                                                                                                                                                         ; 0.540             ;
; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]      ; cycloneV_soc:cycloneV_soc_2|cycloneV_soc_mm_interconnect_4:mm_interconnect_4|altera_merlin_burst_adapter:addvector_0_slave_1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]         ; 0.522             ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[1]                                                                                                         ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ram_block11a4~porta_address_reg0                                                                  ; 0.501             ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[2]                                                                                                         ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ram_block11a4~porta_address_reg0                                                                  ; 0.501             ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[3]                                                                                                         ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ram_block11a4~porta_address_reg0                                                                  ; 0.501             ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[4]                                                                                                         ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ram_block11a4~porta_address_reg0                                                                  ; 0.501             ;
; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|wrptr_g[5]                                                                                                         ; cycloneV_soc:cycloneV_soc_2|bridge_stSrc_mmMaster:bridge_stsrcmmmaster_0|dcfifo:dcfifo_component|dcfifo_dll1:auto_generated|altsyncram_jd81:fifo_ram|ram_block11a4~porta_address_reg0                                                                  ; 0.501             ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr|counter_reg_bit[8]                                                                      ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ram_block1a2~porta_address_reg0                                                         ; 0.493             ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr|counter_reg_bit[6]                                                                      ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ram_block1a2~porta_address_reg0                                                         ; 0.493             ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr|counter_reg_bit[5]                                                                      ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ram_block1a2~porta_address_reg0                                                         ; 0.493             ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr|counter_reg_bit[2]                                                                      ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ram_block1a2~porta_address_reg0                                                         ; 0.493             ;
; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|cntr_u3b:wr_ptr|counter_reg_bit[9]                                                                      ; cycloneV_soc:cycloneV_soc_2|homography_avalon:homography_dma_0|scfifo:scfifo_component|scfifo_0791:auto_generated|a_dpfifo_7d91:dpfifo|altsyncram_77i1:FIFOram|ram_block1a2~porta_address_reg0                                                         ; 0.489             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Warning (20031): Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (119006): Selected device 5CSEMA4U23C6 for design "cycloneV_soc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/rodrigo/intelFPGA_lite/16.1s/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 74 pins of 142 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 41
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G12
    Info (11162): cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 601 fanout uses global clock CLKCTRL_G2
    Info (11162): cycloneV_soc:cycloneV_soc_2|cycloneV_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 796 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 7417 fanout uses global clock CLKCTRL_G6
    Info (11162): cycloneV_soc:cycloneV_soc_2|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 4008 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dll1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'cycloneV_soc.sdc'
Warning (332174): Ignored filter at cycloneV_soc.sdc(2): fpga_clk1_50 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 2
Warning (332049): Ignored create_clock at cycloneV_soc.sdc(2): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 2
    Info (332050): create_clock -period 20 [get_ports fpga_clk1_50] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 2
Warning (332174): Ignored filter at cycloneV_soc.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 5
Warning (332049): Ignored create_clock at cycloneV_soc.sdc(5): Argument <targets> is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 5
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 5
Warning (332174): Ignored filter at cycloneV_soc.sdc(6): altera_reserved_tdi could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 6
Warning (332174): Ignored filter at cycloneV_soc.sdc(6): altera_reserved_tck could not be matched with a clock File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 6
Warning (332049): Ignored set_input_delay at cycloneV_soc.sdc(6): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 6
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 6
Warning (332049): Ignored set_input_delay at cycloneV_soc.sdc(6): Argument -clock is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 6
Warning (332174): Ignored filter at cycloneV_soc.sdc(7): altera_reserved_tms could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 7
Warning (332049): Ignored set_input_delay at cycloneV_soc.sdc(7): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 7
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 7
Warning (332049): Ignored set_input_delay at cycloneV_soc.sdc(7): Argument -clock is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 7
Warning (332174): Ignored filter at cycloneV_soc.sdc(8): altera_reserved_tdo could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 8
Warning (332049): Ignored set_output_delay at cycloneV_soc.sdc(8): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 8
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 8
Warning (332049): Ignored set_output_delay at cycloneV_soc.sdc(8): Argument -clock is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 8
Warning (332174): Ignored filter at cycloneV_soc.sdc(11): fpga_button_pio[0] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 11
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(11): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 11
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 11
Warning (332174): Ignored filter at cycloneV_soc.sdc(12): fpga_button_pio[1] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 12
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(12): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 12
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 12
Warning (332174): Ignored filter at cycloneV_soc.sdc(13): fpga_dipsw_pio[0] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 13
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(13): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 13
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 13
Warning (332174): Ignored filter at cycloneV_soc.sdc(14): fpga_dipsw_pio[1] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 14
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(14): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 14
Warning (332174): Ignored filter at cycloneV_soc.sdc(15): fpga_dipsw_pio[2] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 15
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(15): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 15
Warning (332174): Ignored filter at cycloneV_soc.sdc(16): fpga_dipsw_pio[3] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 16
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(16): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 16
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 16
Warning (332174): Ignored filter at cycloneV_soc.sdc(17): fpga_led_pio[0] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 17
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(17): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 17
Warning (332174): Ignored filter at cycloneV_soc.sdc(18): fpga_led_pio[1] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 18
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(18): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 18
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 18
Warning (332174): Ignored filter at cycloneV_soc.sdc(19): fpga_led_pio[2] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 19
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(19): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 19
Warning (332174): Ignored filter at cycloneV_soc.sdc(20): fpga_led_pio[3] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 20
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(20): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 20
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 20
Warning (332174): Ignored filter at cycloneV_soc.sdc(21): fpga_led_pio[4] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 21
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(21): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[4]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 21
Warning (332174): Ignored filter at cycloneV_soc.sdc(22): fpga_led_pio[5] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 22
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(22): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[5]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 22
Warning (332174): Ignored filter at cycloneV_soc.sdc(23): fpga_led_pio[6] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 23
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(23): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[6]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 23
Warning (332174): Ignored filter at cycloneV_soc.sdc(24): fpga_led_pio[7] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 24
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(24): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[7]}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 24
Warning (332174): Ignored filter at cycloneV_soc.sdc(25): fpga_key_pio[0] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 25
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(25): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 25
    Info (332050): set_false_path -from [get_ports {fpga_key_pio[0]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 25
Warning (332174): Ignored filter at cycloneV_soc.sdc(26): fpga_key_pio[1] could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 26
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(26): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 26
    Info (332050): set_false_path -from [get_ports {fpga_key_pio[1]}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 26
Warning (332174): Ignored filter at cycloneV_soc.sdc(29): hps_emac1_TX_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 29
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(29): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 29
Warning (332174): Ignored filter at cycloneV_soc.sdc(30): hps_emac1_TXD0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 30
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(30): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 30
Warning (332174): Ignored filter at cycloneV_soc.sdc(31): hps_emac1_TXD1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 31
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(31): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 31
Warning (332174): Ignored filter at cycloneV_soc.sdc(32): hps_emac1_TXD2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 32
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(32): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 32
Warning (332174): Ignored filter at cycloneV_soc.sdc(33): hps_emac1_TXD3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 33
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(33): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 33
Warning (332174): Ignored filter at cycloneV_soc.sdc(34): hps_emac1_MDC could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 34
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(34): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 34
Warning (332174): Ignored filter at cycloneV_soc.sdc(35): hps_emac1_TX_CTL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 35
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(35): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 35
Warning (332174): Ignored filter at cycloneV_soc.sdc(36): hps_qspi_SS0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 36
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(36): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 36
Warning (332174): Ignored filter at cycloneV_soc.sdc(37): hps_qspi_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 37
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(37): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 37
Warning (332174): Ignored filter at cycloneV_soc.sdc(38): hps_sdio_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 38
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(38): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 38
Warning (332174): Ignored filter at cycloneV_soc.sdc(39): hps_usb1_STP could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 39
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(39): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 39
Warning (332174): Ignored filter at cycloneV_soc.sdc(40): hps_spim0_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 40
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(40): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 40
Warning (332174): Ignored filter at cycloneV_soc.sdc(41): hps_spim0_MOSI could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 41
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(41): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 41
Warning (332174): Ignored filter at cycloneV_soc.sdc(42): hps_spim0_SS0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 42
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(42): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 42
Warning (332174): Ignored filter at cycloneV_soc.sdc(43): hps_spim1_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 43
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(43): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 43
Warning (332174): Ignored filter at cycloneV_soc.sdc(44): hps_spim1_MOSI could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 44
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(44): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_MOSI}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 44
Warning (332174): Ignored filter at cycloneV_soc.sdc(45): hps_spim1_SS0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 45
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(45): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_spim1_SS0}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 45
Warning (332174): Ignored filter at cycloneV_soc.sdc(46): hps_uart0_TX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 46
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(46): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 46
Warning (332174): Ignored filter at cycloneV_soc.sdc(47): hps_can0_TX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 47
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(47): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 47
Warning (332174): Ignored filter at cycloneV_soc.sdc(48): hps_trace_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 48
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(48): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 48
Warning (332174): Ignored filter at cycloneV_soc.sdc(49): hps_trace_D0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 49
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(49): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 49
Warning (332174): Ignored filter at cycloneV_soc.sdc(50): hps_trace_D1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 50
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(50): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 50
Warning (332174): Ignored filter at cycloneV_soc.sdc(51): hps_trace_D2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 51
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(51): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 51
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 51
Warning (332174): Ignored filter at cycloneV_soc.sdc(52): hps_trace_D3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 52
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(52): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 52
Warning (332174): Ignored filter at cycloneV_soc.sdc(53): hps_trace_D4 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 53
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(53): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 53
Warning (332174): Ignored filter at cycloneV_soc.sdc(54): hps_trace_D5 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 54
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(54): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 54
Warning (332174): Ignored filter at cycloneV_soc.sdc(55): hps_trace_D6 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 55
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(55): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 55
Warning (332174): Ignored filter at cycloneV_soc.sdc(56): hps_trace_D7 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 56
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(56): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 56
Warning (332174): Ignored filter at cycloneV_soc.sdc(58): hps_emac1_MDIO could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 58
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(58): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 58
Warning (332174): Ignored filter at cycloneV_soc.sdc(59): hps_qspi_IO0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 59
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(59): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 59
Warning (332174): Ignored filter at cycloneV_soc.sdc(60): hps_qspi_IO1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 60
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(60): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 60
Warning (332174): Ignored filter at cycloneV_soc.sdc(61): hps_qspi_IO2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 61
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(61): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 61
Warning (332174): Ignored filter at cycloneV_soc.sdc(62): hps_qspi_IO3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 62
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(62): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 62
Warning (332174): Ignored filter at cycloneV_soc.sdc(63): hps_sdio_CMD could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 63
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(63): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 63
Warning (332174): Ignored filter at cycloneV_soc.sdc(64): hps_sdio_D0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 64
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(64): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 64
Warning (332174): Ignored filter at cycloneV_soc.sdc(65): hps_sdio_D1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 65
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(65): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 65
Warning (332174): Ignored filter at cycloneV_soc.sdc(66): hps_sdio_D2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 66
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(66): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 66
Warning (332174): Ignored filter at cycloneV_soc.sdc(67): hps_sdio_D3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 67
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(67): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 67
Warning (332174): Ignored filter at cycloneV_soc.sdc(68): hps_usb1_D0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 68
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(68): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 68
Warning (332174): Ignored filter at cycloneV_soc.sdc(69): hps_usb1_D1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 69
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(69): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 69
Warning (332174): Ignored filter at cycloneV_soc.sdc(70): hps_usb1_D2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 70
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(70): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 70
Warning (332174): Ignored filter at cycloneV_soc.sdc(71): hps_usb1_D3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 71
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(71): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 71
Warning (332174): Ignored filter at cycloneV_soc.sdc(72): hps_usb1_D4 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 72
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(72): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 72
Warning (332174): Ignored filter at cycloneV_soc.sdc(73): hps_usb1_D5 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 73
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(73): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 73
Warning (332174): Ignored filter at cycloneV_soc.sdc(74): hps_usb1_D6 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 74
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(74): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 74
Warning (332174): Ignored filter at cycloneV_soc.sdc(75): hps_usb1_D7 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 75
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(75): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 75
Warning (332174): Ignored filter at cycloneV_soc.sdc(76): hps_i2c0_SDA could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 76
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(76): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 76
Warning (332174): Ignored filter at cycloneV_soc.sdc(77): hps_i2c0_SCL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 77
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(77): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 77
Warning (332174): Ignored filter at cycloneV_soc.sdc(78): hps_i2c1_SDA could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 78
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(78): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c1_SDA}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 78
Warning (332174): Ignored filter at cycloneV_soc.sdc(79): hps_i2c1_SCL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 79
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(79): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 79
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c1_SCL}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 79
Warning (332174): Ignored filter at cycloneV_soc.sdc(80): hps_gpio_GPIO09 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 80
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(80): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 80
Warning (332174): Ignored filter at cycloneV_soc.sdc(81): hps_gpio_GPIO35 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 81
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(81): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 81
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 81
Warning (332174): Ignored filter at cycloneV_soc.sdc(82): hps_gpio_GPIO41 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 82
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(82): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 82
Warning (332174): Ignored filter at cycloneV_soc.sdc(83): hps_gpio_GPIO42 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 83
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(83): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 83
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 83
Warning (332174): Ignored filter at cycloneV_soc.sdc(84): hps_gpio_GPIO43 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 84
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(84): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 84
Warning (332174): Ignored filter at cycloneV_soc.sdc(85): hps_gpio_GPIO44 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 85
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(85): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 85
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 85
Warning (332174): Ignored filter at cycloneV_soc.sdc(86): hps_spim1_MISO} could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 86
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(86): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_spim1_MISO}]  File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 86
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(88): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 88
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 88
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(89): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 89
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 89
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(90): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 90
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 90
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(91): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 91
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 91
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(92): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 92
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 92
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(93): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 93
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(94): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 94
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 94
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(95): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 95
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 95
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(96): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 96
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(97): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 97
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(98): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 98
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(99): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 99
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(100): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 100
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(101): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 101
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(102): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 102
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(103): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 103
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(104): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 104
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(105): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 105
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 105
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(106): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 106
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(107): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 107
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(108): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_i2c1_SDA}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 108
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(109): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_i2c1_SCL}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 109
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(110): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 110
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(111): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 111
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(112): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 112
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 112
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(113): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 113
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 113
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(114): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 114
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 114
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(115): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 115
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 115
Warning (332174): Ignored filter at cycloneV_soc.sdc(117): hps_emac1_RX_CTL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 117
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(117): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 117
    Info (332050): set_false_path -from [get_ports {hps_emac1_RX_CTL}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 117
Warning (332174): Ignored filter at cycloneV_soc.sdc(118): hps_emac1_RX_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 118
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(118): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 118
    Info (332050): set_false_path -from [get_ports {hps_emac1_RX_CLK}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 118
Warning (332174): Ignored filter at cycloneV_soc.sdc(119): hps_emac1_RXD0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 119
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(119): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 119
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD0}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 119
Warning (332174): Ignored filter at cycloneV_soc.sdc(120): hps_emac1_RXD1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 120
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(120): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 120
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD1}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 120
Warning (332174): Ignored filter at cycloneV_soc.sdc(121): hps_emac1_RXD2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 121
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(121): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD2}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 121
Warning (332174): Ignored filter at cycloneV_soc.sdc(122): hps_emac1_RXD3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 122
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(122): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {hps_emac1_RXD3}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 122
Warning (332174): Ignored filter at cycloneV_soc.sdc(123): hps_usb1_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 123
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(123): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 123
Warning (332174): Ignored filter at cycloneV_soc.sdc(124): hps_usb1_DIR could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 124
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(124): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 124
Warning (332174): Ignored filter at cycloneV_soc.sdc(125): hps_usb1_NXT could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 125
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(125): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 125
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 125
Warning (332174): Ignored filter at cycloneV_soc.sdc(126): hps_spim0_MISO could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 126
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(126): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 126
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 126
Warning (332174): Ignored filter at cycloneV_soc.sdc(127): hps_spim1_MISO could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 127
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(127): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 127
    Info (332050): set_false_path -from [get_ports {hps_spim1_MISO}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 127
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(128): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 128
    Info (332050): set_false_path -from [get_ports {hps_spim1_SS0}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 128
Warning (332174): Ignored filter at cycloneV_soc.sdc(129): hps_uart0_RX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 129
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(129): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 129
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 129
Warning (332174): Ignored filter at cycloneV_soc.sdc(130): hps_can0_RX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 130
Warning (332049): Ignored set_false_path at cycloneV_soc.sdc(130): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 130
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 130
Warning (332049): Ignored create_clock at cycloneV_soc.sdc(133): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 133
    Info (332050): create_clock -period "1 MHz" [get_ports hps_i2c0_SCL] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 133
Warning (332049): Ignored create_clock at cycloneV_soc.sdc(134): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 134
    Info (332050): create_clock -period "1 MHz" [get_ports hps_i2c1_SCL] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 134
Warning (332049): Ignored create_clock at cycloneV_soc.sdc(135): Argument <targets> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 135
    Info (332050): create_clock -period "48 MHz" [get_ports hps_usb1_CLK] File: /home/rodrigo/ivision/v500/de0-nano-dev/cycloneV_soc.sdc Line: 135
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 30 -duty_cycle 50.00 -name {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 60 -duty_cycle 50.00 -name {cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332104): Reading SDC File: '/home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '/home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at cycloneV_soc_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_fpga_interfaces.sdc Line: 75
Info (332104): Reading SDC File: '/home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at cycloneV_soc_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at cycloneV_soc_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/cycloneV_soc_hps_0_hps_io_border.sdc Line: 48
Info (332104): Reading SDC File: '/home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:cycloneV_soc_2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:cycloneV_soc_2|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/rodrigo/ivision/v500/de0-nano-dev/db/ip/cycloneV_soc/submodules/hps_sdram_p0.sdc Line: 552
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_1  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_2  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_3  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|rd_clk_1  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|wr_clk_1  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|wr_clk_2  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|f2sdram|wr_clk_3  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: cycloneV_soc_2|hps_0|fpga_interfaces|hps2fpga|clk  to: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 cycloneV_soc_2|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):  100.000 cycloneV_soc_2|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):  200.000 cycloneV_soc_2|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):   10.416      pxl_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:50
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:24
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during the Fitter is 43.82 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin D5M_SDATA has a permanently disabled output enable File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 20
    Info (169065): Pin HPS_ENET_INT_N has a permanently disabled output enable File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 44
    Info (169065): Pin HPS_KEY has a permanently disabled output enable File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 52
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 36
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
    Info (169185): Following pins have the same dynamic on-chip termination control: cycloneV_soc:cycloneV_soc_2|cycloneV_soc_hps_0:hps_0|cycloneV_soc_hps_0_hps_io:hps_io|cycloneV_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/rodrigo/ivision/v500/de0-nano-dev/soc_top.vhd Line: 35
Info (144001): Generated suppressed messages file /home/rodrigo/ivision/v500/de0-nano-dev/output_files/cycloneV_soc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 427 warnings
    Info: Peak virtual memory: 2870 megabytes
    Info: Processing ended: Thu Feb 28 18:52:59 2019
    Info: Elapsed time: 00:04:08
    Info: Total CPU time (on all processors): 00:08:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/rodrigo/ivision/v500/de0-nano-dev/output_files/cycloneV_soc.fit.smsg.


