// Seed: 1026864858
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    output wand id_9,
    input wire id_10,
    input wire id_11,
    input tri0 id_12
);
  wire id_14;
  assign module_1.id_7 = 0;
  assign id_4 = id_11;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    output logic id_7,
    output supply0 id_8
    , id_11,
    output tri id_9
);
  assign id_1 = id_6;
  wire id_12;
  always @(negedge 1 - -1'b0 ? 1 ? (1) : id_6 : -1) id_7 <= id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_6,
      id_1,
      id_6,
      id_3,
      id_9,
      id_6,
      id_8,
      id_0,
      id_6,
      id_3
  );
endmodule
