/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_12z[2] & celloutsig_1_5z);
  assign celloutsig_0_36z = ~((celloutsig_0_32z[4] | celloutsig_0_26z) & celloutsig_0_27z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[0] | in_data[78]) & celloutsig_0_7z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_8z | celloutsig_0_15z[0]) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_25z = ~((_00_ | in_data[62]) & (in_data[26] | celloutsig_0_8z));
  assign celloutsig_0_8z = ~(celloutsig_0_2z ^ celloutsig_0_4z);
  reg [4:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_0_5z[4:1], celloutsig_0_2z };
  assign { _01_[4], _00_, _01_[2:0] } = _08_;
  assign celloutsig_1_0z = in_data[163:158] & in_data[119:114];
  assign celloutsig_1_2z = celloutsig_1_1z & celloutsig_1_0z[4:1];
  assign celloutsig_1_4z = in_data[141:126] & { in_data[169:162], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_4z[5:1] & { in_data[127:125], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_7z = { in_data[47:43], celloutsig_0_3z } & { celloutsig_0_5z[5:1], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_2z } & { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_22z[6:2], celloutsig_0_21z } & { celloutsig_0_22z[6:2], celloutsig_0_16z };
  assign celloutsig_0_11z = { in_data[57:49], celloutsig_0_8z } >= in_data[50:41];
  assign celloutsig_1_19z = celloutsig_1_11z[2:0] > celloutsig_1_4z[12:10];
  assign celloutsig_0_16z = in_data[29:23] > { celloutsig_0_14z[4:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_17z = { _01_[4], _00_, _01_[2:0], _01_[4], _00_, _01_[2:0] } > { celloutsig_0_5z[4:2], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:2], celloutsig_0_1z, celloutsig_0_1z } > celloutsig_0_0z;
  assign celloutsig_0_27z = in_data[69:59] > { celloutsig_0_7z[4:1], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_4z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_1z } <= { celloutsig_0_0z[1:0], celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[60:55], celloutsig_0_2z } <= { celloutsig_0_9z, celloutsig_0_9z, _01_[4], _00_, _01_[2:0] };
  assign celloutsig_0_3z = { in_data[27:15], celloutsig_0_1z } || { in_data[15:14], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_0z[5:0] || { celloutsig_0_0z[3:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_5z[5:2], celloutsig_0_4z, celloutsig_0_11z } || celloutsig_0_5z;
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[162:158], celloutsig_1_0z };
  assign celloutsig_0_20z = { _01_[4], _00_, _01_[2:1] } % { 1'h1, _01_[2:1], celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_16z } * celloutsig_0_22z[9:2];
  assign celloutsig_1_9z = celloutsig_1_3z[4:1] * celloutsig_1_0z[4:1];
  assign celloutsig_0_5z = { in_data[20:16], celloutsig_0_2z } * { in_data[43:40], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, _01_[4], _00_, _01_[2:0], _01_[4], _00_, _01_[2:0], celloutsig_0_13z } * { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = { in_data[32:30], celloutsig_0_10z } * celloutsig_0_14z[10:7];
  assign celloutsig_0_30z = { celloutsig_0_0z[6:1], celloutsig_0_8z } * { celloutsig_0_25z, celloutsig_0_28z };
  assign celloutsig_0_39z = _00_ & celloutsig_0_19z[6];
  assign celloutsig_1_18z = celloutsig_1_14z & celloutsig_1_0z[1];
  assign celloutsig_0_1z = celloutsig_0_0z[5] & in_data[44];
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] >> in_data[158:155];
  assign celloutsig_1_11z = { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_7z[11:7], celloutsig_1_9z };
  assign celloutsig_0_22z = { _01_[2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_17z } >> { in_data[13:8], celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[24:18] <<< in_data[51:45];
  assign celloutsig_0_32z = { celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_30z } <<< { celloutsig_0_30z[4:0], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_4z[12:4], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z } <<< { in_data[187:174], celloutsig_1_2z };
  assign celloutsig_1_5z = ~((celloutsig_1_2z[1] & celloutsig_1_3z[10]) | celloutsig_1_1z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[3] & celloutsig_1_0z[4]) | celloutsig_1_0z[2]);
  assign celloutsig_0_26z = ~((celloutsig_0_25z & celloutsig_0_9z) | _00_);
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
