\hypertarget{stm32f10x__pwr_8h}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.h File Reference}
\label{stm32f10x__pwr_8h}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.\+h@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/stm32f10x\+\_\+pwr.\+h}}


This file contains all the functions prototypes for the P\+WR firmware library.  


{\ttfamily \#include \char`\"{}stm32f10x.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+pwr.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__pwr_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f10x__pwr_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga5cf8b09ed099c7412fcee6ccec2ec20b}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V2}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga561e543dedb4c2cb126ec8d9d604260c}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V3}~((uint32\+\_\+t)0x00000020)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga5b585e7e6eda29e8b119e16779ba7a8b}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V4}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___p_v_d__detection__level_gad91e74c3034a5baccca70250815e680e}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V5}~((uint32\+\_\+t)0x00000060)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga46174e5288082b59473068a3ca8e8ea6}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V6}~((uint32\+\_\+t)0x00000080)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga72d22a858d8289ef02fff45f4810b916}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V7}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga5f38835a95c026b1db16dbebf81b45a2}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V8}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \hyperlink{group___p_v_d__detection__level_ga9c156a7155f9946c0d3a73794f51a1ce}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+\_\+2\+V9}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \hyperlink{group___p_v_d__detection__level_gabac4485a57abc97aad91eaa0b65ae927}{I\+S\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define \hyperlink{group___regulator__state__is___s_t_o_p__mode_gabf58b999bff6b4bf0fb5b97d74a75683}{P\+W\+R\+\_\+\+Regulator\+\_\+\+ON}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___regulator__state__is___s_t_o_p__mode_ga13745136d094661358d373b67ebf1ac7}{P\+W\+R\+\_\+\+Regulator\+\_\+\+Low\+Power}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___regulator__state__is___s_t_o_p__mode_ga03c105070272141c0bab5f2b74469072}{I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}(R\+E\+G\+U\+L\+A\+T\+OR)
\item 
\#define \hyperlink{group___s_t_o_p__mode__entry_gaa1e1362f3d0b93e8f5f674e18cfc96c4}{P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01)
\item 
\#define \hyperlink{group___s_t_o_p__mode__entry_gaac98ac55fb8764121d4168d99c9b369e}{P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02)
\item 
\#define \hyperlink{group___s_t_o_p__mode__entry_ga4a94eb1f400dec6e486fbc229cbea8a0}{I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+T\+O\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == \hyperlink{group___s_t_o_p__mode__entry_gaa1e1362f3d0b93e8f5f674e18cfc96c4}{P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry\+\_\+\+W\+FI}) $\vert$$\vert$ ((E\+N\+T\+RY) == \hyperlink{group___s_t_o_p__mode__entry_gaac98ac55fb8764121d4168d99c9b369e}{P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry\+\_\+\+W\+FE}))
\item 
\#define \hyperlink{group___p_w_r___flag_ga2d06760a5769e729b06d41e37036d58e}{P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+WU}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___p_w_r___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+SB}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___p_w_r___flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+P\+V\+DO}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___p_w_r___flag_gadc822638d0dd52d2f920808dd96c00a1}{I\+S\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \hyperlink{group___p_w_r___flag_ga36d35a770e683e4a0baf3aac350fcb5a}{I\+S\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == \hyperlink{group___p_w_r___flag_ga2d06760a5769e729b06d41e37036d58e}{P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+WU}) $\vert$$\vert$ ((F\+L\+AG) == \hyperlink{group___p_w_r___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+SB}))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___p_w_r___exported___functions_gad03a0aac7bc3bc3a9fd012f3769a6990}{P\+W\+R\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the P\+WR peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga0741aea35572b1a75f82b74de12df800}{P\+W\+R\+\_\+\+Backup\+Access\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables access to the R\+TC and backup registers. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga42cad476b816e0a33594a933b3ed1acd}{P\+W\+R\+\_\+\+P\+V\+D\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Power Voltage Detector(\+P\+V\+D). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga237c143ef6aa55abb8049fa7bf24ab8f}{P\+W\+R\+\_\+\+P\+V\+D\+Level\+Config} (uint32\+\_\+t P\+W\+R\+\_\+\+P\+V\+D\+Level)
\begin{DoxyCompactList}\small\item\em Configures the voltage threshold detected by the Power Voltage Detector(\+P\+V\+D). \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_gae5fd6f9336ef8c60d5483651cb0d1a00}{P\+W\+R\+\_\+\+Wake\+Up\+Pin\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Wake\+Up Pin functionality. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga694676ac06a9baf50eae45adae0118ab}{P\+W\+R\+\_\+\+Enter\+S\+T\+O\+P\+Mode} (uint32\+\_\+t P\+W\+R\+\_\+\+Regulator, uint8\+\_\+t P\+W\+R\+\_\+\+S\+T\+O\+P\+Entry)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+OP mode. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga00ddae00a9c327b81b24d2597b0052f3}{P\+W\+R\+\_\+\+Enter\+S\+T\+A\+N\+D\+B\+Y\+Mode} (void)
\begin{DoxyCompactList}\small\item\em Enters S\+T\+A\+N\+D\+BY mode. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___p_w_r___exported___functions_gaa980163a4d83304280ee34942464b4ec}{P\+W\+R\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t P\+W\+R\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified P\+WR flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___p_w_r___exported___functions_ga01c4b2fbd16514b993324e101c3ddf7c}{P\+W\+R\+\_\+\+Clear\+Flag} (uint32\+\_\+t P\+W\+R\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the P\+WR\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the P\+WR firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }