TimeQuest Timing Analyzer report for Project
Fri Nov 28 09:33:07 2014
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'KEY[1]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'KEY[1]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Setup: 'KEY[1]'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'KEY[1]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'KEY[1]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; Project                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; KEY[1]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { KEY[1] }                                ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 100.48 MHz ; 100.48 MHz      ; CLOCK_50                              ;      ;
; 137.82 MHz ; 137.82 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -2.862 ; -122.410      ;
; KEY[1]                                ; 0.768  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 32.744 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -1.563 ; -5.754        ;
; CLOCK_50                              ; 0.391  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.519  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                             ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -2.862 ; nextState.MOVE_3942  ; currentState.MOVE  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.002     ; 0.896      ;
; -2.578 ; KEY[1]               ; x[6]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.678      ; 5.792      ;
; -2.488 ; KEY[1]               ; y[6]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.667      ; 5.691      ;
; -2.464 ; KEY[1]               ; y[0]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.673      ;
; -2.464 ; KEY[1]               ; y[1]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.673      ;
; -2.464 ; KEY[1]               ; y[2]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.673      ;
; -2.464 ; KEY[1]               ; y[3]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.673      ;
; -2.464 ; KEY[1]               ; y[4]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.673      ;
; -2.460 ; KEY[1]               ; y[5]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.672      ; 5.668      ;
; -2.457 ; nextState.DRAW_3960  ; currentState.DRAW  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.002     ; 0.491      ;
; -2.445 ; nextState.CLEAR_3951 ; currentState.CLEAR ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.001     ; 0.480      ;
; -2.357 ; KEY[1]               ; currentColour[2]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.667      ; 5.560      ;
; -2.357 ; KEY[1]               ; currentColour[1]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.667      ; 5.560      ;
; -2.357 ; KEY[1]               ; currentColour[0]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.667      ; 5.560      ;
; -2.353 ; KEY[1]               ; x[0]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.353 ; KEY[1]               ; x[1]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.353 ; KEY[1]               ; x[2]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.353 ; KEY[1]               ; x[3]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.353 ; KEY[1]               ; x[4]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.353 ; KEY[1]               ; x[5]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.566      ;
; -2.330 ; KEY[1]               ; LEDG[3]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 5.548      ;
; -2.209 ; KEY[1]               ; write              ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.673      ; 5.418      ;
; -2.161 ; KEY[1]               ; x[7]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.677      ; 5.374      ;
; -2.129 ; KEY[1]               ; LEDG[2]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 5.347      ;
; -2.129 ; KEY[1]               ; LEDG[0]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 5.347      ;
; -2.129 ; KEY[1]               ; LEDG[1]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 5.347      ;
; -2.078 ; KEY[1]               ; x[6]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.678      ; 5.792      ;
; -2.049 ; nextState.IDLE_3969  ; currentState.IDLE  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -2.589     ; 0.496      ;
; -1.988 ; KEY[1]               ; y[6]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.667      ; 5.691      ;
; -1.964 ; KEY[1]               ; y[0]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.673      ;
; -1.964 ; KEY[1]               ; y[1]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.673      ;
; -1.964 ; KEY[1]               ; y[2]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.673      ;
; -1.964 ; KEY[1]               ; y[3]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.673      ;
; -1.964 ; KEY[1]               ; y[4]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.673      ;
; -1.960 ; KEY[1]               ; y[5]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.672      ; 5.668      ;
; -1.857 ; KEY[1]               ; currentColour[2]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.667      ; 5.560      ;
; -1.857 ; KEY[1]               ; currentColour[1]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.667      ; 5.560      ;
; -1.857 ; KEY[1]               ; currentColour[0]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.667      ; 5.560      ;
; -1.853 ; KEY[1]               ; x[0]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.853 ; KEY[1]               ; x[1]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.853 ; KEY[1]               ; x[2]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.853 ; KEY[1]               ; x[3]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.853 ; KEY[1]               ; x[4]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.853 ; KEY[1]               ; x[5]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.566      ;
; -1.837 ; KEY[1]               ; counter_y[4]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[6]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[7]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[5]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[0]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[2]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[3]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.837 ; KEY[1]               ; counter_y[1]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.668      ; 5.041      ;
; -1.830 ; KEY[1]               ; LEDG[3]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 5.548      ;
; -1.709 ; KEY[1]               ; write              ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.673      ; 5.418      ;
; -1.680 ; KEY[1]               ; readAddress[0]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[1]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[2]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[3]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[4]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[5]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[6]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.680 ; KEY[1]               ; readAddress[7]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.645      ; 4.861      ;
; -1.669 ; KEY[1]               ; timer              ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 4.887      ;
; -1.661 ; KEY[1]               ; x[7]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.677      ; 5.374      ;
; -1.657 ; KEY[1]               ; done.11            ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 4.875      ;
; -1.629 ; KEY[1]               ; LEDG[2]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 5.347      ;
; -1.629 ; KEY[1]               ; LEDG[0]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 5.347      ;
; -1.629 ; KEY[1]               ; LEDG[1]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 5.347      ;
; -1.530 ; KEY[1]               ; counter_x[0]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[4]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[1]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[2]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[3]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[7]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[5]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.530 ; KEY[1]               ; counter_x[6]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.680      ; 4.746      ;
; -1.385 ; KEY[1]               ; done.10            ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 4.603      ;
; -1.337 ; KEY[1]               ; counter_y[4]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[6]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[7]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[5]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[0]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[2]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[3]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.337 ; KEY[1]               ; counter_y[1]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.668      ; 5.041      ;
; -1.291 ; KEY[1]               ; currentState.CLEAR ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 4.509      ;
; -1.286 ; KEY[1]               ; currentState.DRAW  ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.682      ; 4.504      ;
; -1.250 ; KEY[1]               ; win                ; KEY[1]       ; CLOCK_50    ; 0.500        ; 2.681      ; 4.467      ;
; -1.180 ; KEY[1]               ; readAddress[0]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[1]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[2]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[3]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[4]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[5]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[6]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.180 ; KEY[1]               ; readAddress[7]     ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.645      ; 4.861      ;
; -1.169 ; KEY[1]               ; timer              ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 4.887      ;
; -1.157 ; KEY[1]               ; done.11            ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.682      ; 4.875      ;
; -1.030 ; KEY[1]               ; counter_x[0]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.680      ; 4.746      ;
; -1.030 ; KEY[1]               ; counter_x[4]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 2.680      ; 4.746      ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                              ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.768 ; currentState.MOVE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 2.406      ;
; 0.944 ; currentState.DRAW  ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 2.188      ;
; 0.977 ; done.10            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 2.197      ;
; 1.127 ; done.11            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 2.047      ;
; 1.215 ; currentState.IDLE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 2.589      ; 1.546      ;
; 1.253 ; currentState.MOVE  ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 1.917      ;
; 1.253 ; currentState.CLEAR ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 1.921      ;
; 1.286 ; currentState.DRAW  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 1.888      ;
; 1.515 ; done.01            ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.003      ; 1.618      ;
; 1.523 ; done.10            ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.002      ; 1.647      ;
; 1.617 ; done.11            ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.001      ; 1.531      ;
; 1.623 ; done.01            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.003      ; 1.552      ;
; 1.710 ; currentState.CLEAR ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 1.000        ; 3.001      ; 1.438      ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.744 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.284      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.247      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.218      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 7.121      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.967 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.061      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 32.989 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 7.045      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 7.008      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.055 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.979      ;
; 33.071 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.957      ;
; 33.071 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.957      ;
; 33.071 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.957      ;
; 33.071 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 6.957      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.563 ; currentState.CLEAR ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.001      ; 1.438      ;
; -1.470 ; done.11            ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.001      ; 1.531      ;
; -1.451 ; done.01            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.003      ; 1.552      ;
; -1.385 ; done.01            ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.003      ; 1.618      ;
; -1.355 ; done.10            ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 1.647      ;
; -1.114 ; currentState.DRAW  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 1.888      ;
; -1.085 ; currentState.MOVE  ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 1.917      ;
; -1.081 ; currentState.CLEAR ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 1.921      ;
; -1.043 ; currentState.IDLE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 2.589      ; 1.546      ;
; -0.955 ; done.11            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 2.047      ;
; -0.814 ; currentState.DRAW  ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 2.188      ;
; -0.805 ; done.10            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 2.197      ;
; -0.596 ; currentState.MOVE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 3.002      ; 2.406      ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; write                                                                                         ; write                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer                                                                                         ; timer                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; done.10                                                                                       ; done.10                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; done.11                                                                                       ; done.11                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; win                                                                                           ; win                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; done.01                                                                                       ; done.01                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LFSR:lfsr|pos[0]                                                                              ; LFSR:lfsr|pos[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; LFSR:lfsr|pos[0]                                                                              ; LFSR:lfsr|pos[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.530 ; LFSR:lfsr|pos[14]                                                                             ; LFSR:lfsr|pos[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; LFSR:lfsr|pos[7]                                                                              ; LFSR:lfsr|pos[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.538 ; CEaddress[14]                                                                                 ; CEaddress[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.665 ; LFSR:lfsr|pos[8]                                                                              ; LFSR:lfsr|pos[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|address_reg_a[1] ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|out_address_reg_a[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.670 ; LFSR:lfsr|pos[1]                                                                              ; LFSR:lfsr|pos[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; readAddress[0]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.969      ;
; 0.674 ; LFSR:lfsr|pos[1]                                                                              ; LFSR:lfsr|x_cow[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.677 ; LFSR:lfsr|pos[2]                                                                              ; LFSR:lfsr|x_cow[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; LFSR:lfsr|pos[5]                                                                              ; LFSR:lfsr|pos[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.678 ; LFSR:lfsr|pos[3]                                                                              ; LFSR:lfsr|pos[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.681 ; LFSR:lfsr|pos[10]                                                                             ; LFSR:lfsr|pos[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.682 ; LFSR:lfsr|pos[12]                                                                             ; LFSR:lfsr|pos[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.711 ; LFSR:lfsr|pos[7]                                                                              ; LFSR:lfsr|pos[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.978      ;
; 0.790 ; LFSR:lfsr|pos[12]                                                                             ; LFSR:lfsr|pos[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; CEaddress[0]                                                                                  ; CEaddress[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.795 ; readAddress[2]                                                                                ; readAddress[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; counter_y[1]                                                                                  ; counter_y[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; win                                                                                           ; currentState.WIN                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 1.467      ;
; 0.801 ; readAddress[4]                                                                                ; readAddress[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; readAddress[6]                                                                                ; readAddress[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; CEaddress[1]                                                                                  ; CEaddress[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; counter_x[4]                                                                                  ; counter_x[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; CEaddress[2]                                                                                  ; CEaddress[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CEaddress[4]                                                                                  ; CEaddress[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CEaddress[7]                                                                                  ; CEaddress[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CEaddress[9]                                                                                  ; CEaddress[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CEaddress[11]                                                                                 ; CEaddress[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter_y[4]                                                                                  ; counter_y[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter_y[7]                                                                                  ; counter_y[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; counter_y[2]                                                                                  ; counter_y[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; counter_x[6]                                                                                  ; counter_x[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.813 ; CEaddress[13]                                                                                 ; CEaddress[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LFSR:lfsr|pos[5]                                                                              ; LFSR:lfsr|pos[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LFSR:lfsr|pos[3]                                                                              ; LFSR:lfsr|pos[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; LFSR:lfsr|pos[10]                                                                             ; LFSR:lfsr|pos[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.832 ; counter_x[2]                                                                                  ; counter_x[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; readAddress[0]                                                                                ; readAddress[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; readAddress[1]                                                                                ; readAddress[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; LFSR:lfsr|pos[6]                                                                              ; LFSR:lfsr|pos[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; readAddress[3]                                                                                ; readAddress[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; readAddress[5]                                                                                ; readAddress[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; readAddress[7]                                                                                ; readAddress[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; counter_x[0]                                                                                  ; counter_x[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; counter_y[3]                                                                                  ; counter_y[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LFSR:lfsr|pos[13]                                                                             ; LFSR:lfsr|pos[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LFSR:lfsr|pos[11]                                                                             ; LFSR:lfsr|pos[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; CEaddress[5]                                                                                  ; CEaddress[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; CEaddress[6]                                                                                  ; CEaddress[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; counter_y[6]                                                                                  ; counter_y[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; CEaddress[8]                                                                                  ; CEaddress[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; counter_x[1]                                                                                  ; counter_x[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; CEaddress[12]                                                                                 ; CEaddress[12]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; CEaddress[3]                                                                                  ; CEaddress[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; KEY[1]                                                                                        ; win                                                                                                       ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.681      ; 3.794      ;
; 0.847 ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|address_reg_a[2] ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|out_address_reg_a[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; counter_y[5]                                                                                  ; counter_y[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; LFSR:lfsr|pos[14]                                                                             ; LFSR:lfsr|y_cow[6]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; CEaddress[10]                                                                                 ; CEaddress[10]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; LFSR:lfsr|pos[13]                                                                             ; LFSR:lfsr|pos[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; counter_x[3]                                                                                  ; counter_x[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.118      ;
; 0.852 ; counter_x[5]                                                                                  ; counter_x[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; counter_x[7]                                                                                  ; counter_x[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.855 ; LFSR:lfsr|pos[9]                                                                              ; LFSR:lfsr|pos[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; LFSR:lfsr|pos[0]                                                                              ; LFSR:lfsr|x_cow[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; LFSR:lfsr|pos[6]                                                                              ; LFSR:lfsr|pos[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; LFSR:lfsr|pos[4]                                                                              ; LFSR:lfsr|x_cow[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.125      ;
; 0.860 ; LFSR:lfsr|pos[11]                                                                             ; LFSR:lfsr|pos[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; LFSR:lfsr|pos[4]                                                                              ; LFSR:lfsr|pos[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.878 ; LFSR:lfsr|pos[12]                                                                             ; LFSR:lfsr|y_cow[4]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.880 ; LFSR:lfsr|pos[13]                                                                             ; LFSR:lfsr|y_cow[5]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.146      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[0]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[4]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[1]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[2]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[3]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[7]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[5]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.890 ; KEY[1]                                                                                        ; counter_x[6]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.680      ; 3.836      ;
; 0.895 ; KEY[1]                                                                                        ; currentState.DRAW                                                                                         ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.682      ; 3.843      ;
; 0.896 ; KEY[1]                                                                                        ; currentState.MOVE                                                                                         ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.682      ; 3.844      ;
; 0.917 ; readAddress[1]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.215      ;
; 0.921 ; readAddress[4]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.219      ;
; 0.924 ; readAddress[5]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.222      ;
; 0.927 ; x_start[7]                                                                                    ; x_start[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.930 ; readAddress[3]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.228      ;
; 0.930 ; readAddress[6]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.228      ;
; 0.933 ; readAddress[7]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.231      ;
; 0.934 ; readAddress[2]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.232      ;
; 0.954 ; CEaddress[12]                                                                                 ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|address_reg_a[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.219      ;
; 0.970 ; KEY[1]                                                                                        ; done.01                                                                                                   ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.681      ; 3.917      ;
; 0.973 ; KEY[1]                                                                                        ; CEaddress[0]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 2.668      ; 3.907      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.519 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.795 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.822 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.843 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.965 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.229      ;
; 0.977 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.089 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.354      ;
; 1.185 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.256 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.256 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.275 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.540      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.300 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.566      ;
; 1.320 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.327 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.593      ;
; 1.327 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.593      ;
; 1.335 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.601      ;
; 1.351 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.629      ;
; 1.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.631      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.388 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.654      ;
; 1.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.671      ;
; 1.419 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.685      ;
; 1.435 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.702      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.459 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.725      ;
; 1.462 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.728      ;
; 1.477 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.483 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.748      ;
; 1.486 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.752      ;
; 1.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.752      ;
; 1.490 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.772      ;
; 1.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.772      ;
; 1.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.818      ;
; 1.530 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.796      ;
; 1.533 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.807      ;
; 1.548 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.813      ;
; 1.554 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.819      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.579 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.844      ;
; 1.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.859      ;
; 1.601 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.867      ;
; 1.607 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.873      ;
; 1.615 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.881      ;
; 1.619 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.890      ;
; 1.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.891      ;
; 1.628 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.894      ;
; 1.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.899      ;
; 1.649 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.912      ;
; 1.650 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.955      ;
; 1.650 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.915      ;
; 1.664 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.930      ;
; 1.665 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.930      ;
; 1.668 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.685 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.950      ;
; 1.692 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.958      ;
; 1.696 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.961      ;
; 1.699 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.965      ;
; 1.722 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 2.012      ;
; 1.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 2.013      ;
; 1.748 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.027      ;
; 1.751 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.017      ;
; 1.751 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.030      ;
; 1.755 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.022      ;
; 1.760 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.039      ;
; 1.767 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.034      ;
; 1.776 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.041      ;
; 1.778 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.043      ;
; 1.796 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.062      ;
; 1.797 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.064      ;
; 1.804 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.069      ;
; 1.822 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.087      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector3~0|datab           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector3~0|datab           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.CLEAR_3951        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.CLEAR_3951        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.CLEAR_3951|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.CLEAR_3951|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.DRAW_3960         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.DRAW_3960         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.DRAW_3960|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.DRAW_3960|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.IDLE_3969         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.IDLE_3969         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.IDLE_3969|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.IDLE_3969|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.MOVE_3942         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.MOVE_3942         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.MOVE_3942|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.MOVE_3942|datad   ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0                      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0                      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a1                      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a1                      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg10 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.266 ; 7.266 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 3.078 ; 3.078 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 7.266 ; 7.266 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.533 ; 2.533 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.847 ; -0.847 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.886 ; -3.886 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.847 ; -0.847 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -3.305 ; -3.305 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.420 ; -0.420 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.015 ; -1.015 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.420 ; -0.420 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 8.655  ; 8.655  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.607  ; 8.607  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 8.655  ; 8.655  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 8.588  ; 8.588  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 16.465 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 15.760 ; 15.760 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 15.906 ; 15.906 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 15.849 ; 15.849 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 15.914 ; 15.914 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 16.272 ; 16.272 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 15.246 ; 15.246 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 16.071 ; 16.071 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 15.195 ; 15.195 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 15.366 ; 15.366 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 15.079 ; 15.079 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 15.225 ; 15.225 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 15.286 ; 15.286 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 15.240 ; 15.240 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 14.921 ; 14.921 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 15.880 ; 15.880 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 16.465 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 15.419 ; 15.419 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.815  ; 8.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.805  ; 8.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.875  ; 8.875  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.865  ; 8.865  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.070  ; 9.070  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.070  ; 9.070  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 7.380  ; 7.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.630  ; 9.630  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.650  ; 9.650  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.657  ; 9.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.657  ; 9.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.763  ; 5.763  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 10.124 ; 10.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 10.124 ; 10.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 10.134 ; 10.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 10.134 ; 10.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.284 ; 10.284 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.270 ; 10.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.280 ; 10.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.448 ; 10.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.448 ; 10.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.831  ; 6.831  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.607  ; 8.607  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 8.655  ; 8.655  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 8.588  ; 8.588  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 11.193 ; 11.193 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 11.842 ; 11.842 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 11.889 ; 11.889 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 12.110 ; 12.110 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 11.957 ; 11.957 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 11.924 ; 11.924 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 11.916 ; 11.916 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 11.451 ; 11.451 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 11.211 ; 11.211 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 11.194 ; 11.194 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 11.193 ; 11.193 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 11.368 ; 11.368 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 11.406 ; 11.406 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 11.229 ; 11.229 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 11.591 ; 11.591 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 11.523 ; 11.523 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 11.616 ; 11.616 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 11.498 ; 11.498 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 5.451  ; 5.451  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.769  ; 5.769  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.769  ; 5.769  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.461  ; 5.461  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.451  ; 5.451  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.511  ; 5.511  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.726  ; 5.726  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.726  ; 5.726  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.716  ; 5.716  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.716  ; 5.716  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 7.380  ; 7.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.131  ; 6.131  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.141  ; 6.141  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.141  ; 6.141  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.131  ; 6.131  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.131  ; 6.131  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.345  ; 6.345  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.345  ; 6.345  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.305  ; 6.305  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.325  ; 6.325  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.332  ; 6.332  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.332  ; 6.332  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.763  ; 5.763  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.845  ; 6.845  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.370  ; 6.370  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.530  ; 6.530  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.516  ; 6.516  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.526  ; 6.526  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.694  ; 6.694  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.694  ; 6.694  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.831  ; 6.831  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -0.719 ; -20.564       ;
; KEY[1]                                ; 0.947  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.672 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -0.708 ; -2.614        ;
; CLOCK_50                              ; 0.060  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.238  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[1]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.500  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                             ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -0.719 ; nextState.MOVE_3942  ; currentState.MOVE  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.368     ; 0.383      ;
; -0.593 ; KEY[1]               ; x[6]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.780      ;
; -0.573 ; KEY[1]               ; y[6]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.645      ; 2.750      ;
; -0.553 ; KEY[1]               ; y[0]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.736      ;
; -0.553 ; KEY[1]               ; y[1]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.736      ;
; -0.553 ; KEY[1]               ; y[2]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.736      ;
; -0.553 ; KEY[1]               ; y[3]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.736      ;
; -0.553 ; KEY[1]               ; y[4]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.736      ;
; -0.551 ; nextState.DRAW_3960  ; currentState.DRAW  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.369     ; 0.214      ;
; -0.551 ; KEY[1]               ; y[5]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.650      ; 2.733      ;
; -0.542 ; nextState.CLEAR_3951 ; currentState.CLEAR ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.367     ; 0.207      ;
; -0.521 ; KEY[1]               ; LEDG[3]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.659      ; 2.712      ;
; -0.520 ; KEY[1]               ; currentColour[2]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 2.698      ;
; -0.520 ; KEY[1]               ; currentColour[1]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 2.698      ;
; -0.520 ; KEY[1]               ; currentColour[0]   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 2.698      ;
; -0.518 ; nextState.IDLE_3969  ; currentState.IDLE  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.334     ; 0.216      ;
; -0.493 ; KEY[1]               ; x[0]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.493 ; KEY[1]               ; x[1]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.493 ; KEY[1]               ; x[2]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.493 ; KEY[1]               ; x[3]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.493 ; KEY[1]               ; x[4]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.493 ; KEY[1]               ; x[5]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.655      ; 2.680      ;
; -0.430 ; KEY[1]               ; LEDG[2]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.659      ; 2.621      ;
; -0.430 ; KEY[1]               ; LEDG[0]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.659      ; 2.621      ;
; -0.430 ; KEY[1]               ; LEDG[1]~reg0       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.659      ; 2.621      ;
; -0.409 ; KEY[1]               ; x[7]               ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.654      ; 2.595      ;
; -0.393 ; KEY[1]               ; write              ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.651      ; 2.576      ;
; -0.345 ; KEY[1]               ; counter_y[4]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[6]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[7]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[5]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[0]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[2]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[3]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.345 ; KEY[1]               ; counter_y[1]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.644      ; 2.521      ;
; -0.289 ; KEY[1]               ; readAddress[0]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[1]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[2]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[3]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[4]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[5]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[6]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.289 ; KEY[1]               ; readAddress[7]     ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.622      ; 2.443      ;
; -0.156 ; KEY[1]               ; done.11            ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.346      ;
; -0.152 ; KEY[1]               ; counter_x[0]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[4]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[1]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[2]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[3]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[7]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[5]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.152 ; KEY[1]               ; counter_x[6]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.342      ;
; -0.140 ; KEY[1]               ; timer              ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.659      ; 2.331      ;
; -0.093 ; KEY[1]               ; x[6]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.780      ;
; -0.073 ; KEY[1]               ; y[6]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.645      ; 2.750      ;
; -0.053 ; KEY[1]               ; y[0]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.736      ;
; -0.053 ; KEY[1]               ; y[1]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.736      ;
; -0.053 ; KEY[1]               ; y[2]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.736      ;
; -0.053 ; KEY[1]               ; y[3]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.736      ;
; -0.053 ; KEY[1]               ; y[4]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.736      ;
; -0.051 ; KEY[1]               ; y[5]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.650      ; 2.733      ;
; -0.041 ; KEY[1]               ; currentState.CLEAR ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.231      ;
; -0.040 ; KEY[1]               ; currentState.DRAW  ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.230      ;
; -0.037 ; KEY[1]               ; done.10            ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.227      ;
; -0.032 ; KEY[1]               ; currentState.IDLE  ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.692      ; 2.256      ;
; -0.021 ; KEY[1]               ; LEDG[3]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.659      ; 2.712      ;
; -0.020 ; KEY[1]               ; currentColour[2]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.646      ; 2.698      ;
; -0.020 ; KEY[1]               ; currentColour[1]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.646      ; 2.698      ;
; -0.020 ; KEY[1]               ; currentColour[0]   ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.646      ; 2.698      ;
; 0.007  ; KEY[1]               ; x[0]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.007  ; KEY[1]               ; x[1]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.007  ; KEY[1]               ; x[2]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.007  ; KEY[1]               ; x[3]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.007  ; KEY[1]               ; x[4]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.007  ; KEY[1]               ; x[5]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.655      ; 2.680      ;
; 0.050  ; KEY[1]               ; win                ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.658      ; 2.140      ;
; 0.070  ; KEY[1]               ; LEDG[2]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.659      ; 2.621      ;
; 0.070  ; KEY[1]               ; LEDG[0]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.659      ; 2.621      ;
; 0.070  ; KEY[1]               ; LEDG[1]~reg0       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.659      ; 2.621      ;
; 0.075  ; KEY[1]               ; currentState.WIN   ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.684      ; 2.141      ;
; 0.091  ; KEY[1]               ; x[7]               ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.654      ; 2.595      ;
; 0.107  ; KEY[1]               ; write              ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.651      ; 2.576      ;
; 0.155  ; KEY[1]               ; counter_y[4]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[6]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[7]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[5]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[0]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[2]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[3]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.155  ; KEY[1]               ; counter_y[1]       ; KEY[1]       ; CLOCK_50    ; 1.000        ; 1.644      ; 2.521      ;
; 0.195  ; KEY[1]               ; CEaddress[0]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[1]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[2]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[3]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[4]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[5]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[6]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[7]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[8]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
; 0.195  ; KEY[1]               ; CEaddress[9]       ; KEY[1]       ; CLOCK_50    ; 0.500        ; 1.646      ; 1.983      ;
+--------+----------------------+--------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                              ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.947 ; currentState.MOVE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 1.077      ;
; 0.992 ; currentState.DRAW  ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.368      ; 1.020      ;
; 1.038 ; done.10            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 0.986      ;
; 1.116 ; done.11            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 0.908      ;
; 1.147 ; currentState.MOVE  ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.368      ; 0.873      ;
; 1.162 ; currentState.CLEAR ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 0.862      ;
; 1.167 ; currentState.DRAW  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 0.857      ;
; 1.267 ; done.01            ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.368      ; 0.745      ;
; 1.268 ; done.10            ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.368      ; 0.752      ;
; 1.292 ; currentState.IDLE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.335      ; 0.698      ;
; 1.311 ; done.11            ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.367      ; 0.704      ;
; 1.322 ; done.01            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.369      ; 0.702      ;
; 1.356 ; currentState.CLEAR ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 1.000        ; 1.367      ; 0.659      ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.672 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.393      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.708 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.358      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.352      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.755 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.311      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.786 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.283      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.265      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.822 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 3.248      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a2~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.070      ; 3.242      ;
; 36.840 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.225      ;
; 36.840 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.225      ;
; 36.840 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.225      ;
; 36.840 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.225      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -0.708 ; currentState.CLEAR ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.367      ; 0.659      ;
; -0.667 ; done.01            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 0.702      ;
; -0.663 ; done.11            ; nextState.CLEAR_3951 ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.367      ; 0.704      ;
; -0.637 ; currentState.IDLE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.335      ; 0.698      ;
; -0.623 ; done.01            ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.368      ; 0.745      ;
; -0.616 ; done.10            ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.368      ; 0.752      ;
; -0.512 ; currentState.DRAW  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 0.857      ;
; -0.507 ; currentState.CLEAR ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 0.862      ;
; -0.495 ; currentState.MOVE  ; nextState.MOVE_3942  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.368      ; 0.873      ;
; -0.461 ; done.11            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 0.908      ;
; -0.383 ; done.10            ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 0.986      ;
; -0.348 ; currentState.DRAW  ; nextState.IDLE_3969  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.368      ; 1.020      ;
; -0.292 ; currentState.MOVE  ; nextState.DRAW_3960  ; CLOCK_50     ; KEY[1]      ; 0.000        ; 1.369      ; 1.077      ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.060 ; KEY[1]                                                                                        ; win                                                                                                       ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.870      ;
; 0.073 ; KEY[1]                                                                                        ; timer                                                                                                     ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.659      ; 1.884      ;
; 0.095 ; KEY[1]                                                                                        ; currentState.DRAW                                                                                         ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.905      ;
; 0.106 ; KEY[1]                                                                                        ; currentState.MOVE                                                                                         ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.916      ;
; 0.114 ; KEY[1]                                                                                        ; done.01                                                                                                   ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.924      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[0]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[4]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[1]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[2]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[3]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[7]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[5]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.143 ; KEY[1]                                                                                        ; counter_x[6]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 1.953      ;
; 0.157 ; KEY[1]                                                                                        ; write                                                                                                     ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 1.960      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[0]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[1]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[2]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[3]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[4]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[5]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[6]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[7]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[8]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[9]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[10]                                                                                             ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[11]                                                                                             ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[14]                                                                                             ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[12]                                                                                             ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.185 ; KEY[1]                                                                                        ; CEaddress[13]                                                                                             ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 1.983      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[4]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[6]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[7]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[5]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[0]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[2]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[3]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.189 ; KEY[1]                                                                                        ; counter_y[1]                                                                                              ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.985      ;
; 0.215 ; write                                                                                         ; write                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer                                                                                         ; timer                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; done.10                                                                                       ; done.10                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; done.11                                                                                       ; done.11                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; win                                                                                           ; win                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; done.01                                                                                       ; done.01                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LFSR:lfsr|pos[0]                                                                              ; LFSR:lfsr|pos[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.227 ; KEY[1]                                                                                        ; x[0]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.034      ;
; 0.228 ; KEY[1]                                                                                        ; x[2]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.035      ;
; 0.239 ; LFSR:lfsr|pos[0]                                                                              ; LFSR:lfsr|pos[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; KEY[1]                                                                                        ; y[0]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 2.044      ;
; 0.241 ; KEY[1]                                                                                        ; currentColour[0]                                                                                          ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 2.039      ;
; 0.243 ; LFSR:lfsr|pos[14]                                                                             ; LFSR:lfsr|pos[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; KEY[1]                                                                                        ; y[2]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 2.047      ;
; 0.244 ; LFSR:lfsr|pos[7]                                                                              ; LFSR:lfsr|pos[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; KEY[1]                                                                                        ; y[1]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 2.049      ;
; 0.246 ; KEY[1]                                                                                        ; y[4]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 2.049      ;
; 0.247 ; CEaddress[14]                                                                                 ; CEaddress[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; KEY[1]                                                                                        ; y[3]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.651      ; 2.051      ;
; 0.259 ; KEY[1]                                                                                        ; y[5]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.650      ; 2.061      ;
; 0.265 ; KEY[1]                                                                                        ; x[5]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.072      ;
; 0.265 ; KEY[1]                                                                                        ; y[6]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.645      ; 2.062      ;
; 0.267 ; KEY[1]                                                                                        ; x[4]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.074      ;
; 0.273 ; KEY[1]                                                                                        ; x[1]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.080      ;
; 0.274 ; KEY[1]                                                                                        ; x[3]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.655      ; 2.081      ;
; 0.274 ; readAddress[0]                                                                                ; memory:MEM|altsyncram:altsyncram_component|altsyncram_poc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.483      ;
; 0.282 ; KEY[1]                                                                                        ; x[7]                                                                                                      ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.654      ; 2.088      ;
; 0.305 ; KEY[1]                                                                                        ; done.10                                                                                                   ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.658      ; 2.115      ;
; 0.305 ; KEY[1]                                                                                        ; currentState.WIN                                                                                          ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.684      ; 2.141      ;
; 0.322 ; LFSR:lfsr|pos[7]                                                                              ; LFSR:lfsr|pos[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.475      ;
; 0.327 ; LFSR:lfsr|pos[8]                                                                              ; LFSR:lfsr|pos[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|address_reg_a[1] ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|out_address_reg_a[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; LFSR:lfsr|pos[1]                                                                              ; LFSR:lfsr|pos[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; LFSR:lfsr|pos[5]                                                                              ; LFSR:lfsr|pos[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; LFSR:lfsr|pos[3]                                                                              ; LFSR:lfsr|pos[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; LFSR:lfsr|pos[2]                                                                              ; LFSR:lfsr|x_cow[2]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; LFSR:lfsr|pos[12]                                                                             ; LFSR:lfsr|pos[13]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; LFSR:lfsr|pos[10]                                                                             ; LFSR:lfsr|pos[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; LFSR:lfsr|pos[1]                                                                              ; LFSR:lfsr|x_cow[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.489      ;
; 0.355 ; CEaddress[0]                                                                                  ; CEaddress[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; counter_y[1]                                                                                  ; counter_y[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; readAddress[2]                                                                                ; readAddress[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; readAddress[4]                                                                                ; readAddress[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; readAddress[6]                                                                                ; readAddress[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CEaddress[1]                                                                                  ; CEaddress[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; KEY[1]                                                                                        ; currentColour[2]                                                                                          ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 2.158      ;
; 0.360 ; KEY[1]                                                                                        ; currentColour[1]                                                                                          ; KEY[1]       ; CLOCK_50    ; 0.000        ; 1.646      ; 2.158      ;
; 0.360 ; CEaddress[2]                                                                                  ; CEaddress[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CEaddress[9]                                                                                  ; CEaddress[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CEaddress[11]                                                                                 ; CEaddress[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_x[4]                                                                                  ; counter_x[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_y[2]                                                                                  ; counter_y[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CEaddress[4]                                                                                  ; CEaddress[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CEaddress[7]                                                                                  ; CEaddress[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter_y[4]                                                                                  ; counter_y[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter_y[7]                                                                                  ; counter_y[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; counter_x[6]                                                                                  ; counter_x[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; CEaddress[13]                                                                                 ; CEaddress[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; LFSR:lfsr|pos[5]                                                                              ; LFSR:lfsr|pos[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; LFSR:lfsr|pos[3]                                                                              ; LFSR:lfsr|pos[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; LFSR:lfsr|pos[12]                                                                             ; LFSR:lfsr|pos[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LFSR:lfsr|pos[10]                                                                             ; LFSR:lfsr|pos[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; readAddress[0]                                                                                ; readAddress[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.238 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.328 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.443 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.592      ;
; 0.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.602      ;
; 0.490 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.641      ;
; 0.496 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.563 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.579 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.733      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.733      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.741      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.768      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.621 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.776      ;
; 0.628 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.781      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.658 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.811      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.816      ;
; 0.668 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.672 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.688 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.840      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.842      ;
; 0.692 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.843      ;
; 0.693 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.893      ;
; 0.693 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.848      ;
; 0.693 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.846      ;
; 0.698 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.851      ;
; 0.699 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.851      ;
; 0.705 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.857      ;
; 0.708 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.710 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.861      ;
; 0.711 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.728 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.940      ;
; 0.730 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.881      ;
; 0.730 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.886      ;
; 0.734 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.885      ;
; 0.739 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.741 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.891      ;
; 0.743 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.745 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.896      ;
; 0.755 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.906      ;
; 0.757 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.908      ;
; 0.758 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.761 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.912      ;
; 0.762 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.765 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.768 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.968      ;
; 0.769 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.969      ;
; 0.775 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.778 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.929      ;
; 0.779 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.930      ;
; 0.787 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.940      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.794 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.946      ;
; 0.798 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.953      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.957      ;
; 0.807 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.971      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; KEY[1]|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; KEY[1]|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; Selector3~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; Selector3~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; Selector3~0|datab           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; Selector3~0|datab           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.CLEAR_3951        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.CLEAR_3951        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.CLEAR_3951|datad  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.CLEAR_3951|datad  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.DRAW_3960         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.DRAW_3960         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.DRAW_3960|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.DRAW_3960|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.IDLE_3969         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.IDLE_3969         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.IDLE_3969|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.IDLE_3969|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Rise       ; nextState.MOVE_3942         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; nextState.MOVE_3942         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[1] ; Fall       ; nextState.MOVE_3942|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[1] ; Fall       ; nextState.MOVE_3942|datad   ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0                      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0                      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a1                      ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a1                      ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12                     ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12                     ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; memcowend:mcw|altsyncram:altsyncram_component|altsyncram_1bc1:auto_generated|ram_block1a12~porta_address_reg10 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e7g1:auto_generated|altsyncram_e1r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.641 ; 3.641 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.276 ; -2.276 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.003 ; -2.003 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.134  ; 0.134  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.150 ; -0.150 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.134  ; 0.134  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 4.704 ; 4.704 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 8.148 ; 8.148 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 7.820 ; 7.820 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 7.865 ; 7.865 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 7.850 ; 7.850 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 7.874 ; 7.874 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 8.011 ; 8.011 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 7.968 ; 7.968 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 7.554 ; 7.554 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 7.579 ; 7.579 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 7.495 ; 7.495 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 7.513 ; 7.513 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 7.607 ; 7.607 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 7.551 ; 7.551 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 7.478 ; 7.478 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 7.860 ; 7.860 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 8.148 ; 8.148 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 7.733 ; 7.733 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 4.434 ; 4.434 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.434 ; 4.434 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.434 ; 4.434 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.288 ; 4.288 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.348 ; 4.348 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.338 ; 4.338 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.425 ; 4.425 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.425 ; 4.425 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.677 ; 4.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.677 ; 4.677 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.735 ; 4.735 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.755 ; 4.755 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.763 ; 4.763 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.763 ; 4.763 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.141 ; 5.141 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.141 ; 5.141 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.920 ; 4.920 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.920 ; 4.920 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.930 ; 4.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.930 ; 4.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.000 ; 5.000 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.984 ; 4.984 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.994 ; 4.994 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.067 ; 5.067 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.067 ; 5.067 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 4.704 ; 4.704 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 5.835 ; 5.835 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 6.181 ; 6.181 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 6.163 ; 6.163 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 6.221 ; 6.221 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 6.190 ; 6.190 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 5.855 ; 5.855 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 5.836 ; 5.836 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 5.835 ; 5.835 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 5.936 ; 5.936 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 5.860 ; 5.860 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 6.057 ; 6.057 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 6.007 ; 6.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 6.023 ; 6.023 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.749 ; 2.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.905 ; 2.905 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.905 ; 2.905 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.759 ; 2.759 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.749 ; 2.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.819 ; 2.819 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.809 ; 2.809 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.061 ; 3.061 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.061 ; 3.061 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.149 ; 3.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.149 ; 3.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.109 ; 3.109 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.137 ; 3.137 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.137 ; 3.137 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.406 ; 3.406 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.265 ; 3.265 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -2.862   ; -1.563 ; N/A      ; N/A     ; -1.222              ;
;  CLOCK_50                              ; -2.862   ; 0.060  ; N/A      ; N/A     ; 7.500               ;
;  KEY[1]                                ; 0.768    ; -1.563 ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 32.744   ; 0.238  ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; -122.41  ; -5.754 ; 0.0      ; 0.0     ; -1.222              ;
;  CLOCK_50                              ; -122.410 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                ; 0.000    ; -5.754 ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.266 ; 7.266 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 3.078 ; 3.078 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 7.266 ; 7.266 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.533 ; 2.533 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.276 ; -2.276 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.003 ; -2.003 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.134  ; 0.134  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.150 ; -0.150 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.134  ; 0.134  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 8.655  ; 8.655  ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.607  ; 8.607  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 8.655  ; 8.655  ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 8.588  ; 8.588  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 16.465 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 15.760 ; 15.760 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 15.906 ; 15.906 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 15.849 ; 15.849 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 15.914 ; 15.914 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 16.272 ; 16.272 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 15.246 ; 15.246 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 16.071 ; 16.071 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 15.195 ; 15.195 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 15.366 ; 15.366 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 15.079 ; 15.079 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 15.225 ; 15.225 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 15.286 ; 15.286 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 15.240 ; 15.240 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 14.921 ; 14.921 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 15.880 ; 15.880 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 16.465 ; 16.465 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 15.419 ; 15.419 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.123  ; 9.123  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.815  ; 8.815  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.805  ; 8.805  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.875  ; 8.875  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.865  ; 8.865  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.070  ; 9.070  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.070  ; 9.070  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 7.380  ; 7.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.466  ; 9.466  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.456  ; 9.456  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.670  ; 9.670  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.630  ; 9.630  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.650  ; 9.650  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.657  ; 9.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.657  ; 9.657  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.763  ; 5.763  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 10.599 ; 10.599 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 10.124 ; 10.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 10.124 ; 10.124 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 10.134 ; 10.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 10.134 ; 10.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.284 ; 10.284 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.270 ; 10.270 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.280 ; 10.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.448 ; 10.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.448 ; 10.448 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 6.831  ; 6.831  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 4.745 ; 4.745 ; Rise       ; CLOCK_50                              ;
;  LEDG[3]  ; CLOCK_50   ; 4.704 ; 4.704 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 5.835 ; 5.835 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 6.181 ; 6.181 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 6.163 ; 6.163 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 6.221 ; 6.221 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 6.190 ; 6.190 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]  ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]  ; CLOCK_50   ; 5.855 ; 5.855 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]  ; CLOCK_50   ; 5.836 ; 5.836 ; Rise       ; CLOCK_50                              ;
;  LEDR[10] ; CLOCK_50   ; 5.835 ; 5.835 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; CLOCK_50                              ;
;  LEDR[12] ; CLOCK_50   ; 5.936 ; 5.936 ; Rise       ; CLOCK_50                              ;
;  LEDR[13] ; CLOCK_50   ; 5.860 ; 5.860 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 6.057 ; 6.057 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 6.007 ; 6.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 6.023 ; 6.023 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.749 ; 2.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.905 ; 2.905 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.905 ; 2.905 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.759 ; 2.759 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.749 ; 2.749 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.819 ; 2.819 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.809 ; 2.809 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.896 ; 2.896 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.886 ; 2.886 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.061 ; 3.061 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.061 ; 3.061 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.149 ; 3.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.149 ; 3.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.109 ; 3.109 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.129 ; 3.129 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.137 ; 3.137 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.137 ; 3.137 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.966 ; 2.966 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.406 ; 3.406 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.265 ; 3.265 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 157454   ; 0        ; 0        ; 0        ;
; KEY[1]                                ; CLOCK_50                              ; 217      ; 213      ; 0        ; 0        ;
; CLOCK_50                              ; KEY[1]                                ; 13       ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 157454   ; 0        ; 0        ; 0        ;
; KEY[1]                                ; CLOCK_50                              ; 217      ; 213      ; 0        ; 0        ;
; CLOCK_50                              ; KEY[1]                                ; 13       ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 174   ; 174  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 758   ; 758  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Nov 28 09:33:02 2014
Info: Command: quartus_sta Project -c Project
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "nextState.DRAW_3960|combout" is a latch
    Warning (335094): Node "nextState.IDLE_3969|combout" is a latch
    Warning (335094): Node "nextState.CLEAR_3951|combout" is a latch
    Warning (335094): Node "nextState.MOVE_3942|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.862
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.862      -122.410 CLOCK_50 
    Info (332119):     0.768         0.000 KEY[1] 
    Info (332119):    32.744         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.563        -5.754 KEY[1] 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.519         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[1] 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 57 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.719       -20.564 CLOCK_50 
    Info (332119):     0.947         0.000 KEY[1] 
    Info (332119):    36.672         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.708
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.708        -2.614 KEY[1] 
    Info (332119):     0.060         0.000 CLOCK_50 
    Info (332119):     0.238         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[1] 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 425 megabytes
    Info: Processing ended: Fri Nov 28 09:33:07 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


