// Seed: 1811670928
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  wire id_6;
endmodule
module module_1 (
    inout supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output uwire id_8,
    input wand id_9,
    output wor id_10,
    output tri0 id_11,
    input wand id_12,
    input wire id_13,
    inout uwire id_14,
    output uwire id_15,
    input supply0 id_16,
    output wire id_17,
    input wor id_18,
    input tri0 id_19,
    output uwire id_20,
    input tri0 id_21,
    output wand id_22,
    input tri id_23
);
  module_0(
      id_7, id_18, id_2, id_13, id_16
  );
  assign id_15 = !1 == id_5;
  assign id_22 = 1;
endmodule
