// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Mon Dec  3 13:38:50 2018
// Host        : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/WorkSpace/project/prj_ocr_axi/prj_ocr/prj_ocr.srcs/sources_1/ip/sobel_filter_2/sobel_filter_2_sim_netlist.v
// Design      : sobel_filter_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "sobel_filter_2,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module sobel_filter_2
   (video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_ready,
    ap_idle);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [7:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [0:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [0:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [7:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [0:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [0:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output ap_idle;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [0:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [0:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  sobel_filter_2_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module sobel_filter_2_AXIvideo2Mat
   (video_in_TREADY,
    start_once_reg,
    internal_empty_n_reg,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ap_ready,
    \axi_data_V_1_i_reg_270_reg[0]_0 ,
    E,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_start,
    start_for_Sobel_U0_full_n,
    internal_empty_n_reg_0,
    img_0_rows_V_c_empty_n,
    img_0_rows_V_c8_full_n,
    img_0_cols_V_c9_full_n,
    img_0_cols_V_c_empty_n,
    internal_full_n_reg,
    img_0_data_stream_0_full_n,
    video_in_TVALID,
    video_in_TLAST,
    video_in_TUSER,
    video_in_TDATA);
  output video_in_TREADY;
  output start_once_reg;
  output internal_empty_n_reg;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_ready;
  output \axi_data_V_1_i_reg_270_reg[0]_0 ;
  output [0:0]E;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input start_for_Sobel_U0_full_n;
  input internal_empty_n_reg_0;
  input img_0_rows_V_c_empty_n;
  input img_0_rows_V_c8_full_n;
  input img_0_cols_V_c9_full_n;
  input img_0_cols_V_c_empty_n;
  input internal_full_n_reg;
  input img_0_data_stream_0_full_n;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TUSER;
  input [7:0]video_in_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]axi_data_V1_i_reg_215;
  wire \axi_data_V1_i_reg_215[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_215[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_reg_270;
  wire \axi_data_V_1_i_reg_270[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_270_reg[0]_0 ;
  wire [7:0]axi_data_V_3_i_reg_330;
  wire \axi_data_V_3_i_reg_330[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_330[7]_i_1_n_0 ;
  wire axi_last_V1_i_reg_205;
  wire \axi_last_V1_i_reg_205[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_318;
  wire \axi_last_V_3_i_reg_318[0]_i_1_n_0 ;
  wire brmerge_i_reg_453;
  wire \brmerge_i_reg_453[0]_i_1_n_0 ;
  wire \brmerge_i_reg_453[0]_i_2_n_0 ;
  wire \brmerge_i_reg_453[0]_i_3_n_0 ;
  wire \brmerge_i_reg_453[0]_i_4_n_0 ;
  wire \eol_2_i_reg_307[0]_i_1_n_0 ;
  wire \eol_2_i_reg_307[0]_i_2_n_0 ;
  wire \eol_2_i_reg_307_reg_n_0_[0] ;
  wire eol_i_reg_247;
  wire \eol_i_reg_247_reg_n_0_[0] ;
  wire eol_reg_259;
  wire \eol_reg_259[0]_i_2_n_0 ;
  wire \eol_reg_259_reg_n_0_[0] ;
  wire exitcond8_i_fu_369_p2;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_0 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_1 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_2 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_3 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__1_n_2 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry__1_n_3 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry_n_0 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond8_i_fu_369_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_380_p2;
  wire exitcond_i_fu_380_p2_carry__0_i_1_n_0;
  wire exitcond_i_fu_380_p2_carry__0_i_2_n_0;
  wire exitcond_i_fu_380_p2_carry__0_i_3_n_0;
  wire exitcond_i_fu_380_p2_carry__0_i_4_n_0;
  wire exitcond_i_fu_380_p2_carry__0_n_0;
  wire exitcond_i_fu_380_p2_carry__0_n_1;
  wire exitcond_i_fu_380_p2_carry__0_n_2;
  wire exitcond_i_fu_380_p2_carry__0_n_3;
  wire exitcond_i_fu_380_p2_carry__1_i_1_n_0;
  wire exitcond_i_fu_380_p2_carry__1_i_2_n_0;
  wire exitcond_i_fu_380_p2_carry__1_i_3_n_0;
  wire exitcond_i_fu_380_p2_carry__1_n_2;
  wire exitcond_i_fu_380_p2_carry__1_n_3;
  wire exitcond_i_fu_380_p2_carry_i_1_n_0;
  wire exitcond_i_fu_380_p2_carry_i_2_n_0;
  wire exitcond_i_fu_380_p2_carry_i_3_n_0;
  wire exitcond_i_fu_380_p2_carry_i_4_n_0;
  wire exitcond_i_fu_380_p2_carry_n_0;
  wire exitcond_i_fu_380_p2_carry_n_1;
  wire exitcond_i_fu_380_p2_carry_n_2;
  wire exitcond_i_fu_380_p2_carry_n_3;
  wire \exitcond_i_reg_444[0]_i_1_n_0 ;
  wire \exitcond_i_reg_444_reg_n_0_[0] ;
  wire [31:0]i_V_fu_374_p2;
  wire [31:0]i_V_reg_439;
  wire \i_V_reg_439_reg[12]_i_1_n_0 ;
  wire \i_V_reg_439_reg[12]_i_1_n_1 ;
  wire \i_V_reg_439_reg[12]_i_1_n_2 ;
  wire \i_V_reg_439_reg[12]_i_1_n_3 ;
  wire \i_V_reg_439_reg[16]_i_1_n_0 ;
  wire \i_V_reg_439_reg[16]_i_1_n_1 ;
  wire \i_V_reg_439_reg[16]_i_1_n_2 ;
  wire \i_V_reg_439_reg[16]_i_1_n_3 ;
  wire \i_V_reg_439_reg[20]_i_1_n_0 ;
  wire \i_V_reg_439_reg[20]_i_1_n_1 ;
  wire \i_V_reg_439_reg[20]_i_1_n_2 ;
  wire \i_V_reg_439_reg[20]_i_1_n_3 ;
  wire \i_V_reg_439_reg[24]_i_1_n_0 ;
  wire \i_V_reg_439_reg[24]_i_1_n_1 ;
  wire \i_V_reg_439_reg[24]_i_1_n_2 ;
  wire \i_V_reg_439_reg[24]_i_1_n_3 ;
  wire \i_V_reg_439_reg[28]_i_1_n_0 ;
  wire \i_V_reg_439_reg[28]_i_1_n_1 ;
  wire \i_V_reg_439_reg[28]_i_1_n_2 ;
  wire \i_V_reg_439_reg[28]_i_1_n_3 ;
  wire \i_V_reg_439_reg[31]_i_1_n_2 ;
  wire \i_V_reg_439_reg[31]_i_1_n_3 ;
  wire \i_V_reg_439_reg[4]_i_1_n_0 ;
  wire \i_V_reg_439_reg[4]_i_1_n_1 ;
  wire \i_V_reg_439_reg[4]_i_1_n_2 ;
  wire \i_V_reg_439_reg[4]_i_1_n_3 ;
  wire \i_V_reg_439_reg[8]_i_1_n_0 ;
  wire \i_V_reg_439_reg[8]_i_1_n_1 ;
  wire \i_V_reg_439_reg[8]_i_1_n_2 ;
  wire \i_V_reg_439_reg[8]_i_1_n_3 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire img_0_cols_V_c9_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_rows_V_c8_full_n;
  wire img_0_rows_V_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire sof_1_i_fu_148;
  wire sof_1_i_fu_1480;
  wire \sof_1_i_fu_148[0]_i_1_n_0 ;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_0;
  wire t_V_3_reg_236;
  wire \t_V_3_reg_236[0]_i_4_n_0 ;
  wire [31:0]t_V_3_reg_236_reg;
  wire \t_V_3_reg_236_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_236_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_236_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_225;
  wire [7:0]tmp_data_V_reg_415;
  wire tmp_last_V_reg_423;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [3:0]\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_380_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_380_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond_i_fu_380_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_fu_380_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_439_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_439_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_236_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(video_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h9)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE0F0C000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(video_in_TVALID),
        .I2(ap_rst_n),
        .I3(video_in_TREADY),
        .I4(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(video_in_TVALID),
        .I1(video_in_TREADY),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I1(brmerge_i_reg_453),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(video_in_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(video_in_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_TVALID),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_270[0]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_270[1]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_270[2]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_270[3]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_270[4]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_270[5]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_270[6]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000A80000000000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(img_0_data_stream_0_full_n),
        .I1(brmerge_i_reg_453),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_444_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_270[7]),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_369_p2),
        .I2(internal_empty_n_reg_0),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF44FF44FF444F44)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond8_i_fu_369_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00001F00)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(brmerge_i_reg_453),
        .I2(img_0_data_stream_0_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_444_reg_n_0_[0] ),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(exitcond_i_fu_380_p2),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(exitcond8_i_fu_369_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'h04040444FFFFFFFF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\exitcond_i_reg_444_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(img_0_data_stream_0_full_n),
        .I3(brmerge_i_reg_453),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_369_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\ap_CS_fsm[5]_i_2_n_0 ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .I5(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'h57)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_ready_INST_0
       (.I0(exitcond8_i_fu_369_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[0]_i_1 
       (.I0(tmp_data_V_reg_415[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[0]),
        .O(\axi_data_V1_i_reg_215[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[1]_i_1 
       (.I0(tmp_data_V_reg_415[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[1]),
        .O(\axi_data_V1_i_reg_215[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[2]_i_1 
       (.I0(tmp_data_V_reg_415[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[2]),
        .O(\axi_data_V1_i_reg_215[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[3]_i_1 
       (.I0(tmp_data_V_reg_415[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[3]),
        .O(\axi_data_V1_i_reg_215[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[4]_i_1 
       (.I0(tmp_data_V_reg_415[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[4]),
        .O(\axi_data_V1_i_reg_215[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[5]_i_1 
       (.I0(tmp_data_V_reg_415[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[5]),
        .O(\axi_data_V1_i_reg_215[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[6]_i_1 
       (.I0(tmp_data_V_reg_415[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[6]),
        .O(\axi_data_V1_i_reg_215[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_215[7]_i_1 
       (.I0(tmp_data_V_reg_415[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_330[7]),
        .O(\axi_data_V1_i_reg_215[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_215[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_215[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[0]_i_1 
       (.I0(axi_data_V1_i_reg_215[0]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[0]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\axi_data_V_1_i_reg_270[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[1]_i_1 
       (.I0(axi_data_V1_i_reg_215[1]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[1]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\axi_data_V_1_i_reg_270[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[2]_i_1 
       (.I0(axi_data_V1_i_reg_215[2]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[2]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\axi_data_V_1_i_reg_270[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[3]_i_1 
       (.I0(axi_data_V1_i_reg_215[3]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[3]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\axi_data_V_1_i_reg_270[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[4]_i_1 
       (.I0(axi_data_V1_i_reg_215[4]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[4]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\axi_data_V_1_i_reg_270[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[5]_i_1 
       (.I0(axi_data_V1_i_reg_215[5]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[5]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\axi_data_V_1_i_reg_270[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[6]_i_1 
       (.I0(axi_data_V1_i_reg_215[6]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[6]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\axi_data_V_1_i_reg_270[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_1_i_reg_270[7]_i_1 
       (.I0(axi_data_V1_i_reg_215[7]),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(axi_data_V_1_i_reg_270[7]),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\axi_data_V_1_i_reg_270[7]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_270_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\axi_data_V_1_i_reg_270[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_270[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[0]_i_1 
       (.I0(axi_data_V_1_i_reg_270[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_330[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[1]_i_1 
       (.I0(axi_data_V_1_i_reg_270[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_330[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[2]_i_1 
       (.I0(axi_data_V_1_i_reg_270[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_330[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[3]_i_1 
       (.I0(axi_data_V_1_i_reg_270[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_330[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[4]_i_1 
       (.I0(axi_data_V_1_i_reg_270[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_330[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[5]_i_1 
       (.I0(axi_data_V_1_i_reg_270[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_330[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[6]_i_1 
       (.I0(axi_data_V_1_i_reg_270[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_330[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_330[7]_i_1 
       (.I0(axi_data_V_1_i_reg_270[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_330[7]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_330[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_330[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_205[0]_i_1 
       (.I0(tmp_last_V_reg_423),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_318),
        .O(\axi_last_V1_i_reg_205[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_205[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_318[0]_i_1 
       (.I0(\eol_reg_259_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_318[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_318[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_318),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCAFFFFFFCA0000)) 
    \brmerge_i_reg_453[0]_i_1 
       (.I0(\brmerge_i_reg_453[0]_i_2_n_0 ),
        .I1(\eol_i_reg_247_reg_n_0_[0] ),
        .I2(\brmerge_i_reg_453[0]_i_3_n_0 ),
        .I3(sof_1_i_fu_148),
        .I4(\brmerge_i_reg_453[0]_i_4_n_0 ),
        .I5(brmerge_i_reg_453),
        .O(\brmerge_i_reg_453[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_453[0]_i_2 
       (.I0(\eol_reg_259_reg_n_0_[0] ),
        .I1(brmerge_i_reg_453),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\brmerge_i_reg_453[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \brmerge_i_reg_453[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_reg_444_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\brmerge_i_reg_453[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \brmerge_i_reg_453[0]_i_4 
       (.I0(exitcond_i_fu_380_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(\brmerge_i_reg_453[0]_i_4_n_0 ));
  FDRE \brmerge_i_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_453[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_453),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \eol_2_i_reg_307[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_307_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\eol_2_i_reg_307[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_307[0]_i_2 
       (.I0(\eol_i_reg_247_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_307[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_307[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_307[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_307_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \eol_i_reg_247[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_453),
        .I4(\eol_reg_259_reg_n_0_[0] ),
        .I5(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .O(eol_i_reg_247));
  FDRE \eol_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(eol_i_reg_247),
        .Q(\eol_i_reg_247_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \eol_reg_259[0]_i_1 
       (.I0(exitcond8_i_fu_369_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .O(eol_reg_259));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_reg_259[0]_i_2 
       (.I0(axi_last_V1_i_reg_205),
        .I1(\axi_data_V_1_i_reg_270_reg[0]_0 ),
        .I2(\eol_reg_259_reg_n_0_[0] ),
        .I3(brmerge_i_reg_453),
        .I4(AXI_video_strm_V_last_V_0_data_out),
        .O(\eol_reg_259[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFFFFFFFFFFF)) 
    \eol_reg_259[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\exitcond_i_reg_444_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_453),
        .I5(img_0_data_stream_0_full_n),
        .O(\axi_data_V_1_i_reg_270_reg[0]_0 ));
  FDRE \eol_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_259),
        .D(\eol_reg_259[0]_i_2_n_0 ),
        .Q(\eol_reg_259_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond8_i_fu_369_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\exitcond8_i_fu_369_p2_inferred__0/i__carry_n_0 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry_n_1 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry_n_2 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \exitcond8_i_fu_369_p2_inferred__0/i__carry__0 
       (.CI(\exitcond8_i_fu_369_p2_inferred__0/i__carry_n_0 ),
        .CO({\exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_0 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_1 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_2 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \exitcond8_i_fu_369_p2_inferred__0/i__carry__1 
       (.CI(\exitcond8_i_fu_369_p2_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],exitcond8_i_fu_369_p2,\exitcond8_i_fu_369_p2_inferred__0/i__carry__1_n_2 ,\exitcond8_i_fu_369_p2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond8_i_fu_369_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  CARRY4 exitcond_i_fu_380_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_380_p2_carry_n_0,exitcond_i_fu_380_p2_carry_n_1,exitcond_i_fu_380_p2_carry_n_2,exitcond_i_fu_380_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_380_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_380_p2_carry_i_1_n_0,exitcond_i_fu_380_p2_carry_i_2_n_0,exitcond_i_fu_380_p2_carry_i_3_n_0,exitcond_i_fu_380_p2_carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_380_p2_carry__0
       (.CI(exitcond_i_fu_380_p2_carry_n_0),
        .CO({exitcond_i_fu_380_p2_carry__0_n_0,exitcond_i_fu_380_p2_carry__0_n_1,exitcond_i_fu_380_p2_carry__0_n_2,exitcond_i_fu_380_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_380_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_380_p2_carry__0_i_1_n_0,exitcond_i_fu_380_p2_carry__0_i_2_n_0,exitcond_i_fu_380_p2_carry__0_i_3_n_0,exitcond_i_fu_380_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__0_i_1
       (.I0(t_V_3_reg_236_reg[22]),
        .I1(t_V_3_reg_236_reg[23]),
        .I2(t_V_3_reg_236_reg[21]),
        .O(exitcond_i_fu_380_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__0_i_2
       (.I0(t_V_3_reg_236_reg[19]),
        .I1(t_V_3_reg_236_reg[20]),
        .I2(t_V_3_reg_236_reg[18]),
        .O(exitcond_i_fu_380_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__0_i_3
       (.I0(t_V_3_reg_236_reg[16]),
        .I1(t_V_3_reg_236_reg[17]),
        .I2(t_V_3_reg_236_reg[15]),
        .O(exitcond_i_fu_380_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__0_i_4
       (.I0(t_V_3_reg_236_reg[13]),
        .I1(t_V_3_reg_236_reg[14]),
        .I2(t_V_3_reg_236_reg[12]),
        .O(exitcond_i_fu_380_p2_carry__0_i_4_n_0));
  CARRY4 exitcond_i_fu_380_p2_carry__1
       (.CI(exitcond_i_fu_380_p2_carry__0_n_0),
        .CO({NLW_exitcond_i_fu_380_p2_carry__1_CO_UNCONNECTED[3],exitcond_i_fu_380_p2,exitcond_i_fu_380_p2_carry__1_n_2,exitcond_i_fu_380_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_380_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond_i_fu_380_p2_carry__1_i_1_n_0,exitcond_i_fu_380_p2_carry__1_i_2_n_0,exitcond_i_fu_380_p2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    exitcond_i_fu_380_p2_carry__1_i_1
       (.I0(t_V_3_reg_236_reg[31]),
        .I1(t_V_3_reg_236_reg[30]),
        .O(exitcond_i_fu_380_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__1_i_2
       (.I0(t_V_3_reg_236_reg[28]),
        .I1(t_V_3_reg_236_reg[29]),
        .I2(t_V_3_reg_236_reg[27]),
        .O(exitcond_i_fu_380_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry__1_i_3
       (.I0(t_V_3_reg_236_reg[25]),
        .I1(t_V_3_reg_236_reg[26]),
        .I2(t_V_3_reg_236_reg[24]),
        .O(exitcond_i_fu_380_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    exitcond_i_fu_380_p2_carry_i_1
       (.I0(t_V_3_reg_236_reg[11]),
        .I1(t_V_3_reg_236_reg[9]),
        .I2(t_V_3_reg_236_reg[10]),
        .O(exitcond_i_fu_380_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    exitcond_i_fu_380_p2_carry_i_2
       (.I0(t_V_3_reg_236_reg[8]),
        .I1(t_V_3_reg_236_reg[7]),
        .I2(t_V_3_reg_236_reg[6]),
        .O(exitcond_i_fu_380_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry_i_3
       (.I0(t_V_3_reg_236_reg[4]),
        .I1(t_V_3_reg_236_reg[5]),
        .I2(t_V_3_reg_236_reg[3]),
        .O(exitcond_i_fu_380_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    exitcond_i_fu_380_p2_carry_i_4
       (.I0(t_V_3_reg_236_reg[0]),
        .I1(t_V_3_reg_236_reg[1]),
        .I2(t_V_3_reg_236_reg[2]),
        .O(exitcond_i_fu_380_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_i_reg_444[0]_i_1 
       (.I0(\exitcond_i_reg_444_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_380_p2),
        .O(\exitcond_i_reg_444[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_444[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_444_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_439[0]_i_1 
       (.I0(t_V_reg_225[0]),
        .O(i_V_fu_374_p2[0]));
  FDRE \i_V_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[0]),
        .Q(i_V_reg_439[0]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[10]),
        .Q(i_V_reg_439[10]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[11]),
        .Q(i_V_reg_439[11]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[12]),
        .Q(i_V_reg_439[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[12]_i_1 
       (.CI(\i_V_reg_439_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[12]_i_1_n_0 ,\i_V_reg_439_reg[12]_i_1_n_1 ,\i_V_reg_439_reg[12]_i_1_n_2 ,\i_V_reg_439_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[12:9]),
        .S(t_V_reg_225[12:9]));
  FDRE \i_V_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[13]),
        .Q(i_V_reg_439[13]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[14]),
        .Q(i_V_reg_439[14]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[15]),
        .Q(i_V_reg_439[15]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[16]),
        .Q(i_V_reg_439[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[16]_i_1 
       (.CI(\i_V_reg_439_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[16]_i_1_n_0 ,\i_V_reg_439_reg[16]_i_1_n_1 ,\i_V_reg_439_reg[16]_i_1_n_2 ,\i_V_reg_439_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[16:13]),
        .S(t_V_reg_225[16:13]));
  FDRE \i_V_reg_439_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[17]),
        .Q(i_V_reg_439[17]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[18]),
        .Q(i_V_reg_439[18]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[19]),
        .Q(i_V_reg_439[19]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[1]),
        .Q(i_V_reg_439[1]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[20]),
        .Q(i_V_reg_439[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[20]_i_1 
       (.CI(\i_V_reg_439_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[20]_i_1_n_0 ,\i_V_reg_439_reg[20]_i_1_n_1 ,\i_V_reg_439_reg[20]_i_1_n_2 ,\i_V_reg_439_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[20:17]),
        .S(t_V_reg_225[20:17]));
  FDRE \i_V_reg_439_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[21]),
        .Q(i_V_reg_439[21]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[22]),
        .Q(i_V_reg_439[22]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[23]),
        .Q(i_V_reg_439[23]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[24]),
        .Q(i_V_reg_439[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[24]_i_1 
       (.CI(\i_V_reg_439_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[24]_i_1_n_0 ,\i_V_reg_439_reg[24]_i_1_n_1 ,\i_V_reg_439_reg[24]_i_1_n_2 ,\i_V_reg_439_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[24:21]),
        .S(t_V_reg_225[24:21]));
  FDRE \i_V_reg_439_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[25]),
        .Q(i_V_reg_439[25]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[26]),
        .Q(i_V_reg_439[26]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[27]),
        .Q(i_V_reg_439[27]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[28]),
        .Q(i_V_reg_439[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[28]_i_1 
       (.CI(\i_V_reg_439_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[28]_i_1_n_0 ,\i_V_reg_439_reg[28]_i_1_n_1 ,\i_V_reg_439_reg[28]_i_1_n_2 ,\i_V_reg_439_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[28:25]),
        .S(t_V_reg_225[28:25]));
  FDRE \i_V_reg_439_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[29]),
        .Q(i_V_reg_439[29]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[2]),
        .Q(i_V_reg_439[2]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[30]),
        .Q(i_V_reg_439[30]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[31]),
        .Q(i_V_reg_439[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[31]_i_1 
       (.CI(\i_V_reg_439_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_439_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_439_reg[31]_i_1_n_2 ,\i_V_reg_439_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_439_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_374_p2[31:29]}),
        .S({1'b0,t_V_reg_225[31:29]}));
  FDRE \i_V_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[3]),
        .Q(i_V_reg_439[3]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[4]),
        .Q(i_V_reg_439[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_439_reg[4]_i_1_n_0 ,\i_V_reg_439_reg[4]_i_1_n_1 ,\i_V_reg_439_reg[4]_i_1_n_2 ,\i_V_reg_439_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_225[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[4:1]),
        .S(t_V_reg_225[4:1]));
  FDRE \i_V_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[5]),
        .Q(i_V_reg_439[5]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[6]),
        .Q(i_V_reg_439[6]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[7]),
        .Q(i_V_reg_439[7]),
        .R(1'b0));
  FDRE \i_V_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[8]),
        .Q(i_V_reg_439[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_439_reg[8]_i_1 
       (.CI(\i_V_reg_439_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_439_reg[8]_i_1_n_0 ,\i_V_reg_439_reg[8]_i_1_n_1 ,\i_V_reg_439_reg[8]_i_1_n_2 ,\i_V_reg_439_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_374_p2[8:5]),
        .S(t_V_reg_225[8:5]));
  FDRE \i_V_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_374_p2[9]),
        .Q(i_V_reg_439[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(t_V_reg_225[22]),
        .I1(t_V_reg_225[23]),
        .I2(t_V_reg_225[21]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(t_V_reg_225[19]),
        .I1(t_V_reg_225[20]),
        .I2(t_V_reg_225[18]),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(t_V_reg_225[16]),
        .I1(t_V_reg_225[17]),
        .I2(t_V_reg_225[15]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(t_V_reg_225[13]),
        .I1(t_V_reg_225[14]),
        .I2(t_V_reg_225[12]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(t_V_reg_225[31]),
        .I1(t_V_reg_225[30]),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(t_V_reg_225[28]),
        .I1(t_V_reg_225[29]),
        .I2(t_V_reg_225[27]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(t_V_reg_225[25]),
        .I1(t_V_reg_225[26]),
        .I2(t_V_reg_225[24]),
        .O(i__carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1
       (.I0(t_V_reg_225[10]),
        .I1(t_V_reg_225[11]),
        .I2(t_V_reg_225[9]),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(t_V_reg_225[6]),
        .I1(t_V_reg_225[7]),
        .I2(t_V_reg_225[8]),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_3
       (.I0(t_V_reg_225[4]),
        .I1(t_V_reg_225[5]),
        .I2(t_V_reg_225[3]),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(t_V_reg_225[0]),
        .I1(t_V_reg_225[1]),
        .I2(t_V_reg_225[2]),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2
       (.I0(ap_start),
        .I1(start_once_reg),
        .I2(start_for_Sobel_U0_full_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q),
        .I1(img_0_rows_V_c_empty_n),
        .I2(img_0_rows_V_c8_full_n),
        .I3(img_0_cols_V_c9_full_n),
        .I4(img_0_cols_V_c_empty_n),
        .I5(internal_full_n_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDF0000)) 
    \sof_1_i_fu_148[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_380_p2),
        .I4(sof_1_i_fu_148),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_148[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_148[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_148),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_369_p2),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_Sobel_U0_full_n),
        .O(start_once_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_3_reg_236[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_380_p2),
        .I4(exitcond8_i_fu_369_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_3_reg_236));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_3_reg_236[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_i_fu_380_p2),
        .O(sof_1_i_fu_1480));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_236[0]_i_4 
       (.I0(t_V_3_reg_236_reg[0]),
        .O(\t_V_3_reg_236[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_236_reg[0]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_236_reg[0]_i_3_n_0 ,\t_V_3_reg_236_reg[0]_i_3_n_1 ,\t_V_3_reg_236_reg[0]_i_3_n_2 ,\t_V_3_reg_236_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_236_reg[0]_i_3_n_4 ,\t_V_3_reg_236_reg[0]_i_3_n_5 ,\t_V_3_reg_236_reg[0]_i_3_n_6 ,\t_V_3_reg_236_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_236_reg[3:1],\t_V_3_reg_236[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[10]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[11]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[12]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[12]_i_1 
       (.CI(\t_V_3_reg_236_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_236_reg[12]_i_1_n_0 ,\t_V_3_reg_236_reg[12]_i_1_n_1 ,\t_V_3_reg_236_reg[12]_i_1_n_2 ,\t_V_3_reg_236_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[12]_i_1_n_4 ,\t_V_3_reg_236_reg[12]_i_1_n_5 ,\t_V_3_reg_236_reg[12]_i_1_n_6 ,\t_V_3_reg_236_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[15:12]));
  FDRE \t_V_3_reg_236_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[13]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[14]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[15]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[16]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[16]_i_1 
       (.CI(\t_V_3_reg_236_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_236_reg[16]_i_1_n_0 ,\t_V_3_reg_236_reg[16]_i_1_n_1 ,\t_V_3_reg_236_reg[16]_i_1_n_2 ,\t_V_3_reg_236_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[16]_i_1_n_4 ,\t_V_3_reg_236_reg[16]_i_1_n_5 ,\t_V_3_reg_236_reg[16]_i_1_n_6 ,\t_V_3_reg_236_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[19:16]));
  FDRE \t_V_3_reg_236_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[17]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[18]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[19]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_236_reg[1]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[20]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[20]_i_1 
       (.CI(\t_V_3_reg_236_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_236_reg[20]_i_1_n_0 ,\t_V_3_reg_236_reg[20]_i_1_n_1 ,\t_V_3_reg_236_reg[20]_i_1_n_2 ,\t_V_3_reg_236_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[20]_i_1_n_4 ,\t_V_3_reg_236_reg[20]_i_1_n_5 ,\t_V_3_reg_236_reg[20]_i_1_n_6 ,\t_V_3_reg_236_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[23:20]));
  FDRE \t_V_3_reg_236_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[21]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[22]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[23]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[24]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[24]_i_1 
       (.CI(\t_V_3_reg_236_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_236_reg[24]_i_1_n_0 ,\t_V_3_reg_236_reg[24]_i_1_n_1 ,\t_V_3_reg_236_reg[24]_i_1_n_2 ,\t_V_3_reg_236_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[24]_i_1_n_4 ,\t_V_3_reg_236_reg[24]_i_1_n_5 ,\t_V_3_reg_236_reg[24]_i_1_n_6 ,\t_V_3_reg_236_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[27:24]));
  FDRE \t_V_3_reg_236_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[25]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[26]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[27]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[28]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[28]_i_1 
       (.CI(\t_V_3_reg_236_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_236_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_236_reg[28]_i_1_n_1 ,\t_V_3_reg_236_reg[28]_i_1_n_2 ,\t_V_3_reg_236_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[28]_i_1_n_4 ,\t_V_3_reg_236_reg[28]_i_1_n_5 ,\t_V_3_reg_236_reg[28]_i_1_n_6 ,\t_V_3_reg_236_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[31:28]));
  FDRE \t_V_3_reg_236_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[29]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_236_reg[2]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[30]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[31]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_236_reg[3]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[4]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[4]_i_1 
       (.CI(\t_V_3_reg_236_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_236_reg[4]_i_1_n_0 ,\t_V_3_reg_236_reg[4]_i_1_n_1 ,\t_V_3_reg_236_reg[4]_i_1_n_2 ,\t_V_3_reg_236_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[4]_i_1_n_4 ,\t_V_3_reg_236_reg[4]_i_1_n_5 ,\t_V_3_reg_236_reg[4]_i_1_n_6 ,\t_V_3_reg_236_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[7:4]));
  FDRE \t_V_3_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[5]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_236_reg[6]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_236_reg[7]),
        .R(t_V_3_reg_236));
  FDRE \t_V_3_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_236_reg[8]),
        .R(t_V_3_reg_236));
  CARRY4 \t_V_3_reg_236_reg[8]_i_1 
       (.CI(\t_V_3_reg_236_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_236_reg[8]_i_1_n_0 ,\t_V_3_reg_236_reg[8]_i_1_n_1 ,\t_V_3_reg_236_reg[8]_i_1_n_2 ,\t_V_3_reg_236_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_236_reg[8]_i_1_n_4 ,\t_V_3_reg_236_reg[8]_i_1_n_5 ,\t_V_3_reg_236_reg[8]_i_1_n_6 ,\t_V_3_reg_236_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_236_reg[11:8]));
  FDRE \t_V_3_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1480),
        .D(\t_V_3_reg_236_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_236_reg[9]),
        .R(t_V_3_reg_236));
  FDRE \t_V_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[0]),
        .Q(t_V_reg_225[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[10]),
        .Q(t_V_reg_225[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[11]),
        .Q(t_V_reg_225[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[12]),
        .Q(t_V_reg_225[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[13]),
        .Q(t_V_reg_225[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[14]),
        .Q(t_V_reg_225[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[15]),
        .Q(t_V_reg_225[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[16]),
        .Q(t_V_reg_225[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[17]),
        .Q(t_V_reg_225[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[18]),
        .Q(t_V_reg_225[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[19]),
        .Q(t_V_reg_225[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[1]),
        .Q(t_V_reg_225[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[20]),
        .Q(t_V_reg_225[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[21]),
        .Q(t_V_reg_225[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[22]),
        .Q(t_V_reg_225[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[23]),
        .Q(t_V_reg_225[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[24]),
        .Q(t_V_reg_225[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[25]),
        .Q(t_V_reg_225[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[26]),
        .Q(t_V_reg_225[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[27]),
        .Q(t_V_reg_225[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[28]),
        .Q(t_V_reg_225[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[29]),
        .Q(t_V_reg_225[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[2]),
        .Q(t_V_reg_225[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[30]),
        .Q(t_V_reg_225[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[31]),
        .Q(t_V_reg_225[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[3]),
        .Q(t_V_reg_225[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[4]),
        .Q(t_V_reg_225[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[5]),
        .Q(t_V_reg_225[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[6]),
        .Q(t_V_reg_225[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[7]),
        .Q(t_V_reg_225[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[8]),
        .Q(t_V_reg_225[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_439[9]),
        .Q(t_V_reg_225[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_415[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_415[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_415[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_415[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_415[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_415[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_415[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_415[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_415[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_423[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_423[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_423),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module sobel_filter_2_Filter2D
   (DOBDO,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    O,
    \k_buf_0_val_3_addr_reg_1624_reg[8]_0 ,
    \brmerge_reg_1617_reg[0]_0 ,
    \brmerge_reg_1617_reg[0]_1 ,
    \brmerge_reg_1617_reg[0]_2 ,
    \brmerge_reg_1617_reg[0]_3 ,
    \brmerge_reg_1617_reg[0]_4 ,
    \or_cond_i_i_reg_1608_reg[0]_0 ,
    \k_buf_0_val_3_addr_reg_1624_reg[9]_0 ,
    \row_assign_10_1_t_reg_1589_reg[1]_0 ,
    \row_assign_10_1_t_reg_1589_reg[1]_1 ,
    \row_assign_10_1_t_reg_1589_reg[1]_2 ,
    \row_assign_10_0_t_reg_1584_reg[1]_0 ,
    \row_assign_10_0_t_reg_1584_reg[1]_1 ,
    \row_assign_10_0_t_reg_1584_reg[1]_2 ,
    \row_assign_10_0_t_reg_1584_reg[1]_3 ,
    \row_assign_10_0_t_reg_1584_reg[1]_4 ,
    \row_assign_10_0_t_reg_1584_reg[1]_5 ,
    \row_assign_10_0_t_reg_1584_reg[1]_6 ,
    \row_assign_10_0_t_reg_1584_reg[1]_7 ,
    \row_assign_10_0_t_reg_1584_reg[1]_8 ,
    \row_assign_10_2_t_reg_1594_reg[1]_0 ,
    \row_assign_10_2_t_reg_1594_reg[1]_1 ,
    \row_assign_10_2_t_reg_1594_reg[1]_2 ,
    ram_reg,
    \p_Val2_4_1_1_reg_1676_reg[7]_0 ,
    \p_Val2_4_1_1_reg_1676_reg[7]_1 ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    internal_full_n_reg,
    start_once_reg_reg,
    grp_Filter2D_fu_96_ap_start_reg_reg,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    ap_rst_n_inv,
    S,
    \t_V_2_reg_334_reg[30]_0 ,
    \t_V_2_reg_334_reg[12]_0 ,
    ap_rst_n,
    grp_Filter2D_fu_96_ap_start_reg,
    img_0_data_stream_0_empty_n,
    img_1_data_stream_0_full_n,
    CO,
    \t_V_2_reg_334_reg[30]_1 ,
    \t_V_reg_323_reg[30]_0 ,
    \t_V_reg_323_reg[30]_1 ,
    \t_V_reg_323_reg[30]_2 ,
    \t_V_reg_323_reg[30]_3 ,
    \t_V_reg_323_reg[30]_4 ,
    \t_V_reg_323_reg[30]_5 ,
    PCOUT,
    Q,
    start_once_reg_reg_0,
    Sobel_U0_ap_start,
    start_once_reg_reg_1,
    start_for_Sobel_1_U0_full_n);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  output [3:0]O;
  output [3:0]\k_buf_0_val_3_addr_reg_1624_reg[8]_0 ;
  output [3:0]\brmerge_reg_1617_reg[0]_0 ;
  output [3:0]\brmerge_reg_1617_reg[0]_1 ;
  output [3:0]\brmerge_reg_1617_reg[0]_2 ;
  output [3:0]\brmerge_reg_1617_reg[0]_3 ;
  output [3:0]\brmerge_reg_1617_reg[0]_4 ;
  output [2:0]\or_cond_i_i_reg_1608_reg[0]_0 ;
  output [30:0]\k_buf_0_val_3_addr_reg_1624_reg[9]_0 ;
  output [26:0]\row_assign_10_1_t_reg_1589_reg[1]_0 ;
  output [0:0]\row_assign_10_1_t_reg_1589_reg[1]_1 ;
  output [27:0]\row_assign_10_1_t_reg_1589_reg[1]_2 ;
  output [0:0]\row_assign_10_0_t_reg_1584_reg[1]_0 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_1 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_2 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_3 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_4 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_5 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_6 ;
  output [2:0]\row_assign_10_0_t_reg_1584_reg[1]_7 ;
  output [27:0]\row_assign_10_0_t_reg_1584_reg[1]_8 ;
  output [26:0]\row_assign_10_2_t_reg_1594_reg[1]_0 ;
  output [0:0]\row_assign_10_2_t_reg_1594_reg[1]_1 ;
  output [27:0]\row_assign_10_2_t_reg_1594_reg[1]_2 ;
  output ram_reg;
  output [3:0]\p_Val2_4_1_1_reg_1676_reg[7]_0 ;
  output [2:0]\p_Val2_4_1_1_reg_1676_reg[7]_1 ;
  output [6:0]D;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \mOutPtr_reg[1] ;
  output shiftReg_ce;
  output internal_full_n_reg;
  output start_once_reg_reg;
  output grp_Filter2D_fu_96_ap_start_reg_reg;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_rst_n_inv;
  input [2:0]S;
  input [3:0]\t_V_2_reg_334_reg[30]_0 ;
  input [1:0]\t_V_2_reg_334_reg[12]_0 ;
  input ap_rst_n;
  input grp_Filter2D_fu_96_ap_start_reg;
  input img_0_data_stream_0_empty_n;
  input img_1_data_stream_0_full_n;
  input [0:0]CO;
  input [0:0]\t_V_2_reg_334_reg[30]_1 ;
  input [0:0]\t_V_reg_323_reg[30]_0 ;
  input [0:0]\t_V_reg_323_reg[30]_1 ;
  input [0:0]\t_V_reg_323_reg[30]_2 ;
  input [0:0]\t_V_reg_323_reg[30]_3 ;
  input [0:0]\t_V_reg_323_reg[30]_4 ;
  input [0:0]\t_V_reg_323_reg[30]_5 ;
  input [6:0]PCOUT;
  input [1:0]Q;
  input start_once_reg_reg_0;
  input Sobel_U0_ap_start;
  input start_once_reg_reg_1;
  input start_for_Sobel_1_U0_full_n;

  wire \A[0]__0_n_0 ;
  wire \A[0]__2_n_0 ;
  wire \A[1]__0_n_0 ;
  wire \A[1]__2_n_0 ;
  wire \A[2]__0_n_0 ;
  wire \A[2]__2_n_0 ;
  wire \A[3]__0_n_0 ;
  wire \A[3]__2_n_0 ;
  wire \A[4]__0_n_0 ;
  wire \A[4]__2_n_0 ;
  wire \A[5]__0_n_0 ;
  wire \A[5]__2_n_0 ;
  wire \A[6]__0_n_0 ;
  wire \A[6]__2_n_0 ;
  wire \A[7]__0_n_0 ;
  wire \A[7]__2_n_0 ;
  wire \A[7]_i_1_n_0 ;
  wire [7:0]A__1;
  wire \A_n_0_[0] ;
  wire \A_n_0_[1] ;
  wire \A_n_0_[2] ;
  wire \A_n_0_[3] ;
  wire \A_n_0_[4] ;
  wire \A_n_0_[5] ;
  wire \A_n_0_[6] ;
  wire \A_n_0_[7] ;
  wire [7:0]C;
  wire [0:0]CO;
  wire [6:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [3:0]O;
  wire [6:0]PCOUT;
  wire [1:0]Q;
  wire [2:0]S;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire Sobel_U0_ap_start;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_1__1_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state9;
  wire [3:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_934_p2;
  wire brmerge_reg_1617;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire brmerge_reg_1617_pp0_iter1_reg0;
  wire [3:0]\brmerge_reg_1617_reg[0]_0 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_1 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_2 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_3 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_4 ;
  wire [1:0]col_assign_3_t_reg_1646;
  wire \col_assign_3_t_reg_1646[0]_i_1_n_0 ;
  wire \col_assign_3_t_reg_1646[1]_i_1_n_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_984_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1002_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1020_p3;
  wire exitcond388_i_fu_806_p2;
  wire exitcond388_i_reg_1599;
  wire \exitcond388_i_reg_1599[0]_i_10_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_11_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_12_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_13_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_14_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_15_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_4_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_5_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_6_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_8_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_9_n_0 ;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond388_i_reg_1599_pp0_iter2_reg;
  wire \exitcond388_i_reg_1599_reg[0]_i_2_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_2_n_3 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3_n_0 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3_n_1 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3_n_3 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7_n_0 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7_n_1 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7_n_3 ;
  wire exitcond389_i_fu_465_p2;
  wire grp_Filter2D_fu_96_ap_done;
  wire grp_Filter2D_fu_96_ap_start_reg;
  wire grp_Filter2D_fu_96_ap_start_reg_reg;
  wire [31:0]i_V_fu_470_p2;
  wire [31:0]i_V_reg_1550;
  wire \i_V_reg_1550_reg[12]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[12]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[12]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[12]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[16]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[16]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[16]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[16]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[20]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[20]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[20]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[20]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[24]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[24]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[24]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[24]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[28]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[28]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[28]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[28]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[31]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[31]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[4]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[4]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[4]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[4]_i_1_n_3 ;
  wire \i_V_reg_1550_reg[8]_i_1_n_0 ;
  wire \i_V_reg_1550_reg[8]_i_1_n_1 ;
  wire \i_V_reg_1550_reg[8]_i_1_n_2 ;
  wire \i_V_reg_1550_reg[8]_i_1_n_3 ;
  wire icmp_fu_497_p2;
  wire \icmp_reg_1564[0]_i_10_n_0 ;
  wire \icmp_reg_1564[0]_i_1_n_0 ;
  wire \icmp_reg_1564[0]_i_3_n_0 ;
  wire \icmp_reg_1564[0]_i_4_n_0 ;
  wire \icmp_reg_1564[0]_i_5_n_0 ;
  wire \icmp_reg_1564[0]_i_6_n_0 ;
  wire \icmp_reg_1564[0]_i_7_n_0 ;
  wire \icmp_reg_1564[0]_i_8_n_0 ;
  wire \icmp_reg_1564[0]_i_9_n_0 ;
  wire \icmp_reg_1564_reg_n_0_[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire isneg_fu_1306_p3;
  wire k_buf_0_val_3_U_n_18;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_7_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_8_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_9_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_5_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_6_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_10_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_11_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_8_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_9_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_5_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_6_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_11_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_12_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_13_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_14_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_15_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_16_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_17_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_18_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_32_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_33_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_34_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_35_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_44_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_45_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_46_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_47_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_48_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_49_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_50_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_51_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_52_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_53_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_54_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_55_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_56_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_57_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_58_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_59_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_3 ;
  wire [3:0]\k_buf_0_val_3_addr_reg_1624_reg[8]_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_3 ;
  wire [30:0]\k_buf_0_val_3_addr_reg_1624_reg[9]_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_3 ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_U_n_11;
  wire k_buf_0_val_4_U_n_33;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_21;
  wire k_buf_0_val_5_U_n_22;
  wire k_buf_0_val_5_U_n_23;
  wire k_buf_0_val_5_U_n_24;
  wire k_buf_0_val_5_U_n_25;
  wire [9:2]k_buf_0_val_5_addr_reg_1636;
  wire [9:0]k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg;
  wire \mOutPtr_reg[1] ;
  wire or_cond_i_fu_946_p2;
  wire or_cond_i_i_reg_1608;
  wire \or_cond_i_i_reg_1608[0]_i_10_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_17_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_18_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_19_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_1_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_20_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_27_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_28_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_29_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_30_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_38_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_39_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_40_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_41_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_42_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_43_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_44_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_45_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_8_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_9_n_0 ;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire [2:0]\or_cond_i_i_reg_1608_reg[0]_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7_n_3 ;
  wire or_cond_i_reg_1642;
  wire \or_cond_i_reg_1642[0]_i_2_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_3_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_4_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_5_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_6_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_7_n_0 ;
  wire or_cond_i_reg_1642_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter2_reg;
  wire or_cond_i_reg_1642_pp0_iter3_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire p_0_in7_out;
  wire p_Val2_4_0_1_reg_16710;
  wire p_Val2_4_0_1_reg_1671_reg_n_106;
  wire p_Val2_4_0_1_reg_1671_reg_n_107;
  wire p_Val2_4_0_1_reg_1671_reg_n_108;
  wire p_Val2_4_0_1_reg_1671_reg_n_109;
  wire p_Val2_4_0_1_reg_1671_reg_n_110;
  wire p_Val2_4_0_1_reg_1671_reg_n_111;
  wire p_Val2_4_0_1_reg_1671_reg_n_112;
  wire p_Val2_4_0_1_reg_1671_reg_n_113;
  wire p_Val2_4_0_1_reg_1671_reg_n_114;
  wire p_Val2_4_0_1_reg_1671_reg_n_115;
  wire p_Val2_4_0_1_reg_1671_reg_n_116;
  wire p_Val2_4_0_1_reg_1671_reg_n_117;
  wire p_Val2_4_0_1_reg_1671_reg_n_118;
  wire p_Val2_4_0_1_reg_1671_reg_n_119;
  wire p_Val2_4_0_1_reg_1671_reg_n_120;
  wire p_Val2_4_0_1_reg_1671_reg_n_121;
  wire p_Val2_4_0_1_reg_1671_reg_n_122;
  wire p_Val2_4_0_1_reg_1671_reg_n_123;
  wire p_Val2_4_0_1_reg_1671_reg_n_124;
  wire p_Val2_4_0_1_reg_1671_reg_n_125;
  wire p_Val2_4_0_1_reg_1671_reg_n_126;
  wire p_Val2_4_0_1_reg_1671_reg_n_127;
  wire p_Val2_4_0_1_reg_1671_reg_n_128;
  wire p_Val2_4_0_1_reg_1671_reg_n_129;
  wire p_Val2_4_0_1_reg_1671_reg_n_130;
  wire p_Val2_4_0_1_reg_1671_reg_n_131;
  wire p_Val2_4_0_1_reg_1671_reg_n_132;
  wire p_Val2_4_0_1_reg_1671_reg_n_133;
  wire p_Val2_4_0_1_reg_1671_reg_n_134;
  wire p_Val2_4_0_1_reg_1671_reg_n_135;
  wire p_Val2_4_0_1_reg_1671_reg_n_136;
  wire p_Val2_4_0_1_reg_1671_reg_n_137;
  wire p_Val2_4_0_1_reg_1671_reg_n_138;
  wire p_Val2_4_0_1_reg_1671_reg_n_139;
  wire p_Val2_4_0_1_reg_1671_reg_n_140;
  wire p_Val2_4_0_1_reg_1671_reg_n_141;
  wire p_Val2_4_0_1_reg_1671_reg_n_142;
  wire p_Val2_4_0_1_reg_1671_reg_n_143;
  wire p_Val2_4_0_1_reg_1671_reg_n_144;
  wire p_Val2_4_0_1_reg_1671_reg_n_145;
  wire p_Val2_4_0_1_reg_1671_reg_n_146;
  wire p_Val2_4_0_1_reg_1671_reg_n_147;
  wire p_Val2_4_0_1_reg_1671_reg_n_148;
  wire p_Val2_4_0_1_reg_1671_reg_n_149;
  wire p_Val2_4_0_1_reg_1671_reg_n_150;
  wire p_Val2_4_0_1_reg_1671_reg_n_151;
  wire p_Val2_4_0_1_reg_1671_reg_n_152;
  wire p_Val2_4_0_1_reg_1671_reg_n_153;
  wire [11:0]p_Val2_4_1_1_fu_1189_p2;
  wire [11:0]p_Val2_4_1_1_reg_1676;
  wire \p_Val2_4_1_1_reg_1676[11]_i_10_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_11_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_12_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_13_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_14_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_15_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_16_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_17_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_8_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_9_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_10_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_11_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_12_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_7_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_8_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_9_n_0 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_7 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_0 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_3 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_4 ;
  wire [3:0]\p_Val2_4_1_1_reg_1676_reg[7]_0 ;
  wire [2:0]\p_Val2_4_1_1_reg_1676_reg[7]_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_0 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_3 ;
  wire \p_Val2_s_reg_1706[3]_i_11_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_12_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_13_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_14_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_2_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_3_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_4_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_5_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_6_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_7_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_8_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_9_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_12_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_13_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_14_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_15_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_17_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_18_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_19_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_1__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_20_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_21_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_22_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_23_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_25_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_26_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_27_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_28_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_29_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_30_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_31_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_32_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_33_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_34_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_35_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_36_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_37_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_38_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_39_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_3_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_4_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_5_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_6_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_7_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_8_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_9_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_1 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_2 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_3 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_4 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_5 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_6 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_7 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_1 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_2 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_3 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_4 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_5 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_6 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_4 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16_n_0 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24_n_0 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_4 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2_n_7 ;
  wire [0:0]p_assign_1_fu_872_p2;
  wire [9:0]p_assign_2_fu_891_p2;
  wire [1:0]p_assign_6_1_fu_586_p2__0;
  wire [1:1]p_assign_6_2_fu_648_p2__0;
  wire [1:1]p_assign_7_1_fu_625_p2;
  wire [1:1]p_assign_7_2_fu_687_p2;
  wire [1:0]p_assign_7_fu_563_p2;
  wire [9:1]r_V_2_1_2_reg_1681;
  wire \r_V_2_1_2_reg_1681_reg[4]_i_1_n_0 ;
  wire \r_V_2_1_2_reg_1681_reg[4]_i_1_n_1 ;
  wire \r_V_2_1_2_reg_1681_reg[4]_i_1_n_2 ;
  wire \r_V_2_1_2_reg_1681_reg[4]_i_1_n_3 ;
  wire \r_V_2_1_2_reg_1681_reg[8]_i_1_n_0 ;
  wire \r_V_2_1_2_reg_1681_reg[8]_i_1_n_1 ;
  wire \r_V_2_1_2_reg_1681_reg[8]_i_1_n_2 ;
  wire \r_V_2_1_2_reg_1681_reg[8]_i_1_n_3 ;
  wire \r_V_2_1_2_reg_1681_reg[8]_i_1_n_4 ;
  wire \r_V_2_1_2_reg_1681_reg[9]_i_1_n_3 ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_1_fu_186;
  wire right_border_buf_0_1_fu_1860;
  wire [7:0]right_border_buf_0_2_fu_190;
  wire [7:0]right_border_buf_0_3_fu_194;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]right_border_buf_0_4_fu_198;
  wire [7:0]right_border_buf_0_5_fu_202;
  wire [7:0]right_border_buf_0_s_fu_182;
  wire [1:0]row_assign_10_0_t_fu_737_p22_out;
  wire [1:0]row_assign_10_0_t_reg_1584;
  wire \row_assign_10_0_t_reg_1584[0]_i_3_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_4_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_5_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_6_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_100_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_101_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_102_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_103_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_104_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_105_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_106_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_107_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_108_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_109_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_110_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_111_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_112_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_113_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_114_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_115_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_116_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_117_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_118_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_119_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_11_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_12_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_13_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_14_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_15_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_16_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_17_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_28_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_29_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_2_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_30_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_31_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_44_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_45_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_46_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_47_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_55_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_56_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_57_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_58_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_68_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_69_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_70_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_71_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_81_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_82_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_83_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_84_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_85_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_86_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_87_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_88_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_90_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_91_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_92_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_93_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_94_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_95_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_96_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_97_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2_n_3 ;
  wire [0:0]\row_assign_10_0_t_reg_1584_reg[1]_0 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_1 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_2 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_3 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_4 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_5 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_6 ;
  wire [2:0]\row_assign_10_0_t_reg_1584_reg[1]_7 ;
  wire [27:0]\row_assign_10_0_t_reg_1584_reg[1]_8 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99_n_3 ;
  wire [1:0]row_assign_10_1_t_fu_769_p21_out;
  wire [1:0]row_assign_10_1_t_reg_1589;
  wire \row_assign_10_1_t_reg_1589[0]_i_3_n_0 ;
  wire \row_assign_10_1_t_reg_1589[0]_i_4_n_0 ;
  wire \row_assign_10_1_t_reg_1589[0]_i_5_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_100_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_101_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_102_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_103_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_104_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_105_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_106_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_108_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_109_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_10_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_110_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_111_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_112_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_113_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_114_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_115_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_116_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_117_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_118_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_119_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_11_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_12_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_21_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_22_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_23_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_24_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_29_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_30_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_31_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_32_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_39_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_40_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_41_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_42_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_4_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_58_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_59_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_60_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_61_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_69_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_70_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_71_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_72_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_73_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_74_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_75_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_78_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_79_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_80_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_81_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_91_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_92_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_93_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_94_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_95_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_96_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_97_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_98_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_99_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_9_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[0]_i_2_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[0]_i_2_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[0]_i_2_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[0]_i_2_n_3 ;
  wire [26:0]\row_assign_10_1_t_reg_1589_reg[1]_0 ;
  wire [0:0]\row_assign_10_1_t_reg_1589_reg[1]_1 ;
  wire [27:0]\row_assign_10_1_t_reg_1589_reg[1]_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_107_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_107_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_107_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_107_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_14_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_14_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_14_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_14_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_20_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_20_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_20_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_20_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_38_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_38_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_38_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_38_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_3_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_3_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_3_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_48_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_48_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_49_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_49_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_49_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_49_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_57_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_57_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_57_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_57_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_67_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_67_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_67_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_67_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_68_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_68_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_68_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_68_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_76_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_76_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_76_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_76_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_77_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_77_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_77_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_77_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_89_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_89_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_89_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_89_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_8_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_8_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_8_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_8_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_90_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_90_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_90_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_90_n_3 ;
  wire [1:1]row_assign_10_2_t_fu_801_p20_out;
  wire [1:0]row_assign_10_2_t_reg_1594;
  wire \row_assign_10_2_t_reg_1594[1]_i_100_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_101_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_102_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_104_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_105_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_106_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_107_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_108_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_109_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_10_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_110_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_111_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_112_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_113_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_114_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_115_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_116_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_117_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_118_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_119_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_120_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_121_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_122_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_18_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_19_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_20_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_21_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_23_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_24_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_25_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_26_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_2_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_40_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_41_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_42_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_43_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_56_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_57_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_58_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_59_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_60_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_61_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_62_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_64_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_65_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_66_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_67_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_85_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_86_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_87_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_88_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_89_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_8_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_90_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_91_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_92_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_93_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_94_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_95_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_96_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_99_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_9_n_0 ;
  wire [26:0]\row_assign_10_2_t_reg_1594_reg[1]_0 ;
  wire [0:0]\row_assign_10_2_t_reg_1594_reg[1]_1 ;
  wire [27:0]\row_assign_10_2_t_reg_1594_reg[1]_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_103_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_103_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_103_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_103_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_22_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_22_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_22_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_22_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_38_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_38_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_38_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_38_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_39_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_39_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_39_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_39_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_3_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_3_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_54_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_54_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_54_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_54_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_55_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_55_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_55_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_55_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_63_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_63_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_63_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_63_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_6_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_6_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_6_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_6_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_75_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_75_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_75_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_75_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_7_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_7_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_7_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_7_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_83_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_83_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_83_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_83_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_84_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_84_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_84_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_84_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_97_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_97_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_97_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_97_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_98_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_98_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_98_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_98_n_3 ;
  wire shiftReg_ce;
  wire [7:0]src_kernel_win_0_va_4_fu_174;
  wire \src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ;
  wire [7:0]src_kernel_win_0_va_6_reg_1653;
  wire [7:0]src_kernel_win_0_va_7_reg_1660;
  wire [7:0]src_kernel_win_0_va_8_fu_1110_p3;
  wire [7:0]src_kernel_win_0_va_fu_158;
  wire start_for_Sobel_1_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_V_2_reg_3340;
  wire \t_V_2_reg_334[0]_i_1_n_0 ;
  wire \t_V_2_reg_334[0]_i_4_n_0 ;
  wire [31:1]t_V_2_reg_334_reg;
  wire \t_V_2_reg_334_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_334_reg[0]_i_3_n_7 ;
  wire [1:0]\t_V_2_reg_334_reg[12]_0 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[28]_i_1_n_7 ;
  wire [3:0]\t_V_2_reg_334_reg[30]_0 ;
  wire [0:0]\t_V_2_reg_334_reg[30]_1 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_334_reg[8]_i_1_n_7 ;
  wire [0:0]t_V_2_reg_334_reg__0;
  wire t_V_reg_323;
  wire [0:0]\t_V_reg_323_reg[30]_0 ;
  wire [0:0]\t_V_reg_323_reg[30]_1 ;
  wire [0:0]\t_V_reg_323_reg[30]_2 ;
  wire [0:0]\t_V_reg_323_reg[30]_3 ;
  wire [0:0]\t_V_reg_323_reg[30]_4 ;
  wire [0:0]\t_V_reg_323_reg[30]_5 ;
  wire \t_V_reg_323_reg_n_0_[0] ;
  wire \t_V_reg_323_reg_n_0_[10] ;
  wire \t_V_reg_323_reg_n_0_[11] ;
  wire \t_V_reg_323_reg_n_0_[12] ;
  wire \t_V_reg_323_reg_n_0_[13] ;
  wire \t_V_reg_323_reg_n_0_[14] ;
  wire \t_V_reg_323_reg_n_0_[15] ;
  wire \t_V_reg_323_reg_n_0_[16] ;
  wire \t_V_reg_323_reg_n_0_[17] ;
  wire \t_V_reg_323_reg_n_0_[18] ;
  wire \t_V_reg_323_reg_n_0_[19] ;
  wire \t_V_reg_323_reg_n_0_[1] ;
  wire \t_V_reg_323_reg_n_0_[20] ;
  wire \t_V_reg_323_reg_n_0_[21] ;
  wire \t_V_reg_323_reg_n_0_[22] ;
  wire \t_V_reg_323_reg_n_0_[23] ;
  wire \t_V_reg_323_reg_n_0_[24] ;
  wire \t_V_reg_323_reg_n_0_[25] ;
  wire \t_V_reg_323_reg_n_0_[26] ;
  wire \t_V_reg_323_reg_n_0_[27] ;
  wire \t_V_reg_323_reg_n_0_[28] ;
  wire \t_V_reg_323_reg_n_0_[29] ;
  wire \t_V_reg_323_reg_n_0_[2] ;
  wire \t_V_reg_323_reg_n_0_[30] ;
  wire \t_V_reg_323_reg_n_0_[31] ;
  wire \t_V_reg_323_reg_n_0_[3] ;
  wire \t_V_reg_323_reg_n_0_[4] ;
  wire \t_V_reg_323_reg_n_0_[5] ;
  wire \t_V_reg_323_reg_n_0_[6] ;
  wire \t_V_reg_323_reg_n_0_[7] ;
  wire \t_V_reg_323_reg_n_0_[8] ;
  wire \t_V_reg_323_reg_n_0_[9] ;
  wire [10:0]tmp26_fu_1252_p2;
  wire [10:0]tmp26_reg_1691;
  wire \tmp26_reg_1691[3]_i_2_n_0 ;
  wire \tmp26_reg_1691[3]_i_3_n_0 ;
  wire \tmp26_reg_1691[3]_i_4_n_0 ;
  wire \tmp26_reg_1691[3]_i_5_n_0 ;
  wire \tmp26_reg_1691[7]_i_2_n_0 ;
  wire \tmp26_reg_1691[7]_i_3_n_0 ;
  wire \tmp26_reg_1691[7]_i_4_n_0 ;
  wire \tmp26_reg_1691[7]_i_5_n_0 ;
  wire \tmp26_reg_1691_reg[10]_i_1_n_2 ;
  wire \tmp26_reg_1691_reg[10]_i_1_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_2_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_2_n_6 ;
  wire \tmp26_reg_1691_reg[10]_i_2_n_7 ;
  wire \tmp26_reg_1691_reg[10]_i_3_n_7 ;
  wire \tmp26_reg_1691_reg[3]_i_1_n_0 ;
  wire \tmp26_reg_1691_reg[3]_i_1_n_1 ;
  wire \tmp26_reg_1691_reg[3]_i_1_n_2 ;
  wire \tmp26_reg_1691_reg[3]_i_1_n_3 ;
  wire \tmp26_reg_1691_reg[7]_i_1_n_0 ;
  wire \tmp26_reg_1691_reg[7]_i_1_n_1 ;
  wire \tmp26_reg_1691_reg[7]_i_1_n_2 ;
  wire \tmp26_reg_1691_reg[7]_i_1_n_3 ;
  wire [7:0]tmp28_fu_1258_p2;
  wire [7:0]tmp28_reg_1696;
  wire [7:0]tmp30_reg_1701;
  wire \tmp_117_1_reg_1573[0]_i_1_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_2_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_3_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_4_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_5_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_6_n_0 ;
  wire \tmp_117_1_reg_1573_reg_n_0_[0] ;
  wire \tmp_16_reg_1569[0]_i_1_n_0 ;
  wire \tmp_16_reg_1569[0]_i_2_n_0 ;
  wire \tmp_16_reg_1569_reg_n_0_[0] ;
  wire tmp_17_fu_515_p2;
  wire tmp_17_reg_1577;
  wire \tmp_17_reg_1577[0]_i_10_n_0 ;
  wire \tmp_17_reg_1577[0]_i_12_n_0 ;
  wire \tmp_17_reg_1577[0]_i_13_n_0 ;
  wire \tmp_17_reg_1577[0]_i_14_n_0 ;
  wire \tmp_17_reg_1577[0]_i_15_n_0 ;
  wire \tmp_17_reg_1577[0]_i_16_n_0 ;
  wire \tmp_17_reg_1577[0]_i_17_n_0 ;
  wire \tmp_17_reg_1577[0]_i_18_n_0 ;
  wire \tmp_17_reg_1577[0]_i_19_n_0 ;
  wire \tmp_17_reg_1577[0]_i_21_n_0 ;
  wire \tmp_17_reg_1577[0]_i_22_n_0 ;
  wire \tmp_17_reg_1577[0]_i_23_n_0 ;
  wire \tmp_17_reg_1577[0]_i_24_n_0 ;
  wire \tmp_17_reg_1577[0]_i_25_n_0 ;
  wire \tmp_17_reg_1577[0]_i_26_n_0 ;
  wire \tmp_17_reg_1577[0]_i_27_n_0 ;
  wire \tmp_17_reg_1577[0]_i_28_n_0 ;
  wire \tmp_17_reg_1577[0]_i_29_n_0 ;
  wire \tmp_17_reg_1577[0]_i_30_n_0 ;
  wire \tmp_17_reg_1577[0]_i_31_n_0 ;
  wire \tmp_17_reg_1577[0]_i_32_n_0 ;
  wire \tmp_17_reg_1577[0]_i_33_n_0 ;
  wire \tmp_17_reg_1577[0]_i_34_n_0 ;
  wire \tmp_17_reg_1577[0]_i_3_n_0 ;
  wire \tmp_17_reg_1577[0]_i_4_n_0 ;
  wire \tmp_17_reg_1577[0]_i_5_n_0 ;
  wire \tmp_17_reg_1577[0]_i_6_n_0 ;
  wire \tmp_17_reg_1577[0]_i_7_n_0 ;
  wire \tmp_17_reg_1577[0]_i_8_n_0 ;
  wire \tmp_17_reg_1577[0]_i_9_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_11_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_11_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_11_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_11_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_1_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_1_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_1_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_20_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_20_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_20_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_20_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_2_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_2_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_2_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_2_n_3 ;
  wire [9:0]tmp_53_fu_930_p1;
  wire [1:0]tmp_53_reg_1612;
  wire tmp_5_fu_476_p2;
  wire tmp_5_reg_1555;
  wire \tmp_5_reg_1555[0]_i_11_n_0 ;
  wire \tmp_5_reg_1555[0]_i_12_n_0 ;
  wire \tmp_5_reg_1555[0]_i_13_n_0 ;
  wire \tmp_5_reg_1555[0]_i_14_n_0 ;
  wire \tmp_5_reg_1555[0]_i_15_n_0 ;
  wire \tmp_5_reg_1555[0]_i_16_n_0 ;
  wire \tmp_5_reg_1555[0]_i_17_n_0 ;
  wire \tmp_5_reg_1555[0]_i_18_n_0 ;
  wire \tmp_5_reg_1555[0]_i_19_n_0 ;
  wire \tmp_5_reg_1555[0]_i_20_n_0 ;
  wire \tmp_5_reg_1555[0]_i_21_n_0 ;
  wire \tmp_5_reg_1555[0]_i_3_n_0 ;
  wire \tmp_5_reg_1555[0]_i_4_n_0 ;
  wire \tmp_5_reg_1555[0]_i_6_n_0 ;
  wire \tmp_5_reg_1555[0]_i_7_n_0 ;
  wire \tmp_5_reg_1555[0]_i_8_n_0 ;
  wire \tmp_5_reg_1555[0]_i_9_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_10_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_10_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_10_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_10_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_1_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_2_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_2_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_2_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_2_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_5_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_5_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_5_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_5_n_3 ;
  wire [7:0]tmp_61_reg_1686;
  wire \tmp_61_reg_1686[4]_i_2_n_0 ;
  wire \tmp_61_reg_1686[4]_i_3_n_0 ;
  wire \tmp_61_reg_1686[4]_i_4_n_0 ;
  wire \tmp_61_reg_1686[4]_i_5_n_0 ;
  wire \tmp_61_reg_1686[4]_i_6_n_0 ;
  wire \tmp_61_reg_1686[4]_i_7_n_0 ;
  wire \tmp_61_reg_1686[4]_i_8_n_0 ;
  wire \tmp_61_reg_1686[7]_i_2__0_n_0 ;
  wire \tmp_61_reg_1686[7]_i_3_n_0 ;
  wire \tmp_61_reg_1686[7]_i_4_n_0 ;
  wire \tmp_61_reg_1686[7]_i_5_n_0 ;
  wire \tmp_61_reg_1686[7]_i_6_n_0 ;
  wire \tmp_61_reg_1686[7]_i_7_n_0 ;
  wire \tmp_61_reg_1686[7]_i_8_n_0 ;
  wire \tmp_61_reg_1686[7]_i_9_n_0 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_0 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_1 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_2 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_3 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_4 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_5 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_6 ;
  wire \tmp_61_reg_1686_reg[4]_i_1_n_7 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_0 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_1 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_2 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_3 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_4 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_5 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_6 ;
  wire \tmp_61_reg_1686_reg[7]_i_1_n_7 ;
  wire tmp_73_0_not_fu_481_p2;
  wire tmp_73_0_not_reg_1559;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond388_i_reg_1599_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_1550_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1550_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_CO_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_reg_1608_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_1608_reg[0]_i_4_O_UNCONNECTED ;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_reg_1671_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_reg_1671_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_reg_1671_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_reg_1671_reg_P_UNCONNECTED;
  wire [3:0]\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1706_reg[7]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1706_reg[7]_i_24_O_UNCONNECTED ;
  wire [3:1]\NLW_r_V_2_1_2_reg_1681_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_2_1_2_reg_1681_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_37_CO_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4_O_UNCONNECTED ;
  wire [2:1]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_1_t_reg_1589_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:1]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_48_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_48_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_37_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_37_O_UNCONNECTED ;
  wire [2:1]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_98_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_334_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp26_reg_1691_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp26_reg_1691_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp26_reg_1691_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp26_reg_1691_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp26_reg_1691_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp26_reg_1691_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_5_reg_1555_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_5_O_UNCONNECTED ;

  FDRE \A[0] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[0]),
        .Q(\A_n_0_[0] ),
        .R(1'b0));
  FDRE \A[0]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[0] ),
        .Q(\A[0]__0_n_0 ),
        .R(1'b0));
  FDRE \A[0]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[0]),
        .Q(\A[0]__2_n_0 ),
        .R(1'b0));
  FDRE \A[1] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[1]),
        .Q(\A_n_0_[1] ),
        .R(1'b0));
  FDRE \A[1]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[1] ),
        .Q(\A[1]__0_n_0 ),
        .R(1'b0));
  FDRE \A[1]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[1]),
        .Q(\A[1]__2_n_0 ),
        .R(1'b0));
  FDRE \A[2] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[2]),
        .Q(\A_n_0_[2] ),
        .R(1'b0));
  FDRE \A[2]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[2] ),
        .Q(\A[2]__0_n_0 ),
        .R(1'b0));
  FDRE \A[2]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[2]),
        .Q(\A[2]__2_n_0 ),
        .R(1'b0));
  FDRE \A[3] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[3]),
        .Q(\A_n_0_[3] ),
        .R(1'b0));
  FDRE \A[3]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[3] ),
        .Q(\A[3]__0_n_0 ),
        .R(1'b0));
  FDRE \A[3]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[3]),
        .Q(\A[3]__2_n_0 ),
        .R(1'b0));
  FDRE \A[4] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[4]),
        .Q(\A_n_0_[4] ),
        .R(1'b0));
  FDRE \A[4]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[4] ),
        .Q(\A[4]__0_n_0 ),
        .R(1'b0));
  FDRE \A[4]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[4]),
        .Q(\A[4]__2_n_0 ),
        .R(1'b0));
  FDRE \A[5] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[5]),
        .Q(\A_n_0_[5] ),
        .R(1'b0));
  FDRE \A[5]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[5] ),
        .Q(\A[5]__0_n_0 ),
        .R(1'b0));
  FDRE \A[5]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[5]),
        .Q(\A[5]__2_n_0 ),
        .R(1'b0));
  FDRE \A[6] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[6]),
        .Q(\A_n_0_[6] ),
        .R(1'b0));
  FDRE \A[6]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[6] ),
        .Q(\A[6]__0_n_0 ),
        .R(1'b0));
  FDRE \A[6]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[6]),
        .Q(\A[6]__2_n_0 ),
        .R(1'b0));
  FDRE \A[7] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_7_reg_1660[7]),
        .Q(\A_n_0_[7] ),
        .R(1'b0));
  FDRE \A[7]__0 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(\A_n_0_[7] ),
        .Q(\A[7]__0_n_0 ),
        .R(1'b0));
  FDRE \A[7]__2 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_fu_158[7]),
        .Q(\A[7]__2_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \A[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_reg_1599_pp0_iter2_reg),
        .O(\A[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(img_1_data_stream_0_full_n),
        .I1(or_cond_i_reg_1642_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(Q[1]),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_Filter2D_fu_96_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_96_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(start_once_reg_reg_0),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(grp_Filter2D_fu_96_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(start_once_reg_reg_0),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h55F7F7F7)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Filter2D_fu_96_ap_start_reg),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .I2(\t_V_reg_323_reg_n_0_[18] ),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .I2(\t_V_reg_323_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .I1(\t_V_reg_323_reg_n_0_[11] ),
        .I2(\t_V_reg_323_reg_n_0_[10] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .I1(\t_V_reg_323_reg_n_0_[7] ),
        .I2(\t_V_reg_323_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .I1(\t_V_reg_323_reg_n_0_[5] ),
        .I2(\t_V_reg_323_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hD0D0FFD0)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .O(\ap_CS_fsm[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter5_reg_n_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .I2(\t_V_reg_323_reg_n_0_[27] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .I2(\t_V_reg_323_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .I1(\t_V_reg_323_reg_n_0_[23] ),
        .I2(\t_V_reg_323_reg_n_0_[22] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040004)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3_CO_UNCONNECTED [3],exitcond389_i_fu_465_p2,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 ,\ap_CS_fsm[2]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_8_n_0 ,\ap_CS_fsm_reg[2]_i_8_n_1 ,\ap_CS_fsm_reg[2]_i_8_n_2 ,\ap_CS_fsm_reg[2]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D0DDD000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(exitcond388_i_fu_806_p2),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF0BBF00000000000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_block_pp0_stage0_subdone0_in),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1617[0]_i_1 
       (.I0(CO),
        .I1(tmp_73_0_not_reg_1559),
        .O(brmerge_fu_934_p2));
  FDRE \brmerge_reg_1617_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(brmerge_reg_1617),
        .Q(brmerge_reg_1617_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(brmerge_fu_934_p2),
        .Q(brmerge_reg_1617),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFF1000)) 
    \col_assign_3_t_reg_1646[0]_i_1 
       (.I0(tmp_53_reg_1612[0]),
        .I1(exitcond388_i_reg_1599),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_assign_3_t_reg_1646[0]),
        .O(\col_assign_3_t_reg_1646[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF1000)) 
    \col_assign_3_t_reg_1646[1]_i_1 
       (.I0(tmp_53_reg_1612[1]),
        .I1(exitcond388_i_reg_1599),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_assign_3_t_reg_1646[1]),
        .O(\col_assign_3_t_reg_1646[1]_i_1_n_0 ));
  FDRE \col_assign_3_t_reg_1646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_3_t_reg_1646[0]_i_1_n_0 ),
        .Q(col_assign_3_t_reg_1646[0]),
        .R(1'b0));
  FDRE \col_assign_3_t_reg_1646_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_3_t_reg_1646[1]_i_1_n_0 ),
        .Q(col_assign_3_t_reg_1646[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond388_i_reg_1599[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(brmerge_reg_1617_pp0_iter1_reg0));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_10 
       (.I0(t_V_2_reg_334_reg[17]),
        .I1(t_V_2_reg_334_reg[15]),
        .I2(t_V_2_reg_334_reg[16]),
        .O(\exitcond388_i_reg_1599[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_11 
       (.I0(t_V_2_reg_334_reg[12]),
        .I1(t_V_2_reg_334_reg[13]),
        .I2(t_V_2_reg_334_reg[14]),
        .O(\exitcond388_i_reg_1599[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \exitcond388_i_reg_1599[0]_i_12 
       (.I0(t_V_2_reg_334_reg[9]),
        .I1(t_V_2_reg_334_reg[10]),
        .I2(t_V_2_reg_334_reg[11]),
        .O(\exitcond388_i_reg_1599[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \exitcond388_i_reg_1599[0]_i_13 
       (.I0(t_V_2_reg_334_reg[6]),
        .I1(t_V_2_reg_334_reg[7]),
        .I2(t_V_2_reg_334_reg[8]),
        .O(\exitcond388_i_reg_1599[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_14 
       (.I0(t_V_2_reg_334_reg[4]),
        .I1(t_V_2_reg_334_reg[3]),
        .I2(t_V_2_reg_334_reg[5]),
        .O(\exitcond388_i_reg_1599[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \exitcond388_i_reg_1599[0]_i_15 
       (.I0(t_V_2_reg_334_reg__0),
        .I1(t_V_2_reg_334_reg[1]),
        .I2(t_V_2_reg_334_reg[2]),
        .O(\exitcond388_i_reg_1599[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond388_i_reg_1599[0]_i_4 
       (.I0(t_V_2_reg_334_reg[31]),
        .I1(t_V_2_reg_334_reg[30]),
        .O(\exitcond388_i_reg_1599[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_5 
       (.I0(t_V_2_reg_334_reg[27]),
        .I1(t_V_2_reg_334_reg[28]),
        .I2(t_V_2_reg_334_reg[29]),
        .O(\exitcond388_i_reg_1599[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_6 
       (.I0(t_V_2_reg_334_reg[24]),
        .I1(t_V_2_reg_334_reg[25]),
        .I2(t_V_2_reg_334_reg[26]),
        .O(\exitcond388_i_reg_1599[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_8 
       (.I0(t_V_2_reg_334_reg[21]),
        .I1(t_V_2_reg_334_reg[22]),
        .I2(t_V_2_reg_334_reg[23]),
        .O(\exitcond388_i_reg_1599[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_9 
       (.I0(t_V_2_reg_334_reg[18]),
        .I1(t_V_2_reg_334_reg[19]),
        .I2(t_V_2_reg_334_reg[20]),
        .O(\exitcond388_i_reg_1599[0]_i_9_n_0 ));
  FDRE \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(exitcond388_i_reg_1599),
        .Q(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond388_i_reg_1599_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1599_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(exitcond388_i_fu_806_p2),
        .Q(exitcond388_i_reg_1599),
        .R(1'b0));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_2 
       (.CI(\exitcond388_i_reg_1599_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond388_i_reg_1599_reg[0]_i_2_CO_UNCONNECTED [3],exitcond388_i_fu_806_p2,\exitcond388_i_reg_1599_reg[0]_i_2_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond388_i_reg_1599[0]_i_4_n_0 ,\exitcond388_i_reg_1599[0]_i_5_n_0 ,\exitcond388_i_reg_1599[0]_i_6_n_0 }));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_3 
       (.CI(\exitcond388_i_reg_1599_reg[0]_i_7_n_0 ),
        .CO({\exitcond388_i_reg_1599_reg[0]_i_3_n_0 ,\exitcond388_i_reg_1599_reg[0]_i_3_n_1 ,\exitcond388_i_reg_1599_reg[0]_i_3_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_reg_1599[0]_i_8_n_0 ,\exitcond388_i_reg_1599[0]_i_9_n_0 ,\exitcond388_i_reg_1599[0]_i_10_n_0 ,\exitcond388_i_reg_1599[0]_i_11_n_0 }));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\exitcond388_i_reg_1599_reg[0]_i_7_n_0 ,\exitcond388_i_reg_1599_reg[0]_i_7_n_1 ,\exitcond388_i_reg_1599_reg[0]_i_7_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_reg_1599[0]_i_12_n_0 ,\exitcond388_i_reg_1599[0]_i_13_n_0 ,\exitcond388_i_reg_1599[0]_i_14_n_0 ,\exitcond388_i_reg_1599[0]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_Filter2D_fu_96_ap_start_reg_i_1
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(start_once_reg_reg_0),
        .I3(grp_Filter2D_fu_96_ap_start_reg),
        .O(grp_Filter2D_fu_96_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1550[0]_i_1 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .O(i_V_fu_470_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1550[1]_i_1 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .O(i_V_fu_470_p2[1]));
  FDRE \i_V_reg_1550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[0]),
        .Q(i_V_reg_1550[0]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[10]),
        .Q(i_V_reg_1550[10]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[11]),
        .Q(i_V_reg_1550[11]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[12]),
        .Q(i_V_reg_1550[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[12]_i_1 
       (.CI(\i_V_reg_1550_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[12]_i_1_n_0 ,\i_V_reg_1550_reg[12]_i_1_n_1 ,\i_V_reg_1550_reg[12]_i_1_n_2 ,\i_V_reg_1550_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[12:9]),
        .S({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }));
  FDRE \i_V_reg_1550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[13]),
        .Q(i_V_reg_1550[13]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[14]),
        .Q(i_V_reg_1550[14]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[15]),
        .Q(i_V_reg_1550[15]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[16]),
        .Q(i_V_reg_1550[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[16]_i_1 
       (.CI(\i_V_reg_1550_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[16]_i_1_n_0 ,\i_V_reg_1550_reg[16]_i_1_n_1 ,\i_V_reg_1550_reg[16]_i_1_n_2 ,\i_V_reg_1550_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[16:13]),
        .S({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }));
  FDRE \i_V_reg_1550_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[17]),
        .Q(i_V_reg_1550[17]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[18]),
        .Q(i_V_reg_1550[18]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[19]),
        .Q(i_V_reg_1550[19]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[1]),
        .Q(i_V_reg_1550[1]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[20]),
        .Q(i_V_reg_1550[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[20]_i_1 
       (.CI(\i_V_reg_1550_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[20]_i_1_n_0 ,\i_V_reg_1550_reg[20]_i_1_n_1 ,\i_V_reg_1550_reg[20]_i_1_n_2 ,\i_V_reg_1550_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[20:17]),
        .S({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }));
  FDRE \i_V_reg_1550_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[21]),
        .Q(i_V_reg_1550[21]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[22]),
        .Q(i_V_reg_1550[22]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[23]),
        .Q(i_V_reg_1550[23]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[24]),
        .Q(i_V_reg_1550[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[24]_i_1 
       (.CI(\i_V_reg_1550_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[24]_i_1_n_0 ,\i_V_reg_1550_reg[24]_i_1_n_1 ,\i_V_reg_1550_reg[24]_i_1_n_2 ,\i_V_reg_1550_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[24:21]),
        .S({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }));
  FDRE \i_V_reg_1550_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[25]),
        .Q(i_V_reg_1550[25]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[26]),
        .Q(i_V_reg_1550[26]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[27]),
        .Q(i_V_reg_1550[27]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[28]),
        .Q(i_V_reg_1550[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[28]_i_1 
       (.CI(\i_V_reg_1550_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[28]_i_1_n_0 ,\i_V_reg_1550_reg[28]_i_1_n_1 ,\i_V_reg_1550_reg[28]_i_1_n_2 ,\i_V_reg_1550_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[28:25]),
        .S({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }));
  FDRE \i_V_reg_1550_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[29]),
        .Q(i_V_reg_1550[29]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[2]),
        .Q(i_V_reg_1550[2]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[30]),
        .Q(i_V_reg_1550[30]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[31]),
        .Q(i_V_reg_1550[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[31]_i_1 
       (.CI(\i_V_reg_1550_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_1550_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_1550_reg[31]_i_1_n_2 ,\i_V_reg_1550_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_1550_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_470_p2[31:29]}),
        .S({1'b0,\t_V_reg_323_reg_n_0_[31] ,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }));
  FDRE \i_V_reg_1550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[3]),
        .Q(i_V_reg_1550[3]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[4]),
        .Q(i_V_reg_1550[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_1550_reg[4]_i_1_n_0 ,\i_V_reg_1550_reg[4]_i_1_n_1 ,\i_V_reg_1550_reg[4]_i_1_n_2 ,\i_V_reg_1550_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_470_p2[4:2],p_assign_6_2_fu_648_p2__0}),
        .S({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,\t_V_reg_323_reg_n_0_[1] }));
  FDRE \i_V_reg_1550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[5]),
        .Q(i_V_reg_1550[5]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[6]),
        .Q(i_V_reg_1550[6]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[7]),
        .Q(i_V_reg_1550[7]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[8]),
        .Q(i_V_reg_1550[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[8]_i_1 
       (.CI(\i_V_reg_1550_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_1550_reg[8]_i_1_n_0 ,\i_V_reg_1550_reg[8]_i_1_n_1 ,\i_V_reg_1550_reg[8]_i_1_n_2 ,\i_V_reg_1550_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[8:5]),
        .S({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }));
  FDRE \i_V_reg_1550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[9]),
        .Q(i_V_reg_1550[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1564[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_465_p2),
        .O(\icmp_reg_1564[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1564[0]_i_10 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .I2(\t_V_reg_323_reg_n_0_[20] ),
        .I3(\t_V_reg_323_reg_n_0_[22] ),
        .I4(\t_V_reg_323_reg_n_0_[23] ),
        .I5(\t_V_reg_323_reg_n_0_[21] ),
        .O(\icmp_reg_1564[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1564[0]_i_2 
       (.I0(\icmp_reg_1564[0]_i_3_n_0 ),
        .I1(\icmp_reg_1564[0]_i_4_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[14] ),
        .I3(\icmp_reg_1564[0]_i_5_n_0 ),
        .I4(\icmp_reg_1564[0]_i_6_n_0 ),
        .I5(\icmp_reg_1564[0]_i_7_n_0 ),
        .O(icmp_fu_497_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1564[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .I2(\t_V_reg_323_reg_n_0_[9] ),
        .I3(\t_V_reg_323_reg_n_0_[8] ),
        .O(\icmp_reg_1564[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_1564[0]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .O(\icmp_reg_1564[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_reg_1564[0]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .I2(\t_V_reg_323_reg_n_0_[24] ),
        .O(\icmp_reg_1564[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1564[0]_i_6 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .I2(\t_V_reg_323_reg_n_0_[4] ),
        .I3(\t_V_reg_323_reg_n_0_[7] ),
        .O(\icmp_reg_1564[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_reg_1564[0]_i_7 
       (.I0(\icmp_reg_1564[0]_i_8_n_0 ),
        .I1(\icmp_reg_1564[0]_i_9_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .I3(\tmp_117_1_reg_1573[0]_i_5_n_0 ),
        .I4(\t_V_reg_323_reg_n_0_[1] ),
        .I5(\icmp_reg_1564[0]_i_10_n_0 ),
        .O(\icmp_reg_1564[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1564[0]_i_8 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .I2(\t_V_reg_323_reg_n_0_[27] ),
        .I3(\t_V_reg_323_reg_n_0_[31] ),
        .I4(\t_V_reg_323_reg_n_0_[30] ),
        .O(\icmp_reg_1564[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_1564[0]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\icmp_reg_1564[0]_i_9_n_0 ));
  FDRE \icmp_reg_1564_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(icmp_fu_497_p2),
        .Q(\icmp_reg_1564_reg_n_0_[0] ),
        .R(1'b0));
  sobel_filter_2_Filter2D_k_buf_0_bkb k_buf_0_val_3_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D({src_kernel_win_0_va_8_fu_1110_p3[5],src_kernel_win_0_va_8_fu_1110_p3[0]}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_0_0_fu_984_p3(col_buf_0_val_0_0_fu_984_p3),
        .col_buf_0_val_1_0_fu_1002_p3({col_buf_0_val_1_0_fu_1002_p3[5],col_buf_0_val_1_0_fu_1002_p3[0]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(k_buf_0_val_5_U_n_10),
        .ram_reg_0(k_buf_0_val_5_U_n_23),
        .\right_border_buf_0_1_fu_186_reg[7] (right_border_buf_0_1_fu_186),
        .\right_border_buf_0_s_fu_182_reg[7] (right_border_buf_0_s_fu_182),
        .\row_assign_10_2_t_reg_1594_reg[1] (row_assign_10_2_t_reg_1594),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (k_buf_0_val_3_U_n_18),
        .tmp_17_reg_1577(tmp_17_reg_1577));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[2]_i_1 
       (.I0(p_assign_2_fu_891_p2[2]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [1]),
        .I5(O[1]),
        .O(tmp_53_fu_930_p1[2]));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_1 
       (.I0(p_assign_2_fu_891_p2[3]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [2]),
        .I5(O[2]),
        .O(tmp_53_fu_930_p1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_10 
       (.I0(t_V_2_reg_334_reg__0),
        .O(p_assign_1_fu_872_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_7 
       (.I0(t_V_2_reg_334_reg[1]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_8 
       (.I0(t_V_2_reg_334_reg[3]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_9 
       (.I0(t_V_2_reg_334_reg[2]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_1 
       (.I0(p_assign_2_fu_891_p2[4]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [3]),
        .I5(O[3]),
        .O(tmp_53_fu_930_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_3 
       (.I0(t_V_2_reg_334_reg[4]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_4 
       (.I0(t_V_2_reg_334_reg[3]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_5 
       (.I0(t_V_2_reg_334_reg[2]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_6 
       (.I0(t_V_2_reg_334_reg[1]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[5]_i_1 
       (.I0(p_assign_2_fu_891_p2[5]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [4]),
        .I5(\k_buf_0_val_3_addr_reg_1624_reg[8]_0 [0]),
        .O(tmp_53_fu_930_p1[5]));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[6]_i_1 
       (.I0(p_assign_2_fu_891_p2[6]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [5]),
        .I5(\k_buf_0_val_3_addr_reg_1624_reg[8]_0 [1]),
        .O(tmp_53_fu_930_p1[6]));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_1 
       (.I0(p_assign_2_fu_891_p2[7]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [6]),
        .I5(\k_buf_0_val_3_addr_reg_1624_reg[8]_0 [2]),
        .O(tmp_53_fu_930_p1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_10 
       (.I0(t_V_2_reg_334_reg[5]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_11 
       (.I0(t_V_2_reg_334_reg[4]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_8 
       (.I0(t_V_2_reg_334_reg[7]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_9 
       (.I0(t_V_2_reg_334_reg[6]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_1 
       (.I0(p_assign_2_fu_891_p2[8]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [7]),
        .I5(\k_buf_0_val_3_addr_reg_1624_reg[8]_0 [3]),
        .O(tmp_53_fu_930_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_3 
       (.I0(t_V_2_reg_334_reg[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_4 
       (.I0(t_V_2_reg_334_reg[7]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_5 
       (.I0(t_V_2_reg_334_reg[6]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_6 
       (.I0(t_V_2_reg_334_reg[5]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_1 
       (.I0(p_assign_2_fu_891_p2[9]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [8]),
        .I5(\brmerge_reg_1617_reg[0]_0 [0]),
        .O(tmp_53_fu_930_p1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_11 
       (.I0(t_V_2_reg_334_reg[11]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_12 
       (.I0(t_V_2_reg_334_reg[10]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_13 
       (.I0(t_V_2_reg_334_reg[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_14 
       (.I0(t_V_2_reg_334_reg[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_15 
       (.I0(t_V_2_reg_334_reg[12]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_16 
       (.I0(t_V_2_reg_334_reg[11]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_17 
       (.I0(t_V_2_reg_334_reg[10]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_18 
       (.I0(t_V_2_reg_334_reg[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_32 
       (.I0(t_V_2_reg_334_reg[31]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_33 
       (.I0(t_V_2_reg_334_reg[30]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_34 
       (.I0(t_V_2_reg_334_reg[29]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_35 
       (.I0(t_V_2_reg_334_reg[28]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_44 
       (.I0(t_V_2_reg_334_reg[27]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_45 
       (.I0(t_V_2_reg_334_reg[26]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_46 
       (.I0(t_V_2_reg_334_reg[25]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_47 
       (.I0(t_V_2_reg_334_reg[24]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_48 
       (.I0(t_V_2_reg_334_reg[23]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_49 
       (.I0(t_V_2_reg_334_reg[22]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_50 
       (.I0(t_V_2_reg_334_reg[21]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_51 
       (.I0(t_V_2_reg_334_reg[20]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_52 
       (.I0(t_V_2_reg_334_reg[19]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_53 
       (.I0(t_V_2_reg_334_reg[18]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_54 
       (.I0(t_V_2_reg_334_reg[17]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_55 
       (.I0(t_V_2_reg_334_reg[16]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_56 
       (.I0(t_V_2_reg_334_reg[15]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_57 
       (.I0(t_V_2_reg_334_reg[14]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_58 
       (.I0(t_V_2_reg_334_reg[13]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_59 
       (.I0(t_V_2_reg_334_reg[12]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_59_n_0 ));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(tmp_53_reg_1612[0]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(tmp_53_reg_1612[1]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[2]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[3]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[4]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[5]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[6]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[7]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[8]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[9]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[2]),
        .Q(k_buf_0_val_5_addr_reg_1636[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[3]),
        .Q(k_buf_0_val_5_addr_reg_1636[3]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,1'b0}),
        .O(p_assign_2_fu_891_p2[3:0]),
        .S({S,t_V_2_reg_334_reg__0}));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[3]_i_7_n_0 ,1'b0}),
        .O({\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [2:0],\NLW_k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_O_UNCONNECTED [0]}),
        .S({\k_buf_0_val_3_addr_reg_1624[3]_i_8_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_9_n_0 ,t_V_2_reg_334_reg[1],p_assign_1_fu_872_p2}));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[4]),
        .Q(k_buf_0_val_5_addr_reg_1636[4]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_3 }),
        .CYINIT(t_V_2_reg_334_reg__0),
        .DI(t_V_2_reg_334_reg[4:1]),
        .O(O),
        .S({\k_buf_0_val_3_addr_reg_1624[4]_i_3_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_4_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_5_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_6_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[5]),
        .Q(k_buf_0_val_5_addr_reg_1636[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[6]),
        .Q(k_buf_0_val_5_addr_reg_1636[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[7]),
        .Q(k_buf_0_val_5_addr_reg_1636[7]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(p_assign_2_fu_891_p2[7:4]),
        .S(\t_V_2_reg_334_reg[30]_0 ));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [6:3]),
        .S({\k_buf_0_val_3_addr_reg_1624[7]_i_8_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_9_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_10_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_11_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[8]),
        .Q(k_buf_0_val_5_addr_reg_1636[8]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[8:5]),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[8]_0 ),
        .S({\k_buf_0_val_3_addr_reg_1624[8]_i_3_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_4_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_5_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_6_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[9]),
        .Q(k_buf_0_val_5_addr_reg_1636[9]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_CO_UNCONNECTED [3:1],\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_2_O_UNCONNECTED [3:2],p_assign_2_fu_891_p2[9:8]}),
        .S({1'b0,1'b0,\t_V_2_reg_334_reg[12]_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_CO_UNCONNECTED [3],\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [30:27]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_32_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_33_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_34_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_35_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [26:23]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_44_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_45_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_46_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_47_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [22:19]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_48_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_49_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_50_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_51_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [10:7]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_11_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_12_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_13_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_14_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [18:15]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_52_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_53_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_54_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_55_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [14:11]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_56_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_57_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_58_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_59_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[12:9]),
        .O(\brmerge_reg_1617_reg[0]_0 ),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_15_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_16_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_17_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_18_n_0 }));
  sobel_filter_2_Filter2D_k_buf_0_bkb_6 k_buf_0_val_4_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D({A__1[7:3],A__1[0]}),
        .E(right_border_buf_0_1_fu_1860),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_1_0_fu_1002_p3(col_buf_0_val_1_0_fu_1002_p3),
        .col_buf_0_val_2_0_fu_1020_p3(col_buf_0_val_2_0_fu_1020_p3[2:1]),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .\exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] (k_buf_0_val_4_U_n_11),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg_n_0_[0] ),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .or_cond_i_reg_1642_pp0_iter4_reg(or_cond_i_reg_1642_pp0_iter4_reg),
        .p(k_buf_0_val_4_U_n_9),
        .p_0({src_kernel_win_0_va_8_fu_1110_p3[7:6],src_kernel_win_0_va_8_fu_1110_p3[4:1]}),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(k_buf_0_val_5_U_n_10),
        .ram_reg_2(col_buf_0_val_0_0_fu_984_p3),
        .ram_reg_3(k_buf_0_val_5_U_n_21),
        .ram_reg_4(k_buf_0_val_5_U_n_22),
        .ram_reg_5(k_buf_0_val_5_U_n_23),
        .ram_reg_6(k_buf_0_val_5_U_n_24),
        .ram_reg_7(k_buf_0_val_5_U_n_25),
        .\right_border_buf_0_3_fu_194_reg[7] (\right_border_buf_0_3_fu_194_reg[7]_0 ),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (right_border_buf_0_3_fu_194),
        .\right_border_buf_0_4_fu_198_reg[7] (right_border_buf_0_4_fu_198),
        .\row_assign_10_1_t_reg_1589_reg[1] (row_assign_10_1_t_reg_1589),
        .\row_assign_10_2_t_reg_1594_reg[1] (row_assign_10_2_t_reg_1594),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (k_buf_0_val_4_U_n_33),
        .\tmp_117_1_reg_1573_reg[0] (\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
  sobel_filter_2_Filter2D_k_buf_0_bkb_7 k_buf_0_val_5_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D(C),
        .E(right_border_buf_0_1_fu_1860),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .WEA(k_buf_0_val_3_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_2_0_fu_1020_p3(col_buf_0_val_2_0_fu_1020_p3),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (k_buf_0_val_4_U_n_9),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .ram_reg(ram_reg_1),
        .ram_reg_0({col_buf_0_val_0_0_fu_984_p3[7:3],col_buf_0_val_0_0_fu_984_p3[1:0]}),
        .ram_reg_1({col_buf_0_val_1_0_fu_1002_p3[7:3],col_buf_0_val_1_0_fu_1002_p3[1:0]}),
        .ram_reg_2(k_buf_0_val_4_U_n_33),
        .ram_reg_3(k_buf_0_val_3_U_n_18),
        .\right_border_buf_0_2_fu_190_reg[7] (right_border_buf_0_2_fu_190),
        .\right_border_buf_0_5_fu_202_reg[7] (right_border_buf_0_5_fu_202),
        .\row_assign_10_0_t_reg_1584_reg[1] (row_assign_10_0_t_reg_1584),
        .\row_assign_10_1_t_reg_1589_reg[1] (row_assign_10_1_t_reg_1589),
        .\src_kernel_win_0_va_6_reg_1653_reg[0] (k_buf_0_val_5_U_n_10),
        .\src_kernel_win_0_va_6_reg_1653_reg[3] (k_buf_0_val_5_U_n_21),
        .\src_kernel_win_0_va_6_reg_1653_reg[4] (k_buf_0_val_5_U_n_22),
        .\src_kernel_win_0_va_6_reg_1653_reg[5] (k_buf_0_val_5_U_n_23),
        .\src_kernel_win_0_va_6_reg_1653_reg[6] (k_buf_0_val_5_U_n_24),
        .\src_kernel_win_0_va_6_reg_1653_reg[7] (k_buf_0_val_5_U_n_25),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (A__1[2:1]),
        .\tmp_16_reg_1569_reg[0] (\tmp_16_reg_1569_reg_n_0_[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577));
  LUT6 #(
    .INIT(64'h7077FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_Filter2D_fu_96_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Sobel_U0_ap_start),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(k_buf_0_val_4_U_n_11),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(img_0_data_stream_0_empty_n),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h40)) 
    \or_cond_i_i_reg_1608[0]_i_1 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond_i_i_reg_1608[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_10 
       (.I0(t_V_2_reg_334_reg[29]),
        .O(\or_cond_i_i_reg_1608[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_17 
       (.I0(t_V_2_reg_334_reg[28]),
        .O(\or_cond_i_i_reg_1608[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_18 
       (.I0(t_V_2_reg_334_reg[27]),
        .O(\or_cond_i_i_reg_1608[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_19 
       (.I0(t_V_2_reg_334_reg[26]),
        .O(\or_cond_i_i_reg_1608[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_2 
       (.I0(CO),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .O(p_0_in7_out));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_20 
       (.I0(t_V_2_reg_334_reg[25]),
        .O(\or_cond_i_i_reg_1608[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_27 
       (.I0(t_V_2_reg_334_reg[24]),
        .O(\or_cond_i_i_reg_1608[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_28 
       (.I0(t_V_2_reg_334_reg[23]),
        .O(\or_cond_i_i_reg_1608[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_29 
       (.I0(t_V_2_reg_334_reg[22]),
        .O(\or_cond_i_i_reg_1608[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_30 
       (.I0(t_V_2_reg_334_reg[21]),
        .O(\or_cond_i_i_reg_1608[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_38 
       (.I0(t_V_2_reg_334_reg[20]),
        .O(\or_cond_i_i_reg_1608[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_39 
       (.I0(t_V_2_reg_334_reg[19]),
        .O(\or_cond_i_i_reg_1608[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_40 
       (.I0(t_V_2_reg_334_reg[18]),
        .O(\or_cond_i_i_reg_1608[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_41 
       (.I0(t_V_2_reg_334_reg[17]),
        .O(\or_cond_i_i_reg_1608[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_42 
       (.I0(t_V_2_reg_334_reg[16]),
        .O(\or_cond_i_i_reg_1608[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_43 
       (.I0(t_V_2_reg_334_reg[15]),
        .O(\or_cond_i_i_reg_1608[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_44 
       (.I0(t_V_2_reg_334_reg[14]),
        .O(\or_cond_i_i_reg_1608[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_45 
       (.I0(t_V_2_reg_334_reg[13]),
        .O(\or_cond_i_i_reg_1608[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_8 
       (.I0(t_V_2_reg_334_reg[31]),
        .O(\or_cond_i_i_reg_1608[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_9 
       (.I0(t_V_2_reg_334_reg[30]),
        .O(\or_cond_i_i_reg_1608[0]_i_9_n_0 ));
  FDRE \or_cond_i_i_reg_1608_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_1608),
        .Q(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1608_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(p_0_in7_out),
        .Q(or_cond_i_i_reg_1608),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_16 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_26_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_16_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_16_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_16_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[24:21]),
        .O(\brmerge_reg_1617_reg[0]_3 ),
        .S({\or_cond_i_i_reg_1608[0]_i_27_n_0 ,\or_cond_i_i_reg_1608[0]_i_28_n_0 ,\or_cond_i_i_reg_1608[0]_i_29_n_0 ,\or_cond_i_i_reg_1608[0]_i_30_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_26 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_37_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_26_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_26_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_26_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[20:17]),
        .O(\brmerge_reg_1617_reg[0]_2 ),
        .S({\or_cond_i_i_reg_1608[0]_i_38_n_0 ,\or_cond_i_i_reg_1608[0]_i_39_n_0 ,\or_cond_i_i_reg_1608[0]_i_40_n_0 ,\or_cond_i_i_reg_1608[0]_i_41_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_37 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_37_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_37_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_37_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[16:13]),
        .O(\brmerge_reg_1617_reg[0]_1 ),
        .S({\or_cond_i_i_reg_1608[0]_i_42_n_0 ,\or_cond_i_i_reg_1608[0]_i_43_n_0 ,\or_cond_i_i_reg_1608[0]_i_44_n_0 ,\or_cond_i_i_reg_1608[0]_i_45_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_4 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_7_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1608_reg[0]_i_4_CO_UNCONNECTED [3:2],\or_cond_i_i_reg_1608_reg[0]_i_4_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,t_V_2_reg_334_reg[30:29]}),
        .O({\NLW_or_cond_i_i_reg_1608_reg[0]_i_4_O_UNCONNECTED [3],\or_cond_i_i_reg_1608_reg[0]_0 }),
        .S({1'b0,\or_cond_i_i_reg_1608[0]_i_8_n_0 ,\or_cond_i_i_reg_1608[0]_i_9_n_0 ,\or_cond_i_i_reg_1608[0]_i_10_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_7 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_16_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_7_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_7_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_7_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[28:25]),
        .O(\brmerge_reg_1617_reg[0]_4 ),
        .S({\or_cond_i_i_reg_1608[0]_i_17_n_0 ,\or_cond_i_i_reg_1608[0]_i_18_n_0 ,\or_cond_i_i_reg_1608[0]_i_19_n_0 ,\or_cond_i_i_reg_1608[0]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_i_reg_1642[0]_i_1 
       (.I0(\icmp_reg_1564_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_1642[0]_i_2_n_0 ),
        .I2(t_V_2_reg_334_reg[23]),
        .I3(t_V_2_reg_334_reg[22]),
        .I4(t_V_2_reg_334_reg[21]),
        .I5(\or_cond_i_reg_1642[0]_i_3_n_0 ),
        .O(or_cond_i_fu_946_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_2 
       (.I0(\or_cond_i_reg_1642[0]_i_4_n_0 ),
        .I1(t_V_2_reg_334_reg[10]),
        .I2(t_V_2_reg_334_reg[11]),
        .I3(t_V_2_reg_334_reg[25]),
        .I4(t_V_2_reg_334_reg[26]),
        .I5(\or_cond_i_reg_1642[0]_i_5_n_0 ),
        .O(\or_cond_i_reg_1642[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_3 
       (.I0(t_V_2_reg_334_reg[20]),
        .I1(t_V_2_reg_334_reg[19]),
        .I2(t_V_2_reg_334_reg[18]),
        .I3(t_V_2_reg_334_reg[29]),
        .I4(t_V_2_reg_334_reg[28]),
        .I5(t_V_2_reg_334_reg[27]),
        .O(\or_cond_i_reg_1642[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1642[0]_i_4 
       (.I0(t_V_2_reg_334_reg[15]),
        .I1(t_V_2_reg_334_reg[16]),
        .I2(t_V_2_reg_334_reg[30]),
        .I3(t_V_2_reg_334_reg[31]),
        .O(\or_cond_i_reg_1642[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_5 
       (.I0(\or_cond_i_reg_1642[0]_i_6_n_0 ),
        .I1(t_V_2_reg_334_reg[24]),
        .I2(t_V_2_reg_334_reg[1]),
        .I3(t_V_2_reg_334_reg[8]),
        .I4(t_V_2_reg_334_reg[2]),
        .I5(\or_cond_i_reg_1642[0]_i_7_n_0 ),
        .O(\or_cond_i_reg_1642[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1642[0]_i_6 
       (.I0(t_V_2_reg_334_reg[6]),
        .I1(t_V_2_reg_334_reg[9]),
        .I2(t_V_2_reg_334_reg[17]),
        .I3(t_V_2_reg_334_reg[7]),
        .O(\or_cond_i_reg_1642[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_7 
       (.I0(t_V_2_reg_334_reg[5]),
        .I1(t_V_2_reg_334_reg[3]),
        .I2(t_V_2_reg_334_reg[4]),
        .I3(t_V_2_reg_334_reg[14]),
        .I4(t_V_2_reg_334_reg[13]),
        .I5(t_V_2_reg_334_reg[12]),
        .O(\or_cond_i_reg_1642[0]_i_7_n_0 ));
  FDRE \or_cond_i_reg_1642_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(or_cond_i_reg_1642),
        .Q(or_cond_i_reg_1642_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter1_reg),
        .Q(or_cond_i_reg_1642_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter2_reg),
        .Q(or_cond_i_reg_1642_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter3_reg),
        .Q(or_cond_i_reg_1642_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(or_cond_i_fu_946_p2),
        .Q(or_cond_i_reg_1642),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_reg_1671_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1110_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_reg_1671_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_reg_1671_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_174}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_reg_1671_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_reg_1671_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_0_1_reg_16710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_reg_1671_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_reg_1671_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_0_1_reg_1671_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_0_1_reg_1671_reg_n_106,p_Val2_4_0_1_reg_1671_reg_n_107,p_Val2_4_0_1_reg_1671_reg_n_108,p_Val2_4_0_1_reg_1671_reg_n_109,p_Val2_4_0_1_reg_1671_reg_n_110,p_Val2_4_0_1_reg_1671_reg_n_111,p_Val2_4_0_1_reg_1671_reg_n_112,p_Val2_4_0_1_reg_1671_reg_n_113,p_Val2_4_0_1_reg_1671_reg_n_114,p_Val2_4_0_1_reg_1671_reg_n_115,p_Val2_4_0_1_reg_1671_reg_n_116,p_Val2_4_0_1_reg_1671_reg_n_117,p_Val2_4_0_1_reg_1671_reg_n_118,p_Val2_4_0_1_reg_1671_reg_n_119,p_Val2_4_0_1_reg_1671_reg_n_120,p_Val2_4_0_1_reg_1671_reg_n_121,p_Val2_4_0_1_reg_1671_reg_n_122,p_Val2_4_0_1_reg_1671_reg_n_123,p_Val2_4_0_1_reg_1671_reg_n_124,p_Val2_4_0_1_reg_1671_reg_n_125,p_Val2_4_0_1_reg_1671_reg_n_126,p_Val2_4_0_1_reg_1671_reg_n_127,p_Val2_4_0_1_reg_1671_reg_n_128,p_Val2_4_0_1_reg_1671_reg_n_129,p_Val2_4_0_1_reg_1671_reg_n_130,p_Val2_4_0_1_reg_1671_reg_n_131,p_Val2_4_0_1_reg_1671_reg_n_132,p_Val2_4_0_1_reg_1671_reg_n_133,p_Val2_4_0_1_reg_1671_reg_n_134,p_Val2_4_0_1_reg_1671_reg_n_135,p_Val2_4_0_1_reg_1671_reg_n_136,p_Val2_4_0_1_reg_1671_reg_n_137,p_Val2_4_0_1_reg_1671_reg_n_138,p_Val2_4_0_1_reg_1671_reg_n_139,p_Val2_4_0_1_reg_1671_reg_n_140,p_Val2_4_0_1_reg_1671_reg_n_141,p_Val2_4_0_1_reg_1671_reg_n_142,p_Val2_4_0_1_reg_1671_reg_n_143,p_Val2_4_0_1_reg_1671_reg_n_144,p_Val2_4_0_1_reg_1671_reg_n_145,p_Val2_4_0_1_reg_1671_reg_n_146,p_Val2_4_0_1_reg_1671_reg_n_147,p_Val2_4_0_1_reg_1671_reg_n_148,p_Val2_4_0_1_reg_1671_reg_n_149,p_Val2_4_0_1_reg_1671_reg_n_150,p_Val2_4_0_1_reg_1671_reg_n_151,p_Val2_4_0_1_reg_1671_reg_n_152,p_Val2_4_0_1_reg_1671_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_reg_1671_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_4_0_1_reg_1671_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_96_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'h0080)) 
    p_Val2_4_0_1_reg_1671_reg_i_2
       (.I0(or_cond_i_reg_1642_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone0_in),
        .I3(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .O(p_Val2_4_0_1_reg_16710));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_10 
       (.I0(\A[6]__0_n_0 ),
        .I1(\A[5]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_11 
       (.I0(\A[5]__0_n_0 ),
        .I1(\A[4]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_12 
       (.I0(\A[4]__0_n_0 ),
        .I1(\A[3]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_13 
       (.I0(\A[3]__0_n_0 ),
        .I1(\A[2]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \p_Val2_4_1_1_reg_1676[11]_i_14 
       (.I0(\A[5]__0_n_0 ),
        .I1(\A[6]__0_n_0 ),
        .I2(\A[7]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \p_Val2_4_1_1_reg_1676[11]_i_15 
       (.I0(\A[4]__0_n_0 ),
        .I1(\A[5]__0_n_0 ),
        .I2(\A[6]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \p_Val2_4_1_1_reg_1676[11]_i_16 
       (.I0(\A[3]__0_n_0 ),
        .I1(\A[4]__0_n_0 ),
        .I2(\A[5]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \p_Val2_4_1_1_reg_1676[11]_i_17 
       (.I0(\A[2]__0_n_0 ),
        .I1(\A[3]__0_n_0 ),
        .I2(\A[4]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_4_1_1_reg_1676[11]_i_1__0 
       (.I0(or_cond_i_reg_1642_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_8 
       (.I0(\A[7]__0_n_0 ),
        .I1(\A[6]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \p_Val2_4_1_1_reg_1676[11]_i_9 
       (.I0(\A[6]__0_n_0 ),
        .I1(\A[7]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \p_Val2_4_1_1_reg_1676[7]_i_10 
       (.I0(\A[1]__0_n_0 ),
        .I1(\A[2]__0_n_0 ),
        .I2(\A[3]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \p_Val2_4_1_1_reg_1676[7]_i_11 
       (.I0(\A[0]__0_n_0 ),
        .I1(\A[1]__0_n_0 ),
        .I2(\A[2]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_12 
       (.I0(\A[1]__0_n_0 ),
        .I1(\A[0]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[7]_i_7 
       (.I0(\A[2]__0_n_0 ),
        .I1(\A[1]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \p_Val2_4_1_1_reg_1676[7]_i_8 
       (.I0(\A[1]__0_n_0 ),
        .I1(\A[0]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_9 
       (.I0(\A[1]__0_n_0 ),
        .I1(\A[0]__0_n_0 ),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_9_n_0 ));
  FDRE \p_Val2_4_1_1_reg_1676_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[0]),
        .Q(p_Val2_4_1_1_reg_1676[0]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[10]),
        .Q(p_Val2_4_1_1_reg_1676[10]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[11]),
        .Q(p_Val2_4_1_1_reg_1676[11]),
        .R(1'b0));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[11]_i_3 
       (.CI(\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_0 ),
        .CO({\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_3_CO_UNCONNECTED [3:2],\p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_2 ,\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Val2_4_1_1_reg_1676[11]_i_8_n_0 }),
        .O({\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_3_O_UNCONNECTED [3:1],\p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b1,\p_Val2_4_1_1_reg_1676[11]_i_9_n_0 }));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[11]_i_4 
       (.CI(\p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_0 ),
        .CO({\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_0 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_1 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_2 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_1_1_reg_1676[11]_i_10_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_11_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_12_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_13_n_0 }),
        .O({\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_4 ,\p_Val2_4_1_1_reg_1676_reg[7]_1 }),
        .S({\p_Val2_4_1_1_reg_1676[11]_i_14_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_15_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_16_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_17_n_0 }));
  FDRE \p_Val2_4_1_1_reg_1676_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[1]),
        .Q(p_Val2_4_1_1_reg_1676[1]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[2]),
        .Q(p_Val2_4_1_1_reg_1676[2]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[3]),
        .Q(p_Val2_4_1_1_reg_1676[3]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[4]),
        .Q(p_Val2_4_1_1_reg_1676[4]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[5]),
        .Q(p_Val2_4_1_1_reg_1676[5]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[6]),
        .Q(p_Val2_4_1_1_reg_1676[6]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[7]),
        .Q(p_Val2_4_1_1_reg_1676[7]),
        .R(1'b0));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_0 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_1 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_2 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_1_1_reg_1676[7]_i_7_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_8_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_9_n_0 ,1'b0}),
        .O(\p_Val2_4_1_1_reg_1676_reg[7]_0 ),
        .S({\p_Val2_4_1_1_reg_1676[7]_i_10_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_11_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_12_n_0 ,\A[0]__0_n_0 }));
  FDRE \p_Val2_4_1_1_reg_1676_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[8]),
        .Q(p_Val2_4_1_1_reg_1676[8]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(p_Val2_4_1_1_fu_1189_p2[9]),
        .Q(p_Val2_4_1_1_reg_1676[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_11 
       (.I0(tmp_61_reg_1686[3]),
        .I1(tmp30_reg_1701[3]),
        .O(\p_Val2_s_reg_1706[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_12 
       (.I0(tmp_61_reg_1686[2]),
        .I1(tmp30_reg_1701[2]),
        .O(\p_Val2_s_reg_1706[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_13 
       (.I0(tmp_61_reg_1686[1]),
        .I1(tmp30_reg_1701[1]),
        .O(\p_Val2_s_reg_1706[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_14 
       (.I0(tmp_61_reg_1686[0]),
        .I1(tmp30_reg_1701[0]),
        .O(\p_Val2_s_reg_1706[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_2 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_3 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_4 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_5 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_7 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_6 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ),
        .I1(tmp28_reg_1696[3]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_7 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ),
        .I1(tmp28_reg_1696[2]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_8 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ),
        .I1(tmp28_reg_1696[1]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_9 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_7 ),
        .I1(tmp28_reg_1696[0]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_12 
       (.I0(tmp_61_reg_1686[7]),
        .I1(tmp30_reg_1701[7]),
        .O(\p_Val2_s_reg_1706[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_13 
       (.I0(tmp_61_reg_1686[6]),
        .I1(tmp30_reg_1701[6]),
        .O(\p_Val2_s_reg_1706[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_14 
       (.I0(tmp_61_reg_1686[5]),
        .I1(tmp30_reg_1701[5]),
        .O(\p_Val2_s_reg_1706[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_15 
       (.I0(tmp_61_reg_1686[4]),
        .I1(tmp30_reg_1701[4]),
        .O(\p_Val2_s_reg_1706[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_17 
       (.I0(tmp26_reg_1691[10]),
        .I1(p_Val2_4_1_1_reg_1676[10]),
        .O(\p_Val2_s_reg_1706[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_18 
       (.I0(p_Val2_4_1_1_reg_1676[8]),
        .I1(tmp26_reg_1691[8]),
        .I2(r_V_2_1_2_reg_1681[8]),
        .O(\p_Val2_s_reg_1706[7]_i_18_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_19 
       (.I0(p_Val2_4_1_1_reg_1676[7]),
        .I1(tmp26_reg_1691[7]),
        .I2(r_V_2_1_2_reg_1681[7]),
        .O(\p_Val2_s_reg_1706[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_1__0 
       (.I0(or_cond_i_reg_1642_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .O(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \p_Val2_s_reg_1706[7]_i_20 
       (.I0(tmp26_reg_1691[10]),
        .I1(p_Val2_4_1_1_reg_1676[10]),
        .I2(p_Val2_4_1_1_reg_1676[11]),
        .O(\p_Val2_s_reg_1706[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \p_Val2_s_reg_1706[7]_i_21 
       (.I0(p_Val2_4_1_1_reg_1676[10]),
        .I1(tmp26_reg_1691[10]),
        .I2(r_V_2_1_2_reg_1681[9]),
        .I3(tmp26_reg_1691[9]),
        .I4(p_Val2_4_1_1_reg_1676[9]),
        .O(\p_Val2_s_reg_1706[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_22 
       (.I0(\p_Val2_s_reg_1706[7]_i_18_n_0 ),
        .I1(tmp26_reg_1691[9]),
        .I2(p_Val2_4_1_1_reg_1676[9]),
        .I3(r_V_2_1_2_reg_1681[9]),
        .O(\p_Val2_s_reg_1706[7]_i_22_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_23 
       (.I0(p_Val2_4_1_1_reg_1676[8]),
        .I1(tmp26_reg_1691[8]),
        .I2(r_V_2_1_2_reg_1681[8]),
        .I3(\p_Val2_s_reg_1706[7]_i_19_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_23_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_25 
       (.I0(p_Val2_4_1_1_reg_1676[6]),
        .I1(tmp26_reg_1691[6]),
        .I2(r_V_2_1_2_reg_1681[6]),
        .O(\p_Val2_s_reg_1706[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_26 
       (.I0(p_Val2_4_1_1_reg_1676[5]),
        .I1(tmp26_reg_1691[5]),
        .I2(r_V_2_1_2_reg_1681[5]),
        .O(\p_Val2_s_reg_1706[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_27 
       (.I0(p_Val2_4_1_1_reg_1676[4]),
        .I1(tmp26_reg_1691[4]),
        .I2(r_V_2_1_2_reg_1681[4]),
        .O(\p_Val2_s_reg_1706[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_28 
       (.I0(p_Val2_4_1_1_reg_1676[3]),
        .I1(tmp26_reg_1691[3]),
        .I2(r_V_2_1_2_reg_1681[3]),
        .O(\p_Val2_s_reg_1706[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_29 
       (.I0(p_Val2_4_1_1_reg_1676[7]),
        .I1(tmp26_reg_1691[7]),
        .I2(r_V_2_1_2_reg_1681[7]),
        .I3(\p_Val2_s_reg_1706[7]_i_25_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_3 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_30 
       (.I0(p_Val2_4_1_1_reg_1676[6]),
        .I1(tmp26_reg_1691[6]),
        .I2(r_V_2_1_2_reg_1681[6]),
        .I3(\p_Val2_s_reg_1706[7]_i_26_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_31 
       (.I0(p_Val2_4_1_1_reg_1676[5]),
        .I1(tmp26_reg_1691[5]),
        .I2(r_V_2_1_2_reg_1681[5]),
        .I3(\p_Val2_s_reg_1706[7]_i_27_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_32 
       (.I0(p_Val2_4_1_1_reg_1676[4]),
        .I1(tmp26_reg_1691[4]),
        .I2(r_V_2_1_2_reg_1681[4]),
        .I3(\p_Val2_s_reg_1706[7]_i_28_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_33 
       (.I0(p_Val2_4_1_1_reg_1676[2]),
        .I1(tmp26_reg_1691[2]),
        .I2(r_V_2_1_2_reg_1681[2]),
        .O(\p_Val2_s_reg_1706[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1706[7]_i_34 
       (.I0(p_Val2_4_1_1_reg_1676[1]),
        .I1(tmp26_reg_1691[1]),
        .I2(r_V_2_1_2_reg_1681[1]),
        .O(\p_Val2_s_reg_1706[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_35 
       (.I0(p_Val2_4_1_1_reg_1676[0]),
        .I1(tmp26_reg_1691[0]),
        .O(\p_Val2_s_reg_1706[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_36 
       (.I0(p_Val2_4_1_1_reg_1676[3]),
        .I1(tmp26_reg_1691[3]),
        .I2(r_V_2_1_2_reg_1681[3]),
        .I3(\p_Val2_s_reg_1706[7]_i_33_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_37 
       (.I0(p_Val2_4_1_1_reg_1676[2]),
        .I1(tmp26_reg_1691[2]),
        .I2(r_V_2_1_2_reg_1681[2]),
        .I3(\p_Val2_s_reg_1706[7]_i_34_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_37_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1706[7]_i_38 
       (.I0(p_Val2_4_1_1_reg_1676[1]),
        .I1(tmp26_reg_1691[1]),
        .I2(r_V_2_1_2_reg_1681[1]),
        .I3(\p_Val2_s_reg_1706[7]_i_35_n_0 ),
        .O(\p_Val2_s_reg_1706[7]_i_38_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_39 
       (.I0(p_Val2_4_1_1_reg_1676[0]),
        .I1(tmp26_reg_1691[0]),
        .O(\p_Val2_s_reg_1706[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_4 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_5 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_7 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_6 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_4 ),
        .I1(tmp28_reg_1696[7]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_7 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ),
        .I1(tmp28_reg_1696[6]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_8 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ),
        .I1(tmp28_reg_1696[5]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_9 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_7 ),
        .I1(tmp28_reg_1696[4]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_9_n_0 ));
  FDRE \p_Val2_s_reg_1706_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1_n_7 ),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1_n_6 ),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1_n_5 ),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1_n_4 ),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1706_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[3]_i_1_n_0 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_1 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_2 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[3]_i_2_n_0 ,\p_Val2_s_reg_1706[3]_i_3_n_0 ,\p_Val2_s_reg_1706[3]_i_4_n_0 ,\p_Val2_s_reg_1706[3]_i_5_n_0 }),
        .O({\p_Val2_s_reg_1706_reg[3]_i_1_n_4 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_5 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_6 ,\p_Val2_s_reg_1706_reg[3]_i_1_n_7 }),
        .S({\p_Val2_s_reg_1706[3]_i_6_n_0 ,\p_Val2_s_reg_1706[3]_i_7_n_0 ,\p_Val2_s_reg_1706[3]_i_8_n_0 ,\p_Val2_s_reg_1706[3]_i_9_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[3]_i_10_n_0 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_1 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_2 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_61_reg_1686[3:0]),
        .O({\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_7 }),
        .S({\p_Val2_s_reg_1706[3]_i_11_n_0 ,\p_Val2_s_reg_1706[3]_i_12_n_0 ,\p_Val2_s_reg_1706[3]_i_13_n_0 ,\p_Val2_s_reg_1706[3]_i_14_n_0 }));
  FDRE \p_Val2_s_reg_1706_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2_n_7 ),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2_n_6 ),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2_n_5 ),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_s_reg_1706[7]_i_1__0_n_0 ),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2_n_4 ),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_10 
       (.CI(\p_Val2_s_reg_1706_reg[3]_i_10_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_10_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_10_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_61_reg_1686[6:4]}),
        .O({\p_Val2_s_reg_1706_reg[7]_i_10_n_4 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_12_n_0 ,\p_Val2_s_reg_1706[7]_i_13_n_0 ,\p_Val2_s_reg_1706[7]_i_14_n_0 ,\p_Val2_s_reg_1706[7]_i_15_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_11 
       (.CI(\p_Val2_s_reg_1706_reg[7]_i_16_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_11_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_11_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_11_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_s_reg_1706[7]_i_17_n_0 ,\p_Val2_s_reg_1706[7]_i_18_n_0 ,\p_Val2_s_reg_1706[7]_i_19_n_0 }),
        .O({isneg_fu_1306_p3,\p_Val2_s_reg_1706_reg[7]_i_11_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_11_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_11_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_20_n_0 ,\p_Val2_s_reg_1706[7]_i_21_n_0 ,\p_Val2_s_reg_1706[7]_i_22_n_0 ,\p_Val2_s_reg_1706[7]_i_23_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_16 
       (.CI(\p_Val2_s_reg_1706_reg[7]_i_24_n_0 ),
        .CO({\p_Val2_s_reg_1706_reg[7]_i_16_n_0 ,\p_Val2_s_reg_1706_reg[7]_i_16_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_16_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[7]_i_25_n_0 ,\p_Val2_s_reg_1706[7]_i_26_n_0 ,\p_Val2_s_reg_1706[7]_i_27_n_0 ,\p_Val2_s_reg_1706[7]_i_28_n_0 }),
        .O(\NLW_p_Val2_s_reg_1706_reg[7]_i_16_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1706[7]_i_29_n_0 ,\p_Val2_s_reg_1706[7]_i_30_n_0 ,\p_Val2_s_reg_1706[7]_i_31_n_0 ,\p_Val2_s_reg_1706[7]_i_32_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_2 
       (.CI(\p_Val2_s_reg_1706_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_2_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_2_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_s_reg_1706[7]_i_3_n_0 ,\p_Val2_s_reg_1706[7]_i_4_n_0 ,\p_Val2_s_reg_1706[7]_i_5_n_0 }),
        .O({\p_Val2_s_reg_1706_reg[7]_i_2_n_4 ,\p_Val2_s_reg_1706_reg[7]_i_2_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_2_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_2_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_6_n_0 ,\p_Val2_s_reg_1706[7]_i_7_n_0 ,\p_Val2_s_reg_1706[7]_i_8_n_0 ,\p_Val2_s_reg_1706[7]_i_9_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_24 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[7]_i_24_n_0 ,\p_Val2_s_reg_1706_reg[7]_i_24_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_24_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[7]_i_33_n_0 ,\p_Val2_s_reg_1706[7]_i_34_n_0 ,\p_Val2_s_reg_1706[7]_i_35_n_0 ,1'b0}),
        .O(\NLW_p_Val2_s_reg_1706_reg[7]_i_24_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1706[7]_i_36_n_0 ,\p_Val2_s_reg_1706[7]_i_37_n_0 ,\p_Val2_s_reg_1706[7]_i_38_n_0 ,\p_Val2_s_reg_1706[7]_i_39_n_0 }));
  FDRE \r_V_2_1_2_reg_1681_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(r_V_2_1_2_reg_1681[1]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(r_V_2_1_2_reg_1681[2]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(r_V_2_1_2_reg_1681[3]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(r_V_2_1_2_reg_1681[4]),
        .R(1'b0));
  CARRY4 \r_V_2_1_2_reg_1681_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_2_1_2_reg_1681_reg[4]_i_1_n_0 ,\r_V_2_1_2_reg_1681_reg[4]_i_1_n_1 ,\r_V_2_1_2_reg_1681_reg[4]_i_1_n_2 ,\r_V_2_1_2_reg_1681_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({src_kernel_win_0_va_7_reg_1660[3:1],1'b0}),
        .O(D[3:0]),
        .S(src_kernel_win_0_va_7_reg_1660[3:0]));
  FDRE \r_V_2_1_2_reg_1681_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(r_V_2_1_2_reg_1681[5]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(r_V_2_1_2_reg_1681[6]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(r_V_2_1_2_reg_1681[7]),
        .R(1'b0));
  FDRE \r_V_2_1_2_reg_1681_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\r_V_2_1_2_reg_1681_reg[8]_i_1_n_4 ),
        .Q(r_V_2_1_2_reg_1681[8]),
        .R(1'b0));
  CARRY4 \r_V_2_1_2_reg_1681_reg[8]_i_1 
       (.CI(\r_V_2_1_2_reg_1681_reg[4]_i_1_n_0 ),
        .CO({\r_V_2_1_2_reg_1681_reg[8]_i_1_n_0 ,\r_V_2_1_2_reg_1681_reg[8]_i_1_n_1 ,\r_V_2_1_2_reg_1681_reg[8]_i_1_n_2 ,\r_V_2_1_2_reg_1681_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\r_V_2_1_2_reg_1681_reg[8]_i_1_n_4 ,D[6:4]}),
        .S(src_kernel_win_0_va_7_reg_1660[7:4]));
  FDRE \r_V_2_1_2_reg_1681_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\r_V_2_1_2_reg_1681_reg[9]_i_1_n_3 ),
        .Q(r_V_2_1_2_reg_1681[9]),
        .R(1'b0));
  CARRY4 \r_V_2_1_2_reg_1681_reg[9]_i_1 
       (.CI(\r_V_2_1_2_reg_1681_reg[8]_i_1_n_0 ),
        .CO({\NLW_r_V_2_1_2_reg_1681_reg[9]_i_1_CO_UNCONNECTED [3:1],\r_V_2_1_2_reg_1681_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_2_1_2_reg_1681_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \right_border_buf_0_1_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[0]),
        .Q(right_border_buf_0_1_fu_186[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[1]),
        .Q(right_border_buf_0_1_fu_186[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[2]),
        .Q(right_border_buf_0_1_fu_186[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[3]),
        .Q(right_border_buf_0_1_fu_186[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[4]),
        .Q(right_border_buf_0_1_fu_186[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[5]),
        .Q(right_border_buf_0_1_fu_186[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[6]),
        .Q(right_border_buf_0_1_fu_186[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[7]),
        .Q(right_border_buf_0_1_fu_186[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[0]),
        .Q(right_border_buf_0_2_fu_190[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[1]),
        .Q(right_border_buf_0_2_fu_190[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[2]),
        .Q(right_border_buf_0_2_fu_190[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[3]),
        .Q(right_border_buf_0_2_fu_190[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[4]),
        .Q(right_border_buf_0_2_fu_190[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[5]),
        .Q(right_border_buf_0_2_fu_190[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[6]),
        .Q(right_border_buf_0_2_fu_190[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[7]),
        .Q(right_border_buf_0_2_fu_190[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[0]),
        .Q(right_border_buf_0_3_fu_194[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[1]),
        .Q(right_border_buf_0_3_fu_194[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[2]),
        .Q(right_border_buf_0_3_fu_194[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[3]),
        .Q(right_border_buf_0_3_fu_194[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[4]),
        .Q(right_border_buf_0_3_fu_194[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[5]),
        .Q(right_border_buf_0_3_fu_194[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[6]),
        .Q(right_border_buf_0_3_fu_194[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[7]),
        .Q(right_border_buf_0_3_fu_194[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[0]),
        .Q(right_border_buf_0_4_fu_198[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[1]),
        .Q(right_border_buf_0_4_fu_198[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[2]),
        .Q(right_border_buf_0_4_fu_198[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[3]),
        .Q(right_border_buf_0_4_fu_198[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[4]),
        .Q(right_border_buf_0_4_fu_198[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[5]),
        .Q(right_border_buf_0_4_fu_198[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[6]),
        .Q(right_border_buf_0_4_fu_198[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[7]),
        .Q(right_border_buf_0_4_fu_198[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[0]),
        .Q(right_border_buf_0_5_fu_202[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[1]),
        .Q(right_border_buf_0_5_fu_202[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[2]),
        .Q(right_border_buf_0_5_fu_202[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[3]),
        .Q(right_border_buf_0_5_fu_202[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[4]),
        .Q(right_border_buf_0_5_fu_202[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[5]),
        .Q(right_border_buf_0_5_fu_202[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[6]),
        .Q(right_border_buf_0_5_fu_202[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[7]),
        .Q(right_border_buf_0_5_fu_202[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[0]),
        .Q(right_border_buf_0_s_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[1]),
        .Q(right_border_buf_0_s_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[2]),
        .Q(right_border_buf_0_s_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[3]),
        .Q(right_border_buf_0_s_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[4]),
        .Q(right_border_buf_0_s_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[5]),
        .Q(right_border_buf_0_s_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[6]),
        .Q(right_border_buf_0_s_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[7]),
        .Q(right_border_buf_0_s_fu_182[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2E)) 
    \row_assign_10_0_t_reg_1584[0]_i_1 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_7 [2]),
        .I2(p_assign_7_fu_563_p2[0]),
        .O(row_assign_10_0_t_fu_737_p22_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_6 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0F066F0)) 
    \row_assign_10_0_t_reg_1584[1]_i_1 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .I1(\t_V_reg_323_reg_n_0_[0] ),
        .I2(\row_assign_10_0_t_reg_1584[1]_i_2_n_0 ),
        .I3(\t_V_reg_323_reg[30]_0 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_7 [2]),
        .O(row_assign_10_0_t_fu_737_p22_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_100 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_101 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_102 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_103 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_104 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_105 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_106 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_107 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_108 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_109 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_11 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_110 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_111 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_112 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_113 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_114 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_115 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_116 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_117 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_118 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_119 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_12 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_13 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_14 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_15 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_16 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_17 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h335533553CAA3C55)) 
    \row_assign_10_0_t_reg_1584[1]_i_2 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_7 ),
        .I1(p_assign_7_fu_563_p2[1]),
        .I2(p_assign_7_fu_563_p2[0]),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_7 [2]),
        .I4(\t_V_reg_323_reg_n_0_[0] ),
        .I5(\t_V_reg_323_reg[30]_1 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_28 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_29 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_30 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_31 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_44 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_45 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_46 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_47 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_55 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_56 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_57 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_58 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_68 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_69 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_70 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_71 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_81 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_82 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_83 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_84 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_85 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_86 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_87 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_88 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_90 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_91 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_92 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_93 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_94 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_95 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_96 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_97 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_97_n_0 ));
  FDRE \row_assign_10_0_t_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(row_assign_10_0_t_fu_737_p22_out[0]),
        .Q(row_assign_10_0_t_reg_1584[0]),
        .R(1'b0));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[0]_i_2_n_0 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2_n_1 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2_n_2 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_0_t_reg_1584[0]_i_3_n_0 ,1'b0}),
        .O({\NLW_row_assign_10_0_t_reg_1584_reg[0]_i_2_O_UNCONNECTED [3:2],p_assign_7_fu_563_p2}),
        .S({\row_assign_10_0_t_reg_1584[0]_i_4_n_0 ,\row_assign_10_0_t_reg_1584[0]_i_5_n_0 ,\t_V_reg_323_reg_n_0_[1] ,\row_assign_10_0_t_reg_1584[0]_i_6_n_0 }));
  FDRE \row_assign_10_0_t_reg_1584_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(row_assign_10_0_t_fu_737_p22_out[1]),
        .Q(row_assign_10_0_t_reg_1584[1]),
        .R(1'b0));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_10 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_27_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_10_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_6 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_28_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_29_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_30_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_31_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_27 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_43_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_27_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_5 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_44_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_45_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_46_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_47_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_37 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_53_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_37_CO_UNCONNECTED [3],\row_assign_10_0_t_reg_1584_reg[1]_i_37_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_37_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [27:24]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_55_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_56_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_57_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_58_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_4 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_10_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4_CO_UNCONNECTED [3:2],\row_assign_10_0_t_reg_1584_reg[1]_i_4_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }),
        .O({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4_O_UNCONNECTED [3],\row_assign_10_0_t_reg_1584_reg[1]_7 }),
        .S({1'b0,\row_assign_10_0_t_reg_1584[1]_i_11_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_12_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_13_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_43 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_66_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_43_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_4 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_68_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_69_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_70_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_71_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,\t_V_reg_323_reg_n_0_[1] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_0 ,\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_5_O_UNCONNECTED [2:1],\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_14_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_15_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_16_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_17_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_53 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_54_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_53_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [23:20]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_81_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_82_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_83_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_84_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_54 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_79_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_54_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [19:16]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_85_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_86_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_87_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_88_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_66 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_67_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_66_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_3 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_90_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_91_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_92_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_93_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_67 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_89_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_67_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_2 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_94_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_95_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_96_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_97_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_79 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_80_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_79_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [15:12]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_100_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_101_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_102_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_103_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_80 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_98_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_80_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [11:8]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_104_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_105_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_106_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_107_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_89 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_5_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_89_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_1 ),
        .S({\row_assign_10_0_t_reg_1584[1]_i_108_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_109_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_110_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_111_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_98 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_99_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_98_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [7:4]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_112_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_113_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_114_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_115_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_99 
       (.CI(\row_assign_10_0_t_reg_1584_reg[0]_i_2_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_99_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_0_t_reg_1584_reg[1]_8 [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_116_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_117_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_118_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_119_n_0 }));
  LUT4 #(
    .INIT(16'h0E1F)) 
    \row_assign_10_1_t_reg_1589[0]_i_1 
       (.I0(\t_V_reg_323_reg[30]_4 ),
        .I1(\row_assign_10_1_t_reg_1589_reg[1]_1 ),
        .I2(\t_V_reg_323_reg_n_0_[0] ),
        .I3(p_assign_6_1_fu_586_p2__0[0]),
        .O(row_assign_10_1_t_fu_769_p21_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_1_t_reg_1589[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[0]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_1_t_reg_1589[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[0]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_1_t_reg_1589[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \row_assign_10_1_t_reg_1589[1]_i_1 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .I1(\t_V_reg_323_reg[30]_4 ),
        .I2(\row_assign_10_1_t_reg_1589_reg[1]_1 ),
        .I3(\row_assign_10_1_t_reg_1589[1]_i_4_n_0 ),
        .O(row_assign_10_1_t_fu_769_p21_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_10 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_100 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_101 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_102 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_103 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_104 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_105 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_106 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_108 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_109 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_11 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_110 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_111 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_112 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_113 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_114 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_115 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_116 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_117 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_118 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_119 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_12 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_21 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_22 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_23 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_24 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_29 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_30 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_31 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_32 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_39 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h050503FCFAFA03FC)) 
    \row_assign_10_1_t_reg_1589[1]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(p_assign_6_1_fu_586_p2__0[0]),
        .I2(\t_V_reg_323_reg[30]_5 ),
        .I3(p_assign_6_1_fu_586_p2__0[1]),
        .I4(\row_assign_10_1_t_reg_1589_reg[1]_1 ),
        .I5(p_assign_7_1_fu_625_p2),
        .O(\row_assign_10_1_t_reg_1589[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_40 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_41 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_42 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_58 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_59 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_60 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_61 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_69 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_70 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_71 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_72 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_73 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_74 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_75 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_78 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_79 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_80 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_81 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_91 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_92 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_93 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_94 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_95 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_96 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_97 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_98 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_99 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_1_t_reg_1589[1]_i_99_n_0 ));
  FDRE \row_assign_10_1_t_reg_1589_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(row_assign_10_1_t_fu_769_p21_out[0]),
        .Q(row_assign_10_1_t_reg_1589[0]),
        .R(1'b0));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\row_assign_10_1_t_reg_1589_reg[0]_i_2_n_0 ,\row_assign_10_1_t_reg_1589_reg[0]_i_2_n_1 ,\row_assign_10_1_t_reg_1589_reg[0]_i_2_n_2 ,\row_assign_10_1_t_reg_1589_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,\t_V_reg_323_reg_n_0_[1] ,1'b0}),
        .O({\NLW_row_assign_10_1_t_reg_1589_reg[0]_i_2_O_UNCONNECTED [3:2],p_assign_6_1_fu_586_p2__0}),
        .S({\row_assign_10_1_t_reg_1589[0]_i_3_n_0 ,\row_assign_10_1_t_reg_1589[0]_i_4_n_0 ,\row_assign_10_1_t_reg_1589[0]_i_5_n_0 ,\t_V_reg_323_reg_n_0_[0] }));
  FDRE \row_assign_10_1_t_reg_1589_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(row_assign_10_1_t_fu_769_p21_out[1]),
        .Q(row_assign_10_1_t_reg_1589[1]),
        .R(1'b0));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_107 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_14_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_107_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_107_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_107_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [4:1]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_116_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_117_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_118_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_119_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_14 
       (.CI(1'b0),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_14_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_14_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_14_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_14_n_3 }),
        .CYINIT(i_V_fu_470_p2[0]),
        .DI({1'b0,1'b0,1'b0,\row_assign_10_1_t_reg_1589[1]_i_29_n_0 }),
        .O({\row_assign_10_1_t_reg_1589_reg[1]_2 [0],\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_14_O_UNCONNECTED [2:1],p_assign_7_1_fu_625_p2}),
        .S({\row_assign_10_1_t_reg_1589[1]_i_30_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_31_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_32_n_0 ,\t_V_reg_323_reg_n_0_[1] }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_20 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_38_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_20_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_20_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_20_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] ,\t_V_reg_323_reg_n_0_[20] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [19:16]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_39_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_40_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_41_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_42_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_3 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_8_n_0 ),
        .CO({\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_3_CO_UNCONNECTED [3],\row_assign_10_1_t_reg_1589_reg[1]_i_3_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_3_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] ,\t_V_reg_323_reg_n_0_[28] }),
        .O({\row_assign_10_1_t_reg_1589_reg[1]_1 ,\row_assign_10_1_t_reg_1589_reg[1]_0 [26:24]}),
        .S({\row_assign_10_1_t_reg_1589[1]_i_9_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_10_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_11_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_12_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_38 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_57_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_38_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_38_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_38_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] ,\t_V_reg_323_reg_n_0_[16] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [15:12]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_58_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_59_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_60_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_61_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_48 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_49_n_0 ),
        .CO({\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_48_CO_UNCONNECTED [3:2],\row_assign_10_1_t_reg_1589_reg[1]_i_48_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_48_O_UNCONNECTED [3],\row_assign_10_1_t_reg_1589_reg[1]_2 [27:25]}),
        .S({1'b0,\row_assign_10_1_t_reg_1589[1]_i_69_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_70_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_71_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_49 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_67_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_49_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_49_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_49_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [24:21]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_72_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_73_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_74_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_75_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_57 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_76_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_57_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_57_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_57_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] ,\t_V_reg_323_reg_n_0_[12] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [11:8]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_78_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_79_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_80_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_81_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_67 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_68_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_67_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_67_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_67_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [20:17]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_91_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_92_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_93_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_94_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_68 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_89_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_68_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_68_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_68_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [16:13]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_95_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_96_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_97_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_98_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_76 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_77_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_76_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_76_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_76_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] ,\t_V_reg_323_reg_n_0_[8] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [7:4]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_99_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_100_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_101_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_102_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_77 
       (.CI(\row_assign_10_1_t_reg_1589_reg[0]_i_2_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_77_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_77_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_77_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] ,\t_V_reg_323_reg_n_0_[4] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_103_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_104_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_105_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_106_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_8 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_20_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_8_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_8_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_8_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] ,\t_V_reg_323_reg_n_0_[24] }),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_0 [23:20]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_21_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_22_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_23_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_24_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_89 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_90_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_89_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_89_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_89_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [12:9]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_108_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_109_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_110_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_111_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_90 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_107_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_90_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_90_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_90_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_90_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_1_t_reg_1589_reg[1]_2 [8:5]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_112_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_113_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_114_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_115_n_0 }));
  LUT5 #(
    .INIT(32'hBA8A8ABA)) 
    \row_assign_10_2_t_reg_1594[1]_i_1 
       (.I0(\row_assign_10_2_t_reg_1594[1]_i_2_n_0 ),
        .I1(\row_assign_10_2_t_reg_1594_reg[1]_1 ),
        .I2(\t_V_reg_323_reg[30]_2 ),
        .I3(\t_V_reg_323_reg_n_0_[1] ),
        .I4(\t_V_reg_323_reg_n_0_[0] ),
        .O(row_assign_10_2_t_fu_801_p20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_10 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_100 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_101 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_102 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_104 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_105 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_106 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_107 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_108 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_109 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_109_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_110 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_111 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_112 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_113 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_113_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_114 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_115 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_115_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_116 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_117 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_118 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_119 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_119_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_120 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_121 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_122 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_18 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_19 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h222DDD2D)) 
    \row_assign_10_2_t_reg_1594[1]_i_2 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg[30]_3 ),
        .I2(p_assign_6_2_fu_648_p2__0),
        .I3(\row_assign_10_2_t_reg_1594_reg[1]_1 ),
        .I4(p_assign_7_2_fu_687_p2),
        .O(\row_assign_10_2_t_reg_1594[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_20 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_21 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_23 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_24 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_25 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_26 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_40 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_41 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_42 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_43 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_56 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_57 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_58 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_59 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_60 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_61 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_62 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_64 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_65 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_66 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_67 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_8 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_85 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_86 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_87 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_88 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_89 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_90 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_91 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_92 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_93 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_94 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_95 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_96 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_99 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_99_n_0 ));
  FDRE \row_assign_10_2_t_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(\t_V_reg_323_reg_n_0_[0] ),
        .Q(row_assign_10_2_t_reg_1594[0]),
        .R(1'b0));
  FDRE \row_assign_10_2_t_reg_1594_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(row_assign_10_2_t_fu_801_p20_out),
        .Q(row_assign_10_2_t_reg_1594[1]),
        .R(1'b0));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_103 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_6_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_103_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_103_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_103_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_103_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [4:1]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_119_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_120_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_121_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_122_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_22 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_39_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_22_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_22_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_22_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [20:17]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_40_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_41_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_42_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_43_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_3 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_7_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_3_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }),
        .O({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3_O_UNCONNECTED [3],\row_assign_10_2_t_reg_1594_reg[1]_1 ,\row_assign_10_2_t_reg_1594_reg[1]_0 [26:25]}),
        .S({1'b0,\row_assign_10_2_t_reg_1594[1]_i_8_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_9_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_10_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_37 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_38_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_37_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_37_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_37_O_UNCONNECTED [3],\row_assign_10_2_t_reg_1594_reg[1]_2 [27:25]}),
        .S({1'b0,\row_assign_10_2_t_reg_1594[1]_i_56_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_57_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_58_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_38 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_54_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_38_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_38_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_38_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [24:21]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_59_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_60_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_61_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_62_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_39 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_63_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_39_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_39_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_39_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [16:13]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_64_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_65_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_66_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_67_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_54 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_55_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_54_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_54_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_54_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [20:17]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_85_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_86_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_87_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_88_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_55 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_83_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_55_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_55_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_55_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [16:13]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_89_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_90_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_91_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_92_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_6 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_6_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_6_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_6_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_18_n_0 ,1'b0}),
        .O({\row_assign_10_2_t_reg_1594_reg[1]_2 [0],\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_6_O_UNCONNECTED [2:1],p_assign_7_2_fu_687_p2}),
        .S({\row_assign_10_2_t_reg_1594[1]_i_19_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_20_n_0 ,\t_V_reg_323_reg_n_0_[2] ,\row_assign_10_2_t_reg_1594[1]_i_21_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_63 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_75_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_63_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_63_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_63_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [12:9]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_93_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_94_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_95_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_96_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_7 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_22_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_7_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_7_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_7_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [24:21]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_23_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_24_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_25_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_26_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_75 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_97_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_75_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_75_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_75_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [8:5]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_99_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_100_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_101_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_102_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_83 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_84_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_83_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_83_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_83_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [12:9]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_104_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_105_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_106_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_107_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_84 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_103_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_84_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_84_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_84_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_2 [8:5]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_108_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_109_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_110_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_111_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_97 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_98_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_97_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_97_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_97_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }),
        .O(\row_assign_10_2_t_reg_1594_reg[1]_0 [4:1]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_112_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_113_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_114_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_115_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_98 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_98_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_98_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_98_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_98_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,1'b0}),
        .O({\row_assign_10_2_t_reg_1594_reg[1]_0 [0],\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_98_O_UNCONNECTED [2:0]}),
        .S({\row_assign_10_2_t_reg_1594[1]_i_116_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_117_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_118_n_0 ,\t_V_reg_323_reg_n_0_[1] }));
  sobel_filter_2_sobel_filter_mac_g8j sobel_filter_mac_g8j_U22
       (.\A[0]__0 (\p_Val2_4_1_1_reg_1676_reg[7]_0 ),
        .\A[0]__0_0 (PCOUT),
        .D(tmp28_fu_1258_p2),
        .DI({\p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_2 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_3_n_7 }),
        .E(k_buf_0_val_4_U_n_9),
        .O({\p_Val2_4_1_1_reg_1676_reg[11]_i_4_n_4 ,\p_Val2_4_1_1_reg_1676_reg[7]_1 }),
        .PCOUT({p_Val2_4_0_1_reg_1671_reg_n_106,p_Val2_4_0_1_reg_1671_reg_n_107,p_Val2_4_0_1_reg_1671_reg_n_108,p_Val2_4_0_1_reg_1671_reg_n_109,p_Val2_4_0_1_reg_1671_reg_n_110,p_Val2_4_0_1_reg_1671_reg_n_111,p_Val2_4_0_1_reg_1671_reg_n_112,p_Val2_4_0_1_reg_1671_reg_n_113,p_Val2_4_0_1_reg_1671_reg_n_114,p_Val2_4_0_1_reg_1671_reg_n_115,p_Val2_4_0_1_reg_1671_reg_n_116,p_Val2_4_0_1_reg_1671_reg_n_117,p_Val2_4_0_1_reg_1671_reg_n_118,p_Val2_4_0_1_reg_1671_reg_n_119,p_Val2_4_0_1_reg_1671_reg_n_120,p_Val2_4_0_1_reg_1671_reg_n_121,p_Val2_4_0_1_reg_1671_reg_n_122,p_Val2_4_0_1_reg_1671_reg_n_123,p_Val2_4_0_1_reg_1671_reg_n_124,p_Val2_4_0_1_reg_1671_reg_n_125,p_Val2_4_0_1_reg_1671_reg_n_126,p_Val2_4_0_1_reg_1671_reg_n_127,p_Val2_4_0_1_reg_1671_reg_n_128,p_Val2_4_0_1_reg_1671_reg_n_129,p_Val2_4_0_1_reg_1671_reg_n_130,p_Val2_4_0_1_reg_1671_reg_n_131,p_Val2_4_0_1_reg_1671_reg_n_132,p_Val2_4_0_1_reg_1671_reg_n_133,p_Val2_4_0_1_reg_1671_reg_n_134,p_Val2_4_0_1_reg_1671_reg_n_135,p_Val2_4_0_1_reg_1671_reg_n_136,p_Val2_4_0_1_reg_1671_reg_n_137,p_Val2_4_0_1_reg_1671_reg_n_138,p_Val2_4_0_1_reg_1671_reg_n_139,p_Val2_4_0_1_reg_1671_reg_n_140,p_Val2_4_0_1_reg_1671_reg_n_141,p_Val2_4_0_1_reg_1671_reg_n_142,p_Val2_4_0_1_reg_1671_reg_n_143,p_Val2_4_0_1_reg_1671_reg_n_144,p_Val2_4_0_1_reg_1671_reg_n_145,p_Val2_4_0_1_reg_1671_reg_n_146,p_Val2_4_0_1_reg_1671_reg_n_147,p_Val2_4_0_1_reg_1671_reg_n_148,p_Val2_4_0_1_reg_1671_reg_n_149,p_Val2_4_0_1_reg_1671_reg_n_150,p_Val2_4_0_1_reg_1671_reg_n_151,p_Val2_4_0_1_reg_1671_reg_n_152,p_Val2_4_0_1_reg_1671_reg_n_153}),
        .ap_clk(ap_clk),
        .\p_Val2_4_1_1_reg_1676_reg[11] (p_Val2_4_1_1_fu_1189_p2),
        .\row_assign_10_2_t_reg_1594_reg[0] (src_kernel_win_0_va_8_fu_1110_p3));
  LUT3 #(
    .INIT(8'h40)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_1 
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_174[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_174[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_174[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_174[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_174[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_174[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_174[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_174[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[0]),
        .Q(src_kernel_win_0_va_6_reg_1653[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[1]),
        .Q(src_kernel_win_0_va_6_reg_1653[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[2]),
        .Q(src_kernel_win_0_va_6_reg_1653[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[3]),
        .Q(src_kernel_win_0_va_6_reg_1653[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[4]),
        .Q(src_kernel_win_0_va_6_reg_1653[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[5]),
        .Q(src_kernel_win_0_va_6_reg_1653[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[6]),
        .Q(src_kernel_win_0_va_6_reg_1653[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(C[7]),
        .Q(src_kernel_win_0_va_6_reg_1653[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[0]),
        .Q(src_kernel_win_0_va_7_reg_1660[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[1]),
        .Q(src_kernel_win_0_va_7_reg_1660[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[2]),
        .Q(src_kernel_win_0_va_7_reg_1660[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[3]),
        .Q(src_kernel_win_0_va_7_reg_1660[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[4]),
        .Q(src_kernel_win_0_va_7_reg_1660[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[5]),
        .Q(src_kernel_win_0_va_7_reg_1660[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[6]),
        .Q(src_kernel_win_0_va_7_reg_1660[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1660_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(A__1[7]),
        .Q(src_kernel_win_0_va_7_reg_1660[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[0]),
        .Q(src_kernel_win_0_va_fu_158[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[1]),
        .Q(src_kernel_win_0_va_fu_158[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[2]),
        .Q(src_kernel_win_0_va_fu_158[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[3]),
        .Q(src_kernel_win_0_va_fu_158[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[4]),
        .Q(src_kernel_win_0_va_fu_158[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[5]),
        .Q(src_kernel_win_0_va_fu_158[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[6]),
        .Q(src_kernel_win_0_va_fu_158[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(\A[7]_i_1_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[7]),
        .Q(src_kernel_win_0_va_fu_158[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA00)) 
    start_once_reg_i_1
       (.I0(start_once_reg_reg_1),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(Sobel_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'h0000BF000000FF00)) 
    \t_V_2_reg_334[0]_i_1 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\t_V_2_reg_334[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \t_V_2_reg_334[0]_i_2 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_3340));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_334[0]_i_4 
       (.I0(t_V_2_reg_334_reg__0),
        .O(\t_V_2_reg_334[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_334_reg__0),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_334_reg[0]_i_3_n_0 ,\t_V_2_reg_334_reg[0]_i_3_n_1 ,\t_V_2_reg_334_reg[0]_i_3_n_2 ,\t_V_2_reg_334_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_334_reg[0]_i_3_n_4 ,\t_V_2_reg_334_reg[0]_i_3_n_5 ,\t_V_2_reg_334_reg[0]_i_3_n_6 ,\t_V_2_reg_334_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_334_reg[3:1],\t_V_2_reg_334[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[10]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[11]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[12]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[12]_i_1 
       (.CI(\t_V_2_reg_334_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_334_reg[12]_i_1_n_0 ,\t_V_2_reg_334_reg[12]_i_1_n_1 ,\t_V_2_reg_334_reg[12]_i_1_n_2 ,\t_V_2_reg_334_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[12]_i_1_n_4 ,\t_V_2_reg_334_reg[12]_i_1_n_5 ,\t_V_2_reg_334_reg[12]_i_1_n_6 ,\t_V_2_reg_334_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[15:12]));
  FDRE \t_V_2_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[13]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[14]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[15]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[16]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[16]_i_1 
       (.CI(\t_V_2_reg_334_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_334_reg[16]_i_1_n_0 ,\t_V_2_reg_334_reg[16]_i_1_n_1 ,\t_V_2_reg_334_reg[16]_i_1_n_2 ,\t_V_2_reg_334_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[16]_i_1_n_4 ,\t_V_2_reg_334_reg[16]_i_1_n_5 ,\t_V_2_reg_334_reg[16]_i_1_n_6 ,\t_V_2_reg_334_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[19:16]));
  FDRE \t_V_2_reg_334_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[17]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[18]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[19]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_334_reg[1]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[20]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[20]_i_1 
       (.CI(\t_V_2_reg_334_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_334_reg[20]_i_1_n_0 ,\t_V_2_reg_334_reg[20]_i_1_n_1 ,\t_V_2_reg_334_reg[20]_i_1_n_2 ,\t_V_2_reg_334_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[20]_i_1_n_4 ,\t_V_2_reg_334_reg[20]_i_1_n_5 ,\t_V_2_reg_334_reg[20]_i_1_n_6 ,\t_V_2_reg_334_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[23:20]));
  FDRE \t_V_2_reg_334_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[21]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[22]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[23]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[24]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[24]_i_1 
       (.CI(\t_V_2_reg_334_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_334_reg[24]_i_1_n_0 ,\t_V_2_reg_334_reg[24]_i_1_n_1 ,\t_V_2_reg_334_reg[24]_i_1_n_2 ,\t_V_2_reg_334_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[24]_i_1_n_4 ,\t_V_2_reg_334_reg[24]_i_1_n_5 ,\t_V_2_reg_334_reg[24]_i_1_n_6 ,\t_V_2_reg_334_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[27:24]));
  FDRE \t_V_2_reg_334_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[25]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[26]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[27]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[28]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[28]_i_1 
       (.CI(\t_V_2_reg_334_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_334_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_334_reg[28]_i_1_n_1 ,\t_V_2_reg_334_reg[28]_i_1_n_2 ,\t_V_2_reg_334_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[28]_i_1_n_4 ,\t_V_2_reg_334_reg[28]_i_1_n_5 ,\t_V_2_reg_334_reg[28]_i_1_n_6 ,\t_V_2_reg_334_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[31:28]));
  FDRE \t_V_2_reg_334_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[29]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_334_reg[2]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[30]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[31]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_334_reg[3]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[4]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[4]_i_1 
       (.CI(\t_V_2_reg_334_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_334_reg[4]_i_1_n_0 ,\t_V_2_reg_334_reg[4]_i_1_n_1 ,\t_V_2_reg_334_reg[4]_i_1_n_2 ,\t_V_2_reg_334_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[4]_i_1_n_4 ,\t_V_2_reg_334_reg[4]_i_1_n_5 ,\t_V_2_reg_334_reg[4]_i_1_n_6 ,\t_V_2_reg_334_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[7:4]));
  FDRE \t_V_2_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[5]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_334_reg[6]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_334_reg[7]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  FDRE \t_V_2_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_334_reg[8]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[8]_i_1 
       (.CI(\t_V_2_reg_334_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_334_reg[8]_i_1_n_0 ,\t_V_2_reg_334_reg[8]_i_1_n_1 ,\t_V_2_reg_334_reg[8]_i_1_n_2 ,\t_V_2_reg_334_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[8]_i_1_n_4 ,\t_V_2_reg_334_reg[8]_i_1_n_5 ,\t_V_2_reg_334_reg[8]_i_1_n_6 ,\t_V_2_reg_334_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_334_reg[11:8]));
  FDRE \t_V_2_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_334_reg[9]),
        .R(\t_V_2_reg_334[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_323[31]_i_1 
       (.I0(grp_Filter2D_fu_96_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(t_V_reg_323));
  FDRE \t_V_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[0]),
        .Q(\t_V_reg_323_reg_n_0_[0] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[10]),
        .Q(\t_V_reg_323_reg_n_0_[10] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[11]),
        .Q(\t_V_reg_323_reg_n_0_[11] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[12]),
        .Q(\t_V_reg_323_reg_n_0_[12] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[13]),
        .Q(\t_V_reg_323_reg_n_0_[13] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[14]),
        .Q(\t_V_reg_323_reg_n_0_[14] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[15]),
        .Q(\t_V_reg_323_reg_n_0_[15] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[16]),
        .Q(\t_V_reg_323_reg_n_0_[16] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[17]),
        .Q(\t_V_reg_323_reg_n_0_[17] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[18]),
        .Q(\t_V_reg_323_reg_n_0_[18] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[19]),
        .Q(\t_V_reg_323_reg_n_0_[19] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[1]),
        .Q(\t_V_reg_323_reg_n_0_[1] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[20]),
        .Q(\t_V_reg_323_reg_n_0_[20] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[21]),
        .Q(\t_V_reg_323_reg_n_0_[21] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[22]),
        .Q(\t_V_reg_323_reg_n_0_[22] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[23]),
        .Q(\t_V_reg_323_reg_n_0_[23] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[24]),
        .Q(\t_V_reg_323_reg_n_0_[24] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[25]),
        .Q(\t_V_reg_323_reg_n_0_[25] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[26]),
        .Q(\t_V_reg_323_reg_n_0_[26] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[27]),
        .Q(\t_V_reg_323_reg_n_0_[27] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[28]),
        .Q(\t_V_reg_323_reg_n_0_[28] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[29]),
        .Q(\t_V_reg_323_reg_n_0_[29] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[2]),
        .Q(\t_V_reg_323_reg_n_0_[2] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[30]),
        .Q(\t_V_reg_323_reg_n_0_[30] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[31]),
        .Q(\t_V_reg_323_reg_n_0_[31] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[3]),
        .Q(\t_V_reg_323_reg_n_0_[3] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[4]),
        .Q(\t_V_reg_323_reg_n_0_[4] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[5]),
        .Q(\t_V_reg_323_reg_n_0_[5] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[6]),
        .Q(\t_V_reg_323_reg_n_0_[6] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[7]),
        .Q(\t_V_reg_323_reg_n_0_[7] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[8]),
        .Q(\t_V_reg_323_reg_n_0_[8] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[9]),
        .Q(\t_V_reg_323_reg_n_0_[9] ),
        .R(t_V_reg_323));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_2 
       (.I0(src_kernel_win_0_va_6_reg_1653[3]),
        .I1(\tmp_61_reg_1686_reg[4]_i_1_n_5 ),
        .O(\tmp26_reg_1691[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_3 
       (.I0(src_kernel_win_0_va_6_reg_1653[2]),
        .I1(\tmp_61_reg_1686_reg[4]_i_1_n_6 ),
        .O(\tmp26_reg_1691[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_4 
       (.I0(src_kernel_win_0_va_6_reg_1653[1]),
        .I1(\tmp_61_reg_1686_reg[4]_i_1_n_7 ),
        .O(\tmp26_reg_1691[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_5 
       (.I0(src_kernel_win_0_va_6_reg_1653[0]),
        .I1(\A[0]__2_n_0 ),
        .O(\tmp26_reg_1691[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_2 
       (.I0(src_kernel_win_0_va_6_reg_1653[7]),
        .I1(\tmp_61_reg_1686_reg[7]_i_1_n_5 ),
        .O(\tmp26_reg_1691[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_3 
       (.I0(src_kernel_win_0_va_6_reg_1653[6]),
        .I1(\tmp_61_reg_1686_reg[7]_i_1_n_6 ),
        .O(\tmp26_reg_1691[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_4 
       (.I0(src_kernel_win_0_va_6_reg_1653[5]),
        .I1(\tmp_61_reg_1686_reg[7]_i_1_n_7 ),
        .O(\tmp26_reg_1691[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_5 
       (.I0(src_kernel_win_0_va_6_reg_1653[4]),
        .I1(\tmp_61_reg_1686_reg[4]_i_1_n_4 ),
        .O(\tmp26_reg_1691[7]_i_5_n_0 ));
  FDRE \tmp26_reg_1691_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[0]),
        .Q(tmp26_reg_1691[0]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[10]),
        .Q(tmp26_reg_1691[10]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\NLW_tmp26_reg_1691_reg[10]_i_1_CO_UNCONNECTED [3:2],\tmp26_reg_1691_reg[10]_i_1_n_2 ,\tmp26_reg_1691_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp26_reg_1691_reg[10]_i_2_n_6 ,1'b0}),
        .O({\NLW_tmp26_reg_1691_reg[10]_i_1_O_UNCONNECTED [3],tmp26_fu_1252_p2[10:8]}),
        .S({1'b0,\tmp26_reg_1691_reg[10]_i_2_n_6 ,\tmp26_reg_1691_reg[10]_i_2_n_6 ,\tmp26_reg_1691_reg[10]_i_2_n_7 }));
  CARRY4 \tmp26_reg_1691_reg[10]_i_2 
       (.CI(\tmp26_reg_1691_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp26_reg_1691_reg[10]_i_2_CO_UNCONNECTED [3:1],\tmp26_reg_1691_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp26_reg_1691_reg[10]_i_2_O_UNCONNECTED [3:2],\tmp26_reg_1691_reg[10]_i_2_n_6 ,\tmp26_reg_1691_reg[10]_i_2_n_7 }),
        .S({1'b0,1'b0,\tmp26_reg_1691_reg[10]_i_3_n_7 ,\tmp_61_reg_1686_reg[7]_i_1_n_4 }));
  CARRY4 \tmp26_reg_1691_reg[10]_i_3 
       (.CI(\tmp_61_reg_1686_reg[7]_i_1_n_0 ),
        .CO(\NLW_tmp26_reg_1691_reg[10]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp26_reg_1691_reg[10]_i_3_O_UNCONNECTED [3:1],\tmp26_reg_1691_reg[10]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp26_reg_1691_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[1]),
        .Q(tmp26_reg_1691[1]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[2]),
        .Q(tmp26_reg_1691[2]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[3]),
        .Q(tmp26_reg_1691[3]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp26_reg_1691_reg[3]_i_1_n_0 ,\tmp26_reg_1691_reg[3]_i_1_n_1 ,\tmp26_reg_1691_reg[3]_i_1_n_2 ,\tmp26_reg_1691_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1653[3:0]),
        .O(tmp26_fu_1252_p2[3:0]),
        .S({\tmp26_reg_1691[3]_i_2_n_0 ,\tmp26_reg_1691[3]_i_3_n_0 ,\tmp26_reg_1691[3]_i_4_n_0 ,\tmp26_reg_1691[3]_i_5_n_0 }));
  FDRE \tmp26_reg_1691_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[4]),
        .Q(tmp26_reg_1691[4]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[5]),
        .Q(tmp26_reg_1691[5]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[6]),
        .Q(tmp26_reg_1691[6]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[7]),
        .Q(tmp26_reg_1691[7]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[7]_i_1 
       (.CI(\tmp26_reg_1691_reg[3]_i_1_n_0 ),
        .CO({\tmp26_reg_1691_reg[7]_i_1_n_0 ,\tmp26_reg_1691_reg[7]_i_1_n_1 ,\tmp26_reg_1691_reg[7]_i_1_n_2 ,\tmp26_reg_1691_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1653[7:4]),
        .O(tmp26_fu_1252_p2[7:4]),
        .S({\tmp26_reg_1691[7]_i_2_n_0 ,\tmp26_reg_1691[7]_i_3_n_0 ,\tmp26_reg_1691[7]_i_4_n_0 ,\tmp26_reg_1691[7]_i_5_n_0 }));
  FDRE \tmp26_reg_1691_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[8]),
        .Q(tmp26_reg_1691[8]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp26_fu_1252_p2[9]),
        .Q(tmp26_reg_1691[9]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[0]),
        .Q(tmp28_reg_1696[0]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[1]),
        .Q(tmp28_reg_1696[1]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[2]),
        .Q(tmp28_reg_1696[2]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[3]),
        .Q(tmp28_reg_1696[3]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[4]),
        .Q(tmp28_reg_1696[4]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[5]),
        .Q(tmp28_reg_1696[5]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[6]),
        .Q(tmp28_reg_1696[6]),
        .R(1'b0));
  FDRE \tmp28_reg_1696_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(tmp28_fu_1258_p2[7]),
        .Q(tmp28_reg_1696[7]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[0]),
        .Q(tmp30_reg_1701[0]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[1]),
        .Q(tmp30_reg_1701[1]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[2]),
        .Q(tmp30_reg_1701[2]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[3]),
        .Q(tmp30_reg_1701[3]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[4]),
        .Q(tmp30_reg_1701[4]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[5]),
        .Q(tmp30_reg_1701[5]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[6]),
        .Q(tmp30_reg_1701[6]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_6_reg_1653[7]),
        .Q(tmp30_reg_1701[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AA03AA00AA00)) 
    \tmp_117_1_reg_1573[0]_i_1 
       (.I0(\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .I1(\tmp_117_1_reg_1573[0]_i_2_n_0 ),
        .I2(\tmp_117_1_reg_1573[0]_i_3_n_0 ),
        .I3(\tmp_117_1_reg_1573[0]_i_4_n_0 ),
        .I4(\tmp_117_1_reg_1573[0]_i_5_n_0 ),
        .I5(\tmp_117_1_reg_1573[0]_i_6_n_0 ),
        .O(\tmp_117_1_reg_1573[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_117_1_reg_1573[0]_i_2 
       (.I0(\icmp_reg_1564[0]_i_3_n_0 ),
        .I1(\t_V_reg_323_reg_n_0_[14] ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .I3(\t_V_reg_323_reg_n_0_[12] ),
        .I4(\t_V_reg_323_reg_n_0_[13] ),
        .O(\tmp_117_1_reg_1573[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_117_1_reg_1573[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[7] ),
        .I3(\t_V_reg_323_reg_n_0_[4] ),
        .I4(\t_V_reg_323_reg_n_0_[6] ),
        .I5(\t_V_reg_323_reg_n_0_[5] ),
        .O(\tmp_117_1_reg_1573[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_117_1_reg_1573[0]_i_4 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .O(\tmp_117_1_reg_1573[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_117_1_reg_1573[0]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[3] ),
        .O(\tmp_117_1_reg_1573[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tmp_117_1_reg_1573[0]_i_6 
       (.I0(\icmp_reg_1564[0]_i_10_n_0 ),
        .I1(\icmp_reg_1564[0]_i_9_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[24] ),
        .I3(\t_V_reg_323_reg_n_0_[25] ),
        .I4(\t_V_reg_323_reg_n_0_[26] ),
        .I5(\icmp_reg_1564[0]_i_8_n_0 ),
        .O(\tmp_117_1_reg_1573[0]_i_6_n_0 ));
  FDRE \tmp_117_1_reg_1573_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_117_1_reg_1573[0]_i_1_n_0 ),
        .Q(\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \tmp_16_reg_1569[0]_i_1 
       (.I0(\tmp_16_reg_1569_reg_n_0_[0] ),
        .I1(\tmp_117_1_reg_1573[0]_i_4_n_0 ),
        .I2(\tmp_117_1_reg_1573[0]_i_2_n_0 ),
        .I3(\tmp_16_reg_1569[0]_i_2_n_0 ),
        .I4(\icmp_reg_1564[0]_i_6_n_0 ),
        .I5(\tmp_117_1_reg_1573[0]_i_6_n_0 ),
        .O(\tmp_16_reg_1569[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \tmp_16_reg_1569[0]_i_2 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[2] ),
        .I3(\t_V_reg_323_reg_n_0_[3] ),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_CS_fsm_state2),
        .O(\tmp_16_reg_1569[0]_i_2_n_0 ));
  FDRE \tmp_16_reg_1569_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_reg_1569[0]_i_1_n_0 ),
        .Q(\tmp_16_reg_1569_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_10 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .I1(\t_V_reg_323_reg_n_0_[24] ),
        .O(\tmp_17_reg_1577[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_12 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .I1(\t_V_reg_323_reg_n_0_[23] ),
        .O(\tmp_17_reg_1577[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_13 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .I1(\t_V_reg_323_reg_n_0_[20] ),
        .O(\tmp_17_reg_1577[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_14 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .O(\tmp_17_reg_1577[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_15 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .I1(\t_V_reg_323_reg_n_0_[16] ),
        .O(\tmp_17_reg_1577[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_16 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .I1(\t_V_reg_323_reg_n_0_[22] ),
        .O(\tmp_17_reg_1577[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_17 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[21] ),
        .O(\tmp_17_reg_1577[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_18 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .I1(\t_V_reg_323_reg_n_0_[18] ),
        .O(\tmp_17_reg_1577[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_19 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\tmp_17_reg_1577[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_21 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .I1(\t_V_reg_323_reg_n_0_[14] ),
        .O(\tmp_17_reg_1577[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_22 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .O(\tmp_17_reg_1577[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_23 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .I1(\t_V_reg_323_reg_n_0_[11] ),
        .O(\tmp_17_reg_1577[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_24 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[15] ),
        .O(\tmp_17_reg_1577[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_25 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .I1(\t_V_reg_323_reg_n_0_[12] ),
        .O(\tmp_17_reg_1577[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_26 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .O(\tmp_17_reg_1577[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_17_reg_1577[0]_i_27 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .I1(\t_V_reg_323_reg_n_0_[9] ),
        .O(\tmp_17_reg_1577[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_17_reg_1577[0]_i_28 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_17_reg_1577[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_29 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[3] ),
        .O(\tmp_17_reg_1577[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .I1(\t_V_reg_323_reg_n_0_[31] ),
        .O(\tmp_17_reg_1577[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_30 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .I1(\t_V_reg_323_reg_n_0_[0] ),
        .O(\tmp_17_reg_1577[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_17_reg_1577[0]_i_31 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .O(\tmp_17_reg_1577[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_17_reg_1577[0]_i_32 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_17_reg_1577[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_33 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .I1(\t_V_reg_323_reg_n_0_[2] ),
        .O(\tmp_17_reg_1577[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_34 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .O(\tmp_17_reg_1577[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .O(\tmp_17_reg_1577[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_5 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .I1(\t_V_reg_323_reg_n_0_[27] ),
        .O(\tmp_17_reg_1577[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_6 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .O(\tmp_17_reg_1577[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_7 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\tmp_17_reg_1577[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_8 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .I1(\t_V_reg_323_reg_n_0_[28] ),
        .O(\tmp_17_reg_1577[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .I1(\t_V_reg_323_reg_n_0_[26] ),
        .O(\tmp_17_reg_1577[0]_i_9_n_0 ));
  FDRE \tmp_17_reg_1577_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(tmp_17_fu_515_p2),
        .Q(tmp_17_reg_1577),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_1 
       (.CI(\tmp_17_reg_1577_reg[0]_i_2_n_0 ),
        .CO({tmp_17_fu_515_p2,\tmp_17_reg_1577_reg[0]_i_1_n_1 ,\tmp_17_reg_1577_reg[0]_i_1_n_2 ,\tmp_17_reg_1577_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_3_n_0 ,\tmp_17_reg_1577[0]_i_4_n_0 ,\tmp_17_reg_1577[0]_i_5_n_0 ,\tmp_17_reg_1577[0]_i_6_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_7_n_0 ,\tmp_17_reg_1577[0]_i_8_n_0 ,\tmp_17_reg_1577[0]_i_9_n_0 ,\tmp_17_reg_1577[0]_i_10_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_11 
       (.CI(\tmp_17_reg_1577_reg[0]_i_20_n_0 ),
        .CO({\tmp_17_reg_1577_reg[0]_i_11_n_0 ,\tmp_17_reg_1577_reg[0]_i_11_n_1 ,\tmp_17_reg_1577_reg[0]_i_11_n_2 ,\tmp_17_reg_1577_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_21_n_0 ,\tmp_17_reg_1577[0]_i_22_n_0 ,\tmp_17_reg_1577[0]_i_23_n_0 ,\t_V_reg_323_reg_n_0_[9] }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_24_n_0 ,\tmp_17_reg_1577[0]_i_25_n_0 ,\tmp_17_reg_1577[0]_i_26_n_0 ,\tmp_17_reg_1577[0]_i_27_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_2 
       (.CI(\tmp_17_reg_1577_reg[0]_i_11_n_0 ),
        .CO({\tmp_17_reg_1577_reg[0]_i_2_n_0 ,\tmp_17_reg_1577_reg[0]_i_2_n_1 ,\tmp_17_reg_1577_reg[0]_i_2_n_2 ,\tmp_17_reg_1577_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_12_n_0 ,\tmp_17_reg_1577[0]_i_13_n_0 ,\tmp_17_reg_1577[0]_i_14_n_0 ,\tmp_17_reg_1577[0]_i_15_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_16_n_0 ,\tmp_17_reg_1577[0]_i_17_n_0 ,\tmp_17_reg_1577[0]_i_18_n_0 ,\tmp_17_reg_1577[0]_i_19_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_17_reg_1577_reg[0]_i_20_n_0 ,\tmp_17_reg_1577_reg[0]_i_20_n_1 ,\tmp_17_reg_1577_reg[0]_i_20_n_2 ,\tmp_17_reg_1577_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_17_reg_1577[0]_i_28_n_0 ,\tmp_17_reg_1577[0]_i_29_n_0 ,\tmp_17_reg_1577[0]_i_30_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_31_n_0 ,\tmp_17_reg_1577[0]_i_32_n_0 ,\tmp_17_reg_1577[0]_i_33_n_0 ,\tmp_17_reg_1577[0]_i_34_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h008AFFBA)) 
    \tmp_53_reg_1612[0]_i_1 
       (.I0(p_assign_2_fu_891_p2[0]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(t_V_2_reg_334_reg__0),
        .O(tmp_53_fu_930_p1[0]));
  LUT6 #(
    .INIT(64'hFFBA33BACC8A008A)) 
    \tmp_53_reg_1612[1]_i_1 
       (.I0(p_assign_2_fu_891_p2[1]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_0 [2]),
        .I2(CO),
        .I3(\t_V_2_reg_334_reg[30]_1 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_0 [0]),
        .I5(O[0]),
        .O(tmp_53_fu_930_p1[1]));
  FDRE \tmp_53_reg_1612_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[0]),
        .Q(tmp_53_reg_1612[0]),
        .R(1'b0));
  FDRE \tmp_53_reg_1612_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1_n_0 ),
        .D(tmp_53_fu_930_p1[1]),
        .Q(tmp_53_reg_1612[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_11 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .I1(\t_V_reg_323_reg_n_0_[18] ),
        .O(\tmp_5_reg_1555[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_12 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\tmp_5_reg_1555[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_13 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[15] ),
        .O(\tmp_5_reg_1555[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_14 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .I1(\t_V_reg_323_reg_n_0_[12] ),
        .O(\tmp_5_reg_1555[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_15 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .I1(\t_V_reg_323_reg_n_0_[8] ),
        .O(\tmp_5_reg_1555[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_5_reg_1555[0]_i_16 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .I1(\t_V_reg_323_reg_n_0_[7] ),
        .O(\tmp_5_reg_1555[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_1555[0]_i_17 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\tmp_5_reg_1555[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_18 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .O(\tmp_5_reg_1555[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1555[0]_i_19 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .I1(\t_V_reg_323_reg_n_0_[9] ),
        .O(\tmp_5_reg_1555[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1555[0]_i_20 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .O(\tmp_5_reg_1555[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1555[0]_i_21 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_5_reg_1555[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_3 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\tmp_5_reg_1555[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_4 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .I1(\t_V_reg_323_reg_n_0_[28] ),
        .O(\tmp_5_reg_1555[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_6 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .I1(\t_V_reg_323_reg_n_0_[26] ),
        .O(\tmp_5_reg_1555[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_7 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .I1(\t_V_reg_323_reg_n_0_[24] ),
        .O(\tmp_5_reg_1555[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_8 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .I1(\t_V_reg_323_reg_n_0_[22] ),
        .O(\tmp_5_reg_1555[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_9 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[21] ),
        .O(\tmp_5_reg_1555[0]_i_9_n_0 ));
  FDRE \tmp_5_reg_1555_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(tmp_5_fu_476_p2),
        .Q(tmp_5_reg_1555),
        .R(1'b0));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_1 
       (.CI(\tmp_5_reg_1555_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_5_reg_1555_reg[0]_i_1_CO_UNCONNECTED [3:2],tmp_5_fu_476_p2,\tmp_5_reg_1555_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_5_reg_1555_reg[0]_i_1_O_UNCONNECTED [3],tmp_73_0_not_fu_481_p2,\NLW_tmp_5_reg_1555_reg[0]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,\tmp_5_reg_1555[0]_i_3_n_0 ,\tmp_5_reg_1555[0]_i_4_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_5_reg_1555_reg[0]_i_10_n_0 ,\tmp_5_reg_1555_reg[0]_i_10_n_1 ,\tmp_5_reg_1555_reg[0]_i_10_n_2 ,\tmp_5_reg_1555_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_5_reg_1555[0]_i_15_n_0 ,\tmp_5_reg_1555[0]_i_16_n_0 ,\tmp_5_reg_1555[0]_i_17_n_0 }),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_18_n_0 ,\tmp_5_reg_1555[0]_i_19_n_0 ,\tmp_5_reg_1555[0]_i_20_n_0 ,\tmp_5_reg_1555[0]_i_21_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_2 
       (.CI(\tmp_5_reg_1555_reg[0]_i_5_n_0 ),
        .CO({\tmp_5_reg_1555_reg[0]_i_2_n_0 ,\tmp_5_reg_1555_reg[0]_i_2_n_1 ,\tmp_5_reg_1555_reg[0]_i_2_n_2 ,\tmp_5_reg_1555_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_6_n_0 ,\tmp_5_reg_1555[0]_i_7_n_0 ,\tmp_5_reg_1555[0]_i_8_n_0 ,\tmp_5_reg_1555[0]_i_9_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_5 
       (.CI(\tmp_5_reg_1555_reg[0]_i_10_n_0 ),
        .CO({\tmp_5_reg_1555_reg[0]_i_5_n_0 ,\tmp_5_reg_1555_reg[0]_i_5_n_1 ,\tmp_5_reg_1555_reg[0]_i_5_n_2 ,\tmp_5_reg_1555_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_11_n_0 ,\tmp_5_reg_1555[0]_i_12_n_0 ,\tmp_5_reg_1555[0]_i_13_n_0 ,\tmp_5_reg_1555[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[4]_i_2 
       (.I0(\A[3]__2_n_0 ),
        .I1(\A[2]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[4]_i_3 
       (.I0(\A[2]__2_n_0 ),
        .I1(\A[1]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_61_reg_1686[4]_i_4 
       (.I0(\A[1]__2_n_0 ),
        .I1(\A[0]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \tmp_61_reg_1686[4]_i_5 
       (.I0(\A[2]__2_n_0 ),
        .I1(\A[3]__2_n_0 ),
        .I2(\A[4]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \tmp_61_reg_1686[4]_i_6 
       (.I0(\A[1]__2_n_0 ),
        .I1(\A[2]__2_n_0 ),
        .I2(\A[3]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_61_reg_1686[4]_i_7 
       (.I0(\A[0]__2_n_0 ),
        .I1(\A[1]__2_n_0 ),
        .I2(\A[2]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_61_reg_1686[4]_i_8 
       (.I0(\A[1]__2_n_0 ),
        .I1(\A[0]__2_n_0 ),
        .O(\tmp_61_reg_1686[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[7]_i_2__0 
       (.I0(\A[7]__2_n_0 ),
        .I1(\A[6]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[7]_i_3 
       (.I0(\A[6]__2_n_0 ),
        .I1(\A[5]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[7]_i_4 
       (.I0(\A[5]__2_n_0 ),
        .I1(\A[4]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_61_reg_1686[7]_i_5 
       (.I0(\A[4]__2_n_0 ),
        .I1(\A[3]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_61_reg_1686[7]_i_6 
       (.I0(\A[6]__2_n_0 ),
        .I1(\A[7]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \tmp_61_reg_1686[7]_i_7 
       (.I0(\A[5]__2_n_0 ),
        .I1(\A[6]__2_n_0 ),
        .I2(\A[7]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \tmp_61_reg_1686[7]_i_8 
       (.I0(\A[4]__2_n_0 ),
        .I1(\A[5]__2_n_0 ),
        .I2(\A[6]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \tmp_61_reg_1686[7]_i_9 
       (.I0(\A[3]__2_n_0 ),
        .I1(\A[4]__2_n_0 ),
        .I2(\A[5]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_9_n_0 ));
  FDRE \tmp_61_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\A[0]__2_n_0 ),
        .Q(tmp_61_reg_1686[0]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[4]_i_1_n_7 ),
        .Q(tmp_61_reg_1686[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[4]_i_1_n_6 ),
        .Q(tmp_61_reg_1686[2]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[4]_i_1_n_5 ),
        .Q(tmp_61_reg_1686[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[4]_i_1_n_4 ),
        .Q(tmp_61_reg_1686[4]),
        .R(1'b0));
  CARRY4 \tmp_61_reg_1686_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_61_reg_1686_reg[4]_i_1_n_0 ,\tmp_61_reg_1686_reg[4]_i_1_n_1 ,\tmp_61_reg_1686_reg[4]_i_1_n_2 ,\tmp_61_reg_1686_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_61_reg_1686[4]_i_2_n_0 ,\tmp_61_reg_1686[4]_i_3_n_0 ,\tmp_61_reg_1686[4]_i_4_n_0 ,1'b0}),
        .O({\tmp_61_reg_1686_reg[4]_i_1_n_4 ,\tmp_61_reg_1686_reg[4]_i_1_n_5 ,\tmp_61_reg_1686_reg[4]_i_1_n_6 ,\tmp_61_reg_1686_reg[4]_i_1_n_7 }),
        .S({\tmp_61_reg_1686[4]_i_5_n_0 ,\tmp_61_reg_1686[4]_i_6_n_0 ,\tmp_61_reg_1686[4]_i_7_n_0 ,\tmp_61_reg_1686[4]_i_8_n_0 }));
  FDRE \tmp_61_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[7]_i_1_n_7 ),
        .Q(tmp_61_reg_1686[5]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[7]_i_1_n_6 ),
        .Q(tmp_61_reg_1686[6]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_4_1_1_reg_1676[11]_i_1__0_n_0 ),
        .D(\tmp_61_reg_1686_reg[7]_i_1_n_5 ),
        .Q(tmp_61_reg_1686[7]),
        .R(1'b0));
  CARRY4 \tmp_61_reg_1686_reg[7]_i_1 
       (.CI(\tmp_61_reg_1686_reg[4]_i_1_n_0 ),
        .CO({\tmp_61_reg_1686_reg[7]_i_1_n_0 ,\tmp_61_reg_1686_reg[7]_i_1_n_1 ,\tmp_61_reg_1686_reg[7]_i_1_n_2 ,\tmp_61_reg_1686_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_61_reg_1686[7]_i_2__0_n_0 ,\tmp_61_reg_1686[7]_i_3_n_0 ,\tmp_61_reg_1686[7]_i_4_n_0 ,\tmp_61_reg_1686[7]_i_5_n_0 }),
        .O({\tmp_61_reg_1686_reg[7]_i_1_n_4 ,\tmp_61_reg_1686_reg[7]_i_1_n_5 ,\tmp_61_reg_1686_reg[7]_i_1_n_6 ,\tmp_61_reg_1686_reg[7]_i_1_n_7 }),
        .S({\tmp_61_reg_1686[7]_i_6_n_0 ,\tmp_61_reg_1686[7]_i_7_n_0 ,\tmp_61_reg_1686[7]_i_8_n_0 ,\tmp_61_reg_1686[7]_i_9_n_0 }));
  FDRE \tmp_73_0_not_reg_1559_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1_n_0 ),
        .D(tmp_73_0_not_fu_481_p2),
        .Q(tmp_73_0_not_reg_1559),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module sobel_filter_2_Filter2D_10
   (DOBDO,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    P,
    ram_reg,
    D,
    start_once_reg_reg,
    shiftReg_ce,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    start_once_reg_reg_0,
    grp_Filter2D_fu_56_ap_start_reg_reg,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    ap_rst_n_inv,
    ap_rst_n,
    grp_Filter2D_fu_56_ap_start_reg,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    Q,
    Sobel_1_U0_ap_start,
    start_once_reg_reg_1,
    start_for_Mat2AXIvideo_U0_full_n,
    internal_full_n_reg,
    p);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  output [0:0]P;
  output ram_reg;
  output [1:0]D;
  output start_once_reg_reg;
  output shiftReg_ce;
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output start_once_reg_reg_0;
  output grp_Filter2D_fu_56_ap_start_reg_reg;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_Filter2D_fu_56_ap_start_reg;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input [1:0]Q;
  input Sobel_1_U0_ap_start;
  input start_once_reg_reg_1;
  input start_for_Mat2AXIvideo_U0_full_n;
  input internal_full_n_reg;
  input [1:0]p;

  wire \A[0]__2_n_0 ;
  wire \A[1]__2_n_0 ;
  wire \A[2]__2_n_0 ;
  wire \A[3]__2_n_0 ;
  wire \A[4]__2_n_0 ;
  wire \A[5]__2_n_0 ;
  wire \A[6]__2_n_0 ;
  wire \A[7]__2_n_0 ;
  wire [7:0]C;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [31:31]ImagLoc_x_fu_833_p2;
  wire [0:0]P;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire Sobel_1_U0_ap_start;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11__0_n_0 ;
  wire \ap_CS_fsm[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm[2]_i_13__0_n_0 ;
  wire \ap_CS_fsm[2]_i_14__0_n_0 ;
  wire \ap_CS_fsm[2]_i_15__0_n_0 ;
  wire \ap_CS_fsm[2]_i_16__0_n_0 ;
  wire \ap_CS_fsm[2]_i_1__2_n_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_8__0_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state9;
  wire [3:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_fu_934_p2;
  wire brmerge_reg_1617;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire brmerge_reg_1617_pp0_iter1_reg0;
  wire [1:0]col_assign_3_t_reg_1646;
  wire \col_assign_3_t_reg_1646[0]_i_1__0_n_0 ;
  wire \col_assign_3_t_reg_1646[1]_i_1__0_n_0 ;
  wire [7:0]col_buf_0_val_0_0_fu_984_p3;
  wire [7:0]col_buf_0_val_1_0_fu_1002_p3;
  wire [7:0]col_buf_0_val_2_0_fu_1020_p3;
  wire exitcond388_i_fu_806_p2;
  wire exitcond388_i_reg_1599;
  wire \exitcond388_i_reg_1599[0]_i_10__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_11__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_12__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_13__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_14__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_15__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_4__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_5__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_6__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_8__0_n_0 ;
  wire \exitcond388_i_reg_1599[0]_i_9__0_n_0 ;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond388_i_reg_1599_pp0_iter2_reg;
  wire \exitcond388_i_reg_1599_reg[0]_i_2__0_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_2__0_n_3 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3__0_n_0 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3__0_n_1 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3__0_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_3__0_n_3 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7__0_n_0 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7__0_n_1 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7__0_n_2 ;
  wire \exitcond388_i_reg_1599_reg[0]_i_7__0_n_3 ;
  wire exitcond389_i_fu_465_p2;
  wire grp_Filter2D_fu_56_ap_done;
  wire grp_Filter2D_fu_56_ap_start_reg;
  wire grp_Filter2D_fu_56_ap_start_reg_reg;
  wire [31:0]i_V_fu_470_p2;
  wire [31:0]i_V_reg_1550;
  wire \i_V_reg_1550_reg[12]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[12]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[12]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[12]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[16]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[16]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[16]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[16]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[20]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[20]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[20]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[20]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[24]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[24]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[24]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[24]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[28]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[28]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[28]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[28]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[31]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[31]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[4]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[4]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[4]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[4]_i_1__0_n_3 ;
  wire \i_V_reg_1550_reg[8]_i_1__0_n_0 ;
  wire \i_V_reg_1550_reg[8]_i_1__0_n_1 ;
  wire \i_V_reg_1550_reg[8]_i_1__0_n_2 ;
  wire \i_V_reg_1550_reg[8]_i_1__0_n_3 ;
  wire icmp_fu_497_p2;
  wire \icmp_reg_1564[0]_i_10__0_n_0 ;
  wire \icmp_reg_1564[0]_i_1__0_n_0 ;
  wire \icmp_reg_1564[0]_i_3__0_n_0 ;
  wire \icmp_reg_1564[0]_i_4__0_n_0 ;
  wire \icmp_reg_1564[0]_i_5__0_n_0 ;
  wire \icmp_reg_1564[0]_i_6__0_n_0 ;
  wire \icmp_reg_1564[0]_i_7__0_n_0 ;
  wire \icmp_reg_1564[0]_i_8__0_n_0 ;
  wire \icmp_reg_1564[0]_i_9__0_n_0 ;
  wire \icmp_reg_1564_reg_n_0_[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire isneg_fu_1306_p3;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_10__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_4__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_5__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_6__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_8__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_9__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_3__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_4__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_5__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[4]_i_6__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_10__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_11__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_4__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_5__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_6__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_7__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_8__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_9__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_3__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_4__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_5__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[8]_i_6__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_11__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_12__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_13__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_14__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_15__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_16__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_17__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_18__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_20__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_21__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_22__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_23__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_26__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_27__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_28__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_29__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_32__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_33__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_34__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_35__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_36__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_37__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_38__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_39__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_40__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_41__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_44__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_45__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_46__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_47__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_48__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_49__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_50__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_51__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_52__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_53__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_54__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_55__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_56__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_57__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_58__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_59__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_6__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_7__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_8_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_9__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_5 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_6 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_7 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_7 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_4 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_5 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_6 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_n_3 ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_5_U_n_14;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_5;
  wire [9:2]k_buf_0_val_5_addr_reg_1636;
  wire [9:0]k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire or_cond_i_fu_946_p2;
  wire or_cond_i_i_reg_1608;
  wire \or_cond_i_i_reg_1608[0]_i_10__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_12__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_13__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_14__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_15__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_17__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_18__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_19__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_1__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_20__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_22__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_23__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_24__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_25__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_27__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_28__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_29__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_30__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_31__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_32__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_33__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_34__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_35__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_36__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_38__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_39__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_40__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_41__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_42__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_43__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_44__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_45__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_6__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_8__0_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_9__0_n_0 ;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_4 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_5 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_6 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_16__0_n_7 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_4 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_5 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_6 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_26__0_n_7 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_4 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_5 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_6 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_37__0_n_7 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4__0_n_6 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_4__0_n_7 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_4 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_5 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_6 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_7__0_n_7 ;
  wire or_cond_i_reg_1642;
  wire \or_cond_i_reg_1642[0]_i_2__0_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_3__0_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_4__0_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_5__0_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_6__0_n_0 ;
  wire \or_cond_i_reg_1642[0]_i_7__0_n_0 ;
  wire or_cond_i_reg_1642_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter2_reg;
  wire or_cond_i_reg_1642_pp0_iter3_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire [1:0]p;
  wire p_0_in;
  wire p_0_in7_out;
  wire p_Val2_4_0_1_reg_16710;
  wire p_Val2_4_0_1_reg_1671_reg_n_106;
  wire p_Val2_4_0_1_reg_1671_reg_n_107;
  wire p_Val2_4_0_1_reg_1671_reg_n_108;
  wire p_Val2_4_0_1_reg_1671_reg_n_109;
  wire p_Val2_4_0_1_reg_1671_reg_n_110;
  wire p_Val2_4_0_1_reg_1671_reg_n_111;
  wire p_Val2_4_0_1_reg_1671_reg_n_112;
  wire p_Val2_4_0_1_reg_1671_reg_n_113;
  wire p_Val2_4_0_1_reg_1671_reg_n_114;
  wire p_Val2_4_0_1_reg_1671_reg_n_115;
  wire p_Val2_4_0_1_reg_1671_reg_n_116;
  wire p_Val2_4_0_1_reg_1671_reg_n_117;
  wire p_Val2_4_0_1_reg_1671_reg_n_118;
  wire p_Val2_4_0_1_reg_1671_reg_n_119;
  wire p_Val2_4_0_1_reg_1671_reg_n_120;
  wire p_Val2_4_0_1_reg_1671_reg_n_121;
  wire p_Val2_4_0_1_reg_1671_reg_n_122;
  wire p_Val2_4_0_1_reg_1671_reg_n_123;
  wire p_Val2_4_0_1_reg_1671_reg_n_124;
  wire p_Val2_4_0_1_reg_1671_reg_n_125;
  wire p_Val2_4_0_1_reg_1671_reg_n_126;
  wire p_Val2_4_0_1_reg_1671_reg_n_127;
  wire p_Val2_4_0_1_reg_1671_reg_n_128;
  wire p_Val2_4_0_1_reg_1671_reg_n_129;
  wire p_Val2_4_0_1_reg_1671_reg_n_130;
  wire p_Val2_4_0_1_reg_1671_reg_n_131;
  wire p_Val2_4_0_1_reg_1671_reg_n_132;
  wire p_Val2_4_0_1_reg_1671_reg_n_133;
  wire p_Val2_4_0_1_reg_1671_reg_n_134;
  wire p_Val2_4_0_1_reg_1671_reg_n_135;
  wire p_Val2_4_0_1_reg_1671_reg_n_136;
  wire p_Val2_4_0_1_reg_1671_reg_n_137;
  wire p_Val2_4_0_1_reg_1671_reg_n_138;
  wire p_Val2_4_0_1_reg_1671_reg_n_139;
  wire p_Val2_4_0_1_reg_1671_reg_n_140;
  wire p_Val2_4_0_1_reg_1671_reg_n_141;
  wire p_Val2_4_0_1_reg_1671_reg_n_142;
  wire p_Val2_4_0_1_reg_1671_reg_n_143;
  wire p_Val2_4_0_1_reg_1671_reg_n_144;
  wire p_Val2_4_0_1_reg_1671_reg_n_145;
  wire p_Val2_4_0_1_reg_1671_reg_n_146;
  wire p_Val2_4_0_1_reg_1671_reg_n_147;
  wire p_Val2_4_0_1_reg_1671_reg_n_148;
  wire p_Val2_4_0_1_reg_1671_reg_n_149;
  wire p_Val2_4_0_1_reg_1671_reg_n_150;
  wire p_Val2_4_0_1_reg_1671_reg_n_151;
  wire p_Val2_4_0_1_reg_1671_reg_n_152;
  wire p_Val2_4_0_1_reg_1671_reg_n_153;
  wire [11:0]p_Val2_4_1_1_reg_1676;
  wire p_Val2_4_1_1_reg_16760;
  wire p_Val2_s_reg_17060;
  wire \p_Val2_s_reg_1706[3]_i_11_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_12_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_13_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_14_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_2__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_3__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_4__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_5__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_6__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_7__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_8__0_n_0 ;
  wire \p_Val2_s_reg_1706[3]_i_9__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_12_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_13_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_14_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_15_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_17__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_18__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_19__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_20__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_21__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_22__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_23__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_25__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_26__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_27__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_28__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_29__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_30__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_31__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_32__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_33__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_34__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_35__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_36__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_37__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_38__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_39__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_3__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_4__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_5__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_6__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_7__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_8__0_n_0 ;
  wire \p_Val2_s_reg_1706[7]_i_9__0_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_1 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_2 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_3 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_4 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_5 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_6 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_10_n_7 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_0 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_1 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_2 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_3 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_4 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_5 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_6 ;
  wire \p_Val2_s_reg_1706_reg[3]_i_1__0_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_4 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_10_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16__0_n_0 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16__0_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16__0_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_16__0_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24__0_n_0 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24__0_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24__0_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_24__0_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_1 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_2 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_3 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_4 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_5 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_6 ;
  wire \p_Val2_s_reg_1706_reg[7]_i_2__0_n_7 ;
  wire [31:0]p_assign_1_fu_872_p2;
  wire [9:0]p_assign_2_fu_891_p2;
  wire [31:31]p_assign_6_2_fu_648_p2;
  wire [30:1]p_assign_6_2_fu_648_p2__0;
  wire [31:1]p_assign_7_2_fu_687_p2;
  wire [31:0]p_assign_7_fu_563_p2;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_1_fu_186;
  wire right_border_buf_0_1_fu_1860;
  wire [7:0]right_border_buf_0_2_fu_190;
  wire [7:0]right_border_buf_0_3_fu_194;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]right_border_buf_0_4_fu_198;
  wire [7:0]right_border_buf_0_5_fu_202;
  wire [7:0]right_border_buf_0_s_fu_182;
  wire [1:0]row_assign_10_0_t_fu_737_p22_out;
  wire [1:0]row_assign_10_0_t_reg_1584;
  wire \row_assign_10_0_t_reg_1584[0]_i_3__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_4__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_5__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[0]_i_6__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_100__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_101__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_102__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_103__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_104__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_105__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_106__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_107__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_108__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_109__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_110__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_111__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_112__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_113__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_114__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_115__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_116__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_117__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_118__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_119__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_11__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_12__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_13__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_14__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_15__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_16__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_17__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_19__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_20__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_21__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_23__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_24__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_25__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_26__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_28__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_29__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_2__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_30__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_31__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_33__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_34__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_35__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_36__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_39__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_40__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_41__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_42__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_44__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_45__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_46__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_47__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_49__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_50__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_51__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_52__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_55__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_56__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_57__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_58__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_59__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_60__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_61__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_62__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_63__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_64__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_65__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_68__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_69__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_70__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_71__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_72__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_73__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_74__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_75__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_76__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_77__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_78__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_81__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_82__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_83__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_84__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_85__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_86__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_87__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_88__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_8__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_90__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_91__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_92__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_93__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_94__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_95__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_96__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_97__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_9__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_3__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_6__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_6__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_3 ;
  wire [1:1]row_assign_10_2_t_fu_801_p20_out;
  wire [1:0]row_assign_10_2_t_reg_1594;
  wire \row_assign_10_2_t_reg_1594[1]_i_100__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_101__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_102__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_103_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_104__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_105__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_106__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_107__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_108__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_109__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_10__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_111__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_112__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_113__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_114__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_115__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_116__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_117__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_118__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_119__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_11_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_120__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_121__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_122__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_15__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_16__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_17__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_18__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_20__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_21__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_22_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_23__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_24__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_25__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_26__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_27_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_29__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_30__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_31__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_33__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_34__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_35__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_36__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_38_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_39_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_40__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_41__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_43__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_44_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_45__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_46__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_49_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_4_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_50__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_51__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_52__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_53__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_54_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_55_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_58__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_59__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_60__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_61__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_63_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_64__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_65__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_66__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_69__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_6_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_70__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_71__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_72__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_73__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_74__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_75_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_78__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_79__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_7_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_80__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_81__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_82__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_83_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_84_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_85__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_86__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_87__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_88__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_89__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_90__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_91__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_92__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_95__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_96__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_97_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_98_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_99__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_9__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_110_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_110_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_110_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_110_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_12_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_12_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_12_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_12_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_13_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_13_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_19_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_19_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_19_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_19_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_28_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_28_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_28_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_28_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_2_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_3__0_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_3__0_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_42_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_42_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_42_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_42_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_47_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_47_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_48_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_48_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_48_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_48_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_56_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_56_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_56_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_56_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_57_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_57_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_57_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_57_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_62_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_62_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_62_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_62_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_67_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_67_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_67_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_67_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_68_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_68_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_68_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_68_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_76_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_76_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_76_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_76_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_77_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_77_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_77_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_77_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_8_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_8_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_8_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_8_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_93_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_93_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_93_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_93_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_94_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_94_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_94_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_94_n_3 ;
  wire shiftReg_ce;
  wire sobel_filter_mac_g8j_U22_n_1;
  wire sobel_filter_mac_g8j_U22_n_10;
  wire sobel_filter_mac_g8j_U22_n_2;
  wire sobel_filter_mac_g8j_U22_n_3;
  wire sobel_filter_mac_g8j_U22_n_4;
  wire sobel_filter_mac_g8j_U22_n_5;
  wire sobel_filter_mac_g8j_U22_n_6;
  wire sobel_filter_mac_g8j_U22_n_7;
  wire sobel_filter_mac_g8j_U22_n_8;
  wire sobel_filter_mac_g8j_U22_n_9;
  wire src_kernel_win_0_va_1_fu_1620;
  wire [7:0]src_kernel_win_0_va_4_fu_174;
  wire \src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ;
  wire [7:0]src_kernel_win_0_va_6_reg_1653;
  wire [7:0]src_kernel_win_0_va_8_fu_1110_p3;
  wire [7:0]src_kernel_win_0_va_fu_158;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_V_2_reg_3340;
  wire \t_V_2_reg_334[0]_i_1__0_n_0 ;
  wire \t_V_2_reg_334[0]_i_4__0_n_0 ;
  wire [31:1]t_V_2_reg_334_reg;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_0 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_1 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_2 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_3 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_4 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_5 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_6 ;
  wire \t_V_2_reg_334_reg[0]_i_3__0_n_7 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[12]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[16]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[20]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[24]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[28]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[4]_i_1__0_n_7 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_0 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_1 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_2 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_3 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_4 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_5 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_6 ;
  wire \t_V_2_reg_334_reg[8]_i_1__0_n_7 ;
  wire [0:0]t_V_2_reg_334_reg__0;
  wire t_V_reg_323;
  wire \t_V_reg_323_reg_n_0_[0] ;
  wire \t_V_reg_323_reg_n_0_[10] ;
  wire \t_V_reg_323_reg_n_0_[11] ;
  wire \t_V_reg_323_reg_n_0_[12] ;
  wire \t_V_reg_323_reg_n_0_[13] ;
  wire \t_V_reg_323_reg_n_0_[14] ;
  wire \t_V_reg_323_reg_n_0_[15] ;
  wire \t_V_reg_323_reg_n_0_[16] ;
  wire \t_V_reg_323_reg_n_0_[17] ;
  wire \t_V_reg_323_reg_n_0_[18] ;
  wire \t_V_reg_323_reg_n_0_[19] ;
  wire \t_V_reg_323_reg_n_0_[1] ;
  wire \t_V_reg_323_reg_n_0_[20] ;
  wire \t_V_reg_323_reg_n_0_[21] ;
  wire \t_V_reg_323_reg_n_0_[22] ;
  wire \t_V_reg_323_reg_n_0_[23] ;
  wire \t_V_reg_323_reg_n_0_[24] ;
  wire \t_V_reg_323_reg_n_0_[25] ;
  wire \t_V_reg_323_reg_n_0_[26] ;
  wire \t_V_reg_323_reg_n_0_[27] ;
  wire \t_V_reg_323_reg_n_0_[28] ;
  wire \t_V_reg_323_reg_n_0_[29] ;
  wire \t_V_reg_323_reg_n_0_[2] ;
  wire \t_V_reg_323_reg_n_0_[30] ;
  wire \t_V_reg_323_reg_n_0_[31] ;
  wire \t_V_reg_323_reg_n_0_[3] ;
  wire \t_V_reg_323_reg_n_0_[4] ;
  wire \t_V_reg_323_reg_n_0_[5] ;
  wire \t_V_reg_323_reg_n_0_[6] ;
  wire \t_V_reg_323_reg_n_0_[7] ;
  wire \t_V_reg_323_reg_n_0_[8] ;
  wire \t_V_reg_323_reg_n_0_[9] ;
  wire [10:0]tmp26_fu_1252_p2;
  wire [10:0]tmp26_reg_1691;
  wire \tmp26_reg_1691[10]_i_10_n_0 ;
  wire \tmp26_reg_1691[10]_i_11_n_0 ;
  wire \tmp26_reg_1691[10]_i_4_n_0 ;
  wire \tmp26_reg_1691[10]_i_5_n_0 ;
  wire \tmp26_reg_1691[10]_i_8_n_0 ;
  wire \tmp26_reg_1691[10]_i_9_n_0 ;
  wire \tmp26_reg_1691[3]_i_2__0_n_0 ;
  wire \tmp26_reg_1691[3]_i_3__0_n_0 ;
  wire \tmp26_reg_1691[3]_i_4__0_n_0 ;
  wire \tmp26_reg_1691[3]_i_6_n_0 ;
  wire \tmp26_reg_1691[3]_i_7_n_0 ;
  wire \tmp26_reg_1691[3]_i_8_n_0 ;
  wire \tmp26_reg_1691[3]_i_9_n_0 ;
  wire \tmp26_reg_1691[7]_i_3__0_n_0 ;
  wire \tmp26_reg_1691[7]_i_4__0_n_0 ;
  wire \tmp26_reg_1691[7]_i_5__0_n_0 ;
  wire \tmp26_reg_1691[7]_i_6_n_0 ;
  wire \tmp26_reg_1691_reg[10]_i_1__0_n_2 ;
  wire \tmp26_reg_1691_reg[10]_i_1__0_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_2__0_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_2__0_n_6 ;
  wire \tmp26_reg_1691_reg[10]_i_2__0_n_7 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_0 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_1 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_2 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_4 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_5 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_6 ;
  wire \tmp26_reg_1691_reg[10]_i_3__0_n_7 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_0 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_1 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_2 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_3 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_4 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_5 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_6 ;
  wire \tmp26_reg_1691_reg[10]_i_6_n_7 ;
  wire \tmp26_reg_1691_reg[10]_i_7_n_3 ;
  wire \tmp26_reg_1691_reg[3]_i_1__0_n_0 ;
  wire \tmp26_reg_1691_reg[3]_i_1__0_n_1 ;
  wire \tmp26_reg_1691_reg[3]_i_1__0_n_2 ;
  wire \tmp26_reg_1691_reg[3]_i_1__0_n_3 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_0 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_1 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_2 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_3 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_4 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_5 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_6 ;
  wire \tmp26_reg_1691_reg[3]_i_5_n_7 ;
  wire \tmp26_reg_1691_reg[7]_i_1__0_n_0 ;
  wire \tmp26_reg_1691_reg[7]_i_1__0_n_1 ;
  wire \tmp26_reg_1691_reg[7]_i_1__0_n_2 ;
  wire \tmp26_reg_1691_reg[7]_i_1__0_n_3 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_0 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_1 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_2 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_3 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_4 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_5 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_6 ;
  wire \tmp26_reg_1691_reg[7]_i_2_n_7 ;
  wire [7:0]tmp30_fu_1264_p2;
  wire [7:0]tmp30_reg_1701;
  wire \tmp30_reg_1701[3]_i_2_n_0 ;
  wire \tmp30_reg_1701[3]_i_3_n_0 ;
  wire \tmp30_reg_1701[3]_i_4_n_0 ;
  wire \tmp30_reg_1701[7]_i_2_n_0 ;
  wire \tmp30_reg_1701[7]_i_3_n_0 ;
  wire \tmp30_reg_1701[7]_i_4_n_0 ;
  wire \tmp30_reg_1701[7]_i_5_n_0 ;
  wire \tmp30_reg_1701_reg[3]_i_1_n_0 ;
  wire \tmp30_reg_1701_reg[3]_i_1_n_1 ;
  wire \tmp30_reg_1701_reg[3]_i_1_n_2 ;
  wire \tmp30_reg_1701_reg[3]_i_1_n_3 ;
  wire \tmp30_reg_1701_reg[7]_i_1_n_1 ;
  wire \tmp30_reg_1701_reg[7]_i_1_n_2 ;
  wire \tmp30_reg_1701_reg[7]_i_1_n_3 ;
  wire \tmp_117_1_reg_1573[0]_i_1__0_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_2__0_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_3__0_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_4__0_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_5__0_n_0 ;
  wire \tmp_117_1_reg_1573[0]_i_6__0_n_0 ;
  wire \tmp_117_1_reg_1573_reg_n_0_[0] ;
  wire tmp_11_fu_886_p2;
  wire tmp_143_2_fu_668_p2;
  wire \tmp_16_reg_1569[0]_i_1__0_n_0 ;
  wire \tmp_16_reg_1569[0]_i_2__0_n_0 ;
  wire \tmp_16_reg_1569_reg_n_0_[0] ;
  wire tmp_17_fu_515_p2;
  wire tmp_17_reg_1577;
  wire \tmp_17_reg_1577[0]_i_10__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_12__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_13__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_14__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_15__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_16__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_17__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_18__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_19__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_21__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_22__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_23__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_24__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_25__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_26__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_27__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_28__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_29__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_30__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_31__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_32__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_33__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_34__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_3__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_4__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_5__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_6__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_7__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_8__0_n_0 ;
  wire \tmp_17_reg_1577[0]_i_9__0_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_11__0_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_11__0_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_11__0_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_11__0_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_1__0_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_1__0_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_1__0_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_20__0_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_20__0_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_20__0_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_20__0_n_3 ;
  wire \tmp_17_reg_1577_reg[0]_i_2__0_n_0 ;
  wire \tmp_17_reg_1577_reg[0]_i_2__0_n_1 ;
  wire \tmp_17_reg_1577_reg[0]_i_2__0_n_2 ;
  wire \tmp_17_reg_1577_reg[0]_i_2__0_n_3 ;
  wire tmp_21_fu_544_p2;
  wire [9:0]tmp_53_fu_930_p1;
  wire [1:0]tmp_53_reg_1612;
  wire tmp_5_fu_476_p2;
  wire tmp_5_reg_1555;
  wire \tmp_5_reg_1555[0]_i_11__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_12__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_13__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_14__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_15__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_16__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_17__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_18__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_19__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_20__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_21__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_3__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_4__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_6__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_7__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_8__0_n_0 ;
  wire \tmp_5_reg_1555[0]_i_9__0_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_10__0_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_10__0_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_10__0_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_10__0_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_1__0_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_2__0_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_2__0_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_2__0_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_2__0_n_3 ;
  wire \tmp_5_reg_1555_reg[0]_i_5__0_n_0 ;
  wire \tmp_5_reg_1555_reg[0]_i_5__0_n_1 ;
  wire \tmp_5_reg_1555_reg[0]_i_5__0_n_2 ;
  wire \tmp_5_reg_1555_reg[0]_i_5__0_n_3 ;
  wire [7:0]tmp_61_reg_1686;
  wire \tmp_61_reg_1686[5]_i_2_n_0 ;
  wire \tmp_61_reg_1686[5]_i_3_n_0 ;
  wire \tmp_61_reg_1686[5]_i_4_n_0 ;
  wire \tmp_61_reg_1686[7]_i_2_n_0 ;
  wire \tmp_61_reg_1686[7]_i_3__0_n_0 ;
  wire \tmp_61_reg_1686[7]_i_4__0_n_0 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_0 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_1 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_2 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_3 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_4 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_5 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_6 ;
  wire \tmp_61_reg_1686_reg[5]_i_1_n_7 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_1 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_2 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_3 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_4 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_5 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_6 ;
  wire \tmp_61_reg_1686_reg[7]_i_1__0_n_7 ;
  wire tmp_73_0_not_fu_481_p2;
  wire tmp_73_0_not_reg_1559;
  wire tmp_9_fu_853_p2;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_8__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond388_i_reg_1599_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond388_i_reg_1599_reg[0]_i_7__0_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_1550_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1550_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_O_UNCONNECTED ;
  wire [3:3]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_O_UNCONNECTED ;
  wire [3:1]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_21__0_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond_i_i_reg_1608_reg[0]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_reg_1608_reg[0]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_1608_reg[0]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_5__0_O_UNCONNECTED ;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_4_0_1_reg_1671_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_4_0_1_reg_1671_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_4_0_1_reg_1671_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_4_0_1_reg_1671_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_4_0_1_reg_1671_reg_P_UNCONNECTED;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_11__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1706_reg[7]_i_16__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_s_reg_1706_reg[7]_i_24__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1706_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_18__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_32__0_O_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_37__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_38__0_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_48__0_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4__0_O_UNCONNECTED ;
  wire [2:1]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_5__0_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_7__0_O_UNCONNECTED ;
  wire [2:1]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_14__0_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_32__0_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_42_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_47_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_62_O_UNCONNECTED ;
  wire [2:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_77_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_2_reg_334_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp26_reg_1691_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp26_reg_1691_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp26_reg_1691_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp26_reg_1691_reg[10]_i_2__0_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp26_reg_1691_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp26_reg_1691_reg[10]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp30_reg_1701_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_1577_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_10__0_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_5_reg_1555_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1555_reg[0]_i_5__0_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_61_reg_1686_reg[7]_i_1__0_CO_UNCONNECTED ;

  FDRE \A[0]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[0]),
        .Q(\A[0]__2_n_0 ),
        .R(1'b0));
  FDRE \A[1]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[1]),
        .Q(\A[1]__2_n_0 ),
        .R(1'b0));
  FDRE \A[2]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[2]),
        .Q(\A[2]__2_n_0 ),
        .R(1'b0));
  FDRE \A[3]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[3]),
        .Q(\A[3]__2_n_0 ),
        .R(1'b0));
  FDRE \A[4]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[4]),
        .Q(\A[4]__2_n_0 ),
        .R(1'b0));
  FDRE \A[5]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[5]),
        .Q(\A[5]__2_n_0 ),
        .R(1'b0));
  FDRE \A[6]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[6]),
        .Q(\A[6]__2_n_0 ),
        .R(1'b0));
  FDRE \A[7]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_fu_158[7]),
        .Q(\A[7]__2_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \A[7]__2_i_1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_reg_1599_pp0_iter2_reg),
        .O(src_kernel_win_0_va_1_fu_1620));
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(img_2_data_stream_0_full_n),
        .I1(or_cond_i_reg_1642_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(Q[1]),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_Filter2D_fu_56_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_56_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h1F001FFF)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg_reg_1),
        .I2(Sobel_1_U0_ap_start),
        .I3(Q[0]),
        .I4(start_once_reg_reg),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state9),
        .I1(grp_Filter2D_fu_56_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hE2E2E222)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(start_once_reg_reg),
        .I1(Q[0]),
        .I2(Sobel_1_U0_ap_start),
        .I3(start_once_reg_reg_1),
        .I4(start_for_Mat2AXIvideo_U0_full_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h55F7F7F7)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Filter2D_fu_56_ap_start_reg),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .O(start_once_reg_reg));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .I2(\t_V_reg_323_reg_n_0_[18] ),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .I2(\t_V_reg_323_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .I1(\t_V_reg_323_reg_n_0_[11] ),
        .I2(\t_V_reg_323_reg_n_0_[10] ),
        .O(\ap_CS_fsm[2]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .I1(\t_V_reg_323_reg_n_0_[7] ),
        .I2(\t_V_reg_323_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .I1(\t_V_reg_323_reg_n_0_[5] ),
        .I2(\t_V_reg_323_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hE0E0FFE0)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .O(\ap_CS_fsm[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter5_reg_n_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .I2(\t_V_reg_323_reg_n_0_[27] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .I2(\t_V_reg_323_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .I1(\t_V_reg_323_reg_n_0_[23] ),
        .I2(\t_V_reg_323_reg_n_0_[22] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040004)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(k_buf_0_val_5_U_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_56_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__2_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_3__0_CO_UNCONNECTED [3],exitcond389_i_fu_465_p2,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_5__0_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4__0 
       (.CI(\ap_CS_fsm_reg[2]_i_8__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4__0_n_0 ,\ap_CS_fsm_reg[2]_i_4__0_n_1 ,\ap_CS_fsm_reg[2]_i_4__0_n_2 ,\ap_CS_fsm_reg[2]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11__0_n_0 ,\ap_CS_fsm[2]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_8__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_8__0_n_0 ,\ap_CS_fsm_reg[2]_i_8__0_n_1 ,\ap_CS_fsm_reg[2]_i_8__0_n_2 ,\ap_CS_fsm_reg[2]_i_8__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_13__0_n_0 ,\ap_CS_fsm[2]_i_14__0_n_0 ,\ap_CS_fsm[2]_i_15__0_n_0 ,\ap_CS_fsm[2]_i_16__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D0DDD000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(exitcond388_i_fu_806_p2),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(k_buf_0_val_5_U_n_2),
        .O(ap_block_pp0_stage0_subdone0_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0FFB00000000000)) 
    ap_enable_reg_pp0_iter5_i_1__0
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1617[0]_i_1__0 
       (.I0(tmp_9_fu_853_p2),
        .I1(tmp_73_0_not_reg_1559),
        .O(brmerge_fu_934_p2));
  FDRE \brmerge_reg_1617_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(brmerge_reg_1617),
        .Q(brmerge_reg_1617_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(brmerge_fu_934_p2),
        .Q(brmerge_reg_1617),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \col_assign_3_t_reg_1646[0]_i_1__0 
       (.I0(tmp_53_reg_1612[0]),
        .I1(exitcond388_i_reg_1599),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(col_assign_3_t_reg_1646[0]),
        .O(\col_assign_3_t_reg_1646[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \col_assign_3_t_reg_1646[1]_i_1__0 
       (.I0(tmp_53_reg_1612[1]),
        .I1(exitcond388_i_reg_1599),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(k_buf_0_val_5_U_n_2),
        .I4(col_assign_3_t_reg_1646[1]),
        .O(\col_assign_3_t_reg_1646[1]_i_1__0_n_0 ));
  FDRE \col_assign_3_t_reg_1646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_3_t_reg_1646[0]_i_1__0_n_0 ),
        .Q(col_assign_3_t_reg_1646[0]),
        .R(1'b0));
  FDRE \col_assign_3_t_reg_1646_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_assign_3_t_reg_1646[1]_i_1__0_n_0 ),
        .Q(col_assign_3_t_reg_1646[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_10__0 
       (.I0(t_V_2_reg_334_reg[17]),
        .I1(t_V_2_reg_334_reg[15]),
        .I2(t_V_2_reg_334_reg[16]),
        .O(\exitcond388_i_reg_1599[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_11__0 
       (.I0(t_V_2_reg_334_reg[12]),
        .I1(t_V_2_reg_334_reg[13]),
        .I2(t_V_2_reg_334_reg[14]),
        .O(\exitcond388_i_reg_1599[0]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \exitcond388_i_reg_1599[0]_i_12__0 
       (.I0(t_V_2_reg_334_reg[9]),
        .I1(t_V_2_reg_334_reg[10]),
        .I2(t_V_2_reg_334_reg[11]),
        .O(\exitcond388_i_reg_1599[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \exitcond388_i_reg_1599[0]_i_13__0 
       (.I0(t_V_2_reg_334_reg[6]),
        .I1(t_V_2_reg_334_reg[7]),
        .I2(t_V_2_reg_334_reg[8]),
        .O(\exitcond388_i_reg_1599[0]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_14__0 
       (.I0(t_V_2_reg_334_reg[4]),
        .I1(t_V_2_reg_334_reg[3]),
        .I2(t_V_2_reg_334_reg[5]),
        .O(\exitcond388_i_reg_1599[0]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \exitcond388_i_reg_1599[0]_i_15__0 
       (.I0(t_V_2_reg_334_reg__0),
        .I1(t_V_2_reg_334_reg[1]),
        .I2(t_V_2_reg_334_reg[2]),
        .O(\exitcond388_i_reg_1599[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond388_i_reg_1599[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_5_U_n_2),
        .O(brmerge_reg_1617_pp0_iter1_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond388_i_reg_1599[0]_i_4__0 
       (.I0(t_V_2_reg_334_reg[31]),
        .I1(t_V_2_reg_334_reg[30]),
        .O(\exitcond388_i_reg_1599[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_5__0 
       (.I0(t_V_2_reg_334_reg[27]),
        .I1(t_V_2_reg_334_reg[28]),
        .I2(t_V_2_reg_334_reg[29]),
        .O(\exitcond388_i_reg_1599[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_6__0 
       (.I0(t_V_2_reg_334_reg[24]),
        .I1(t_V_2_reg_334_reg[25]),
        .I2(t_V_2_reg_334_reg[26]),
        .O(\exitcond388_i_reg_1599[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_8__0 
       (.I0(t_V_2_reg_334_reg[21]),
        .I1(t_V_2_reg_334_reg[22]),
        .I2(t_V_2_reg_334_reg[23]),
        .O(\exitcond388_i_reg_1599[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \exitcond388_i_reg_1599[0]_i_9__0 
       (.I0(t_V_2_reg_334_reg[18]),
        .I1(t_V_2_reg_334_reg[19]),
        .I2(t_V_2_reg_334_reg[20]),
        .O(\exitcond388_i_reg_1599[0]_i_9__0_n_0 ));
  FDRE \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(exitcond388_i_reg_1599),
        .Q(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond388_i_reg_1599_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1599_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(exitcond388_i_fu_806_p2),
        .Q(exitcond388_i_reg_1599),
        .R(1'b0));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_2__0 
       (.CI(\exitcond388_i_reg_1599_reg[0]_i_3__0_n_0 ),
        .CO({\NLW_exitcond388_i_reg_1599_reg[0]_i_2__0_CO_UNCONNECTED [3],exitcond388_i_fu_806_p2,\exitcond388_i_reg_1599_reg[0]_i_2__0_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond388_i_reg_1599[0]_i_4__0_n_0 ,\exitcond388_i_reg_1599[0]_i_5__0_n_0 ,\exitcond388_i_reg_1599[0]_i_6__0_n_0 }));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_3__0 
       (.CI(\exitcond388_i_reg_1599_reg[0]_i_7__0_n_0 ),
        .CO({\exitcond388_i_reg_1599_reg[0]_i_3__0_n_0 ,\exitcond388_i_reg_1599_reg[0]_i_3__0_n_1 ,\exitcond388_i_reg_1599_reg[0]_i_3__0_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_reg_1599[0]_i_8__0_n_0 ,\exitcond388_i_reg_1599[0]_i_9__0_n_0 ,\exitcond388_i_reg_1599[0]_i_10__0_n_0 ,\exitcond388_i_reg_1599[0]_i_11__0_n_0 }));
  CARRY4 \exitcond388_i_reg_1599_reg[0]_i_7__0 
       (.CI(1'b0),
        .CO({\exitcond388_i_reg_1599_reg[0]_i_7__0_n_0 ,\exitcond388_i_reg_1599_reg[0]_i_7__0_n_1 ,\exitcond388_i_reg_1599_reg[0]_i_7__0_n_2 ,\exitcond388_i_reg_1599_reg[0]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond388_i_reg_1599_reg[0]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\exitcond388_i_reg_1599[0]_i_12__0_n_0 ,\exitcond388_i_reg_1599[0]_i_13__0_n_0 ,\exitcond388_i_reg_1599[0]_i_14__0_n_0 ,\exitcond388_i_reg_1599[0]_i_15__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_Filter2D_fu_56_ap_start_reg_i_1
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(internal_full_n_reg),
        .I3(Q[0]),
        .I4(grp_Filter2D_fu_56_ap_start_reg),
        .O(grp_Filter2D_fu_56_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1550[0]_i_1__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .O(i_V_fu_470_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1550[1]_i_1__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .O(i_V_fu_470_p2[1]));
  FDRE \i_V_reg_1550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[0]),
        .Q(i_V_reg_1550[0]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[10]),
        .Q(i_V_reg_1550[10]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[11]),
        .Q(i_V_reg_1550[11]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[12]),
        .Q(i_V_reg_1550[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[12]_i_1__0 
       (.CI(\i_V_reg_1550_reg[8]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[12]_i_1__0_n_0 ,\i_V_reg_1550_reg[12]_i_1__0_n_1 ,\i_V_reg_1550_reg[12]_i_1__0_n_2 ,\i_V_reg_1550_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[12:9]),
        .S({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }));
  FDRE \i_V_reg_1550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[13]),
        .Q(i_V_reg_1550[13]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[14]),
        .Q(i_V_reg_1550[14]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[15]),
        .Q(i_V_reg_1550[15]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[16]),
        .Q(i_V_reg_1550[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[16]_i_1__0 
       (.CI(\i_V_reg_1550_reg[12]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[16]_i_1__0_n_0 ,\i_V_reg_1550_reg[16]_i_1__0_n_1 ,\i_V_reg_1550_reg[16]_i_1__0_n_2 ,\i_V_reg_1550_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[16:13]),
        .S({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }));
  FDRE \i_V_reg_1550_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[17]),
        .Q(i_V_reg_1550[17]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[18]),
        .Q(i_V_reg_1550[18]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[19]),
        .Q(i_V_reg_1550[19]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[1]),
        .Q(i_V_reg_1550[1]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[20]),
        .Q(i_V_reg_1550[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[20]_i_1__0 
       (.CI(\i_V_reg_1550_reg[16]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[20]_i_1__0_n_0 ,\i_V_reg_1550_reg[20]_i_1__0_n_1 ,\i_V_reg_1550_reg[20]_i_1__0_n_2 ,\i_V_reg_1550_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[20:17]),
        .S({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }));
  FDRE \i_V_reg_1550_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[21]),
        .Q(i_V_reg_1550[21]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[22]),
        .Q(i_V_reg_1550[22]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[23]),
        .Q(i_V_reg_1550[23]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[24]),
        .Q(i_V_reg_1550[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[24]_i_1__0 
       (.CI(\i_V_reg_1550_reg[20]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[24]_i_1__0_n_0 ,\i_V_reg_1550_reg[24]_i_1__0_n_1 ,\i_V_reg_1550_reg[24]_i_1__0_n_2 ,\i_V_reg_1550_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[24:21]),
        .S({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }));
  FDRE \i_V_reg_1550_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[25]),
        .Q(i_V_reg_1550[25]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[26]),
        .Q(i_V_reg_1550[26]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[27]),
        .Q(i_V_reg_1550[27]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[28]),
        .Q(i_V_reg_1550[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[28]_i_1__0 
       (.CI(\i_V_reg_1550_reg[24]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[28]_i_1__0_n_0 ,\i_V_reg_1550_reg[28]_i_1__0_n_1 ,\i_V_reg_1550_reg[28]_i_1__0_n_2 ,\i_V_reg_1550_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[28:25]),
        .S({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }));
  FDRE \i_V_reg_1550_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[29]),
        .Q(i_V_reg_1550[29]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[2]),
        .Q(i_V_reg_1550[2]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[30]),
        .Q(i_V_reg_1550[30]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[31]),
        .Q(i_V_reg_1550[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[31]_i_1__0 
       (.CI(\i_V_reg_1550_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_i_V_reg_1550_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\i_V_reg_1550_reg[31]_i_1__0_n_2 ,\i_V_reg_1550_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_1550_reg[31]_i_1__0_O_UNCONNECTED [3],i_V_fu_470_p2[31:29]}),
        .S({1'b0,\t_V_reg_323_reg_n_0_[31] ,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }));
  FDRE \i_V_reg_1550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[3]),
        .Q(i_V_reg_1550[3]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[4]),
        .Q(i_V_reg_1550[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_V_reg_1550_reg[4]_i_1__0_n_0 ,\i_V_reg_1550_reg[4]_i_1__0_n_1 ,\i_V_reg_1550_reg[4]_i_1__0_n_2 ,\i_V_reg_1550_reg[4]_i_1__0_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_470_p2[4:2],p_assign_6_2_fu_648_p2__0[1]}),
        .S({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,\t_V_reg_323_reg_n_0_[1] }));
  FDRE \i_V_reg_1550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[5]),
        .Q(i_V_reg_1550[5]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[6]),
        .Q(i_V_reg_1550[6]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[7]),
        .Q(i_V_reg_1550[7]),
        .R(1'b0));
  FDRE \i_V_reg_1550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[8]),
        .Q(i_V_reg_1550[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1550_reg[8]_i_1__0 
       (.CI(\i_V_reg_1550_reg[4]_i_1__0_n_0 ),
        .CO({\i_V_reg_1550_reg[8]_i_1__0_n_0 ,\i_V_reg_1550_reg[8]_i_1__0_n_1 ,\i_V_reg_1550_reg[8]_i_1__0_n_2 ,\i_V_reg_1550_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_470_p2[8:5]),
        .S({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }));
  FDRE \i_V_reg_1550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_470_p2[9]),
        .Q(i_V_reg_1550[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1564[0]_i_10__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .I2(\t_V_reg_323_reg_n_0_[20] ),
        .I3(\t_V_reg_323_reg_n_0_[22] ),
        .I4(\t_V_reg_323_reg_n_0_[23] ),
        .I5(\t_V_reg_323_reg_n_0_[21] ),
        .O(\icmp_reg_1564[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1564[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_465_p2),
        .O(\icmp_reg_1564[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1564[0]_i_2__0 
       (.I0(\icmp_reg_1564[0]_i_3__0_n_0 ),
        .I1(\icmp_reg_1564[0]_i_4__0_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[14] ),
        .I3(\icmp_reg_1564[0]_i_5__0_n_0 ),
        .I4(\icmp_reg_1564[0]_i_6__0_n_0 ),
        .I5(\icmp_reg_1564[0]_i_7__0_n_0 ),
        .O(icmp_fu_497_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1564[0]_i_3__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .I2(\t_V_reg_323_reg_n_0_[9] ),
        .I3(\t_V_reg_323_reg_n_0_[8] ),
        .O(\icmp_reg_1564[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_1564[0]_i_4__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .O(\icmp_reg_1564[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_reg_1564[0]_i_5__0 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .I2(\t_V_reg_323_reg_n_0_[24] ),
        .O(\icmp_reg_1564[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1564[0]_i_6__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .I2(\t_V_reg_323_reg_n_0_[4] ),
        .I3(\t_V_reg_323_reg_n_0_[7] ),
        .O(\icmp_reg_1564[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_reg_1564[0]_i_7__0 
       (.I0(\icmp_reg_1564[0]_i_8__0_n_0 ),
        .I1(\icmp_reg_1564[0]_i_9__0_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .I3(\tmp_117_1_reg_1573[0]_i_5__0_n_0 ),
        .I4(\t_V_reg_323_reg_n_0_[1] ),
        .I5(\icmp_reg_1564[0]_i_10__0_n_0 ),
        .O(\icmp_reg_1564[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1564[0]_i_8__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .I2(\t_V_reg_323_reg_n_0_[27] ),
        .I3(\t_V_reg_323_reg_n_0_[31] ),
        .I4(\t_V_reg_323_reg_n_0_[30] ),
        .O(\icmp_reg_1564[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_reg_1564[0]_i_9__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\icmp_reg_1564[0]_i_9__0_n_0 ));
  FDRE \icmp_reg_1564_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(icmp_fu_497_p2),
        .Q(\icmp_reg_1564_reg_n_0_[0] ),
        .R(1'b0));
  sobel_filter_2_Filter2D_k_buf_0_bkb_11 k_buf_0_val_3_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D(src_kernel_win_0_va_8_fu_1110_p3[7]),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg(col_buf_0_val_1_0_fu_1002_p3[7]),
        .ram_reg_0(k_buf_0_val_5_U_n_14),
        .\right_border_buf_0_1_fu_186_reg[7] (right_border_buf_0_1_fu_186),
        .\right_border_buf_0_s_fu_182_reg[7] (col_buf_0_val_0_0_fu_984_p3),
        .\right_border_buf_0_s_fu_182_reg[7]_0 (right_border_buf_0_s_fu_182),
        .\row_assign_10_2_t_reg_1594_reg[1] (row_assign_10_2_t_reg_1594),
        .tmp_17_reg_1577(tmp_17_reg_1577));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[2]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[2]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_6 ),
        .I5(p_assign_2_fu_891_p2[2]),
        .O(tmp_53_fu_930_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_10__0 
       (.I0(p_assign_1_fu_872_p2[1]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_7 ),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[3]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_5 ),
        .I5(p_assign_2_fu_891_p2[3]),
        .O(tmp_53_fu_930_p1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_4__0 
       (.I0(t_V_2_reg_334_reg[1]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_5__0 
       (.I0(t_V_2_reg_334_reg[3]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_6__0 
       (.I0(t_V_2_reg_334_reg[2]),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_7__0 
       (.I0(t_V_2_reg_334_reg__0),
        .O(p_assign_1_fu_872_p2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_8__0 
       (.I0(p_assign_1_fu_872_p2[3]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_5 ),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_9__0 
       (.I0(p_assign_1_fu_872_p2[2]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[4]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_4 ),
        .I5(p_assign_2_fu_891_p2[4]),
        .O(tmp_53_fu_930_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_3__0 
       (.I0(t_V_2_reg_334_reg[4]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_4__0 
       (.I0(t_V_2_reg_334_reg[3]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_5__0 
       (.I0(t_V_2_reg_334_reg[2]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[4]_i_6__0 
       (.I0(t_V_2_reg_334_reg[1]),
        .O(\k_buf_0_val_3_addr_reg_1624[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[5]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[5]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_7 ),
        .I5(p_assign_2_fu_891_p2[5]),
        .O(tmp_53_fu_930_p1[5]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[6]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[6]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ),
        .I5(p_assign_2_fu_891_p2[6]),
        .O(tmp_53_fu_930_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_10__0 
       (.I0(p_assign_1_fu_872_p2[5]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_7 ),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_11__0 
       (.I0(p_assign_1_fu_872_p2[4]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[7]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .I5(p_assign_2_fu_891_p2[7]),
        .O(tmp_53_fu_930_p1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_4__0 
       (.I0(t_V_2_reg_334_reg[7]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_5__0 
       (.I0(t_V_2_reg_334_reg[6]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_6__0 
       (.I0(t_V_2_reg_334_reg[5]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_7__0 
       (.I0(t_V_2_reg_334_reg[4]),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_8__0 
       (.I0(p_assign_1_fu_872_p2[7]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_9__0 
       (.I0(p_assign_1_fu_872_p2[6]),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[8]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ),
        .I5(p_assign_2_fu_891_p2[8]),
        .O(tmp_53_fu_930_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_3__0 
       (.I0(t_V_2_reg_334_reg[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_4__0 
       (.I0(t_V_2_reg_334_reg[7]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_5__0 
       (.I0(t_V_2_reg_334_reg[6]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[8]_i_6__0 
       (.I0(t_V_2_reg_334_reg[5]),
        .O(\k_buf_0_val_3_addr_reg_1624[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_11__0 
       (.I0(ImagLoc_x_fu_833_p2),
        .I1(p_assign_1_fu_872_p2[31]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_12__0 
       (.I0(p_assign_1_fu_872_p2[31]),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_6 ),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(p_assign_1_fu_872_p2[30]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_13__0 
       (.I0(t_V_2_reg_334_reg[12]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_14__0 
       (.I0(t_V_2_reg_334_reg[11]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_15__0 
       (.I0(t_V_2_reg_334_reg[10]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_16__0 
       (.I0(t_V_2_reg_334_reg[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_16__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_17__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(p_assign_1_fu_872_p2[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_17__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_18__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(p_assign_1_fu_872_p2[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[9]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .I5(p_assign_2_fu_891_p2[9]),
        .O(tmp_53_fu_930_p1[9]));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_20__0 
       (.I0(p_assign_1_fu_872_p2[28]),
        .I1(p_assign_1_fu_872_p2[29]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_7 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_21__0 
       (.I0(p_assign_1_fu_872_p2[26]),
        .I1(p_assign_1_fu_872_p2[27]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_5 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_22__0 
       (.I0(p_assign_1_fu_872_p2[24]),
        .I1(p_assign_1_fu_872_p2[25]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_7 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_23__0 
       (.I0(p_assign_1_fu_872_p2[22]),
        .I1(p_assign_1_fu_872_p2[23]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_5 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_23__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_26__0 
       (.I0(p_assign_1_fu_872_p2[20]),
        .I1(p_assign_1_fu_872_p2[21]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_7 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_27__0 
       (.I0(p_assign_1_fu_872_p2[18]),
        .I1(p_assign_1_fu_872_p2[19]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_5 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_27__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_28__0 
       (.I0(p_assign_1_fu_872_p2[16]),
        .I1(p_assign_1_fu_872_p2[17]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_7 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_28__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_29__0 
       (.I0(p_assign_1_fu_872_p2[14]),
        .I1(p_assign_1_fu_872_p2[15]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_5 ),
        .I4(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_29__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_32__0 
       (.I0(t_V_2_reg_334_reg[31]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_32__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_33__0 
       (.I0(t_V_2_reg_334_reg[30]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_33__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_34__0 
       (.I0(t_V_2_reg_334_reg[29]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_34__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_35__0 
       (.I0(t_V_2_reg_334_reg[28]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_35__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_36__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(p_assign_1_fu_872_p2[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_36__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_37__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(p_assign_1_fu_872_p2[7]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_38__0 
       (.I0(p_assign_1_fu_872_p2[12]),
        .I1(p_assign_1_fu_872_p2[13]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_7 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_4 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_38__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_39__0 
       (.I0(p_assign_1_fu_872_p2[10]),
        .I1(p_assign_1_fu_872_p2[11]),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_5 ),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_6 ),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_40__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .I1(p_assign_1_fu_872_p2[9]),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ),
        .I3(ImagLoc_x_fu_833_p2),
        .I4(p_assign_1_fu_872_p2[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_40__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_41__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .I1(p_assign_1_fu_872_p2[7]),
        .I2(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ),
        .I3(ImagLoc_x_fu_833_p2),
        .I4(p_assign_1_fu_872_p2[6]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_41__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_44__0 
       (.I0(t_V_2_reg_334_reg[27]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_45__0 
       (.I0(t_V_2_reg_334_reg[26]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_45__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_46__0 
       (.I0(t_V_2_reg_334_reg[25]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_46__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_47__0 
       (.I0(t_V_2_reg_334_reg[24]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_47__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_48__0 
       (.I0(t_V_2_reg_334_reg[23]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_48__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_49__0 
       (.I0(t_V_2_reg_334_reg[22]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_49__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_50__0 
       (.I0(t_V_2_reg_334_reg[21]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_50__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_51__0 
       (.I0(t_V_2_reg_334_reg[20]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_51__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_52__0 
       (.I0(t_V_2_reg_334_reg[19]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_52__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_53__0 
       (.I0(t_V_2_reg_334_reg[18]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_53__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_54__0 
       (.I0(t_V_2_reg_334_reg[17]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_54__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_55__0 
       (.I0(t_V_2_reg_334_reg[16]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_55__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_56__0 
       (.I0(t_V_2_reg_334_reg[15]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_56__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_57__0 
       (.I0(t_V_2_reg_334_reg[14]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_57__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_58__0 
       (.I0(t_V_2_reg_334_reg[13]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_58__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_59__0 
       (.I0(t_V_2_reg_334_reg[12]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_59__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_6__0 
       (.I0(t_V_2_reg_334_reg[11]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_7__0 
       (.I0(t_V_2_reg_334_reg[10]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_8 
       (.I0(t_V_2_reg_334_reg[9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_9__0 
       (.I0(t_V_2_reg_334_reg[8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_9__0_n_0 ));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(tmp_53_reg_1612[0]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(tmp_53_reg_1612[1]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[2]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[3]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[4]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[5]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[6]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[7]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[8]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(k_buf_0_val_5_addr_reg_1636[9]),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[2]),
        .Q(k_buf_0_val_5_addr_reg_1636[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[3]),
        .Q(k_buf_0_val_5_addr_reg_1636[3]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[3]_i_4__0_n_0 ,1'b0}),
        .O({p_assign_1_fu_872_p2[3:1],\NLW_k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\k_buf_0_val_3_addr_reg_1624[3]_i_5__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_6__0_n_0 ,t_V_2_reg_334_reg[1],p_assign_1_fu_872_p2[0]}));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,1'b0}),
        .O(p_assign_2_fu_891_p2[3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[3]_i_8__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_9__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_10__0_n_0 ,t_V_2_reg_334_reg__0}));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[4]),
        .Q(k_buf_0_val_5_addr_reg_1636[4]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_3 }),
        .CYINIT(t_V_2_reg_334_reg__0),
        .DI(t_V_2_reg_334_reg[4:1]),
        .O({\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_4 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_5 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_6 ,\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_7 }),
        .S({\k_buf_0_val_3_addr_reg_1624[4]_i_3__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_4__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_5__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[4]_i_6__0_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[5]),
        .Q(k_buf_0_val_5_addr_reg_1636[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[6]),
        .Q(k_buf_0_val_5_addr_reg_1636[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[7]),
        .Q(k_buf_0_val_5_addr_reg_1636[7]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[3]_i_2__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[7:4]),
        .S({\k_buf_0_val_3_addr_reg_1624[7]_i_4__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_5__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_6__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_7__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[3]_i_3__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(p_assign_2_fu_891_p2[7:4]),
        .S({\k_buf_0_val_3_addr_reg_1624[7]_i_8__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_9__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_10__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_11__0_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[8]),
        .Q(k_buf_0_val_5_addr_reg_1636[8]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[8:5]),
        .O({\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ,\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_7 }),
        .S({\k_buf_0_val_3_addr_reg_1624[8]_i_3__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_4__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_5__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[8]_i_6__0_n_0 }));
  FDRE \k_buf_0_val_3_addr_reg_1624_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[9]),
        .Q(k_buf_0_val_5_addr_reg_1636[9]),
        .R(1'b0));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_10 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_20__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_21__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_22__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_23__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_19__0_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_26__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_27__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_28__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_29__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_CO_UNCONNECTED [3],\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_24__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[31:28]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_32__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_33__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_34__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_35__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_36__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_37__0_n_0 }),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_25__0_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_38__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_39__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_40__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_41__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[7]_i_2__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[11:8]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_6__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_7__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_8_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_9__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_30__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[27:24]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_44__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_45__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_46__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_47__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_31__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[23:20]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_48__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_49__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_50__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_51__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_3__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_10_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3__0_CO_UNCONNECTED [3:1],tmp_11_fu_886_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_11__0_n_0 }),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_12__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_42__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[19:16]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_52__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_53__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_54__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_55__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_2__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_43__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_872_p2[15:12]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_56__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_57__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_58__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_59__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[12:9]),
        .O({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_4 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_5 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_6 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 }),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_13__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_14__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_15__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_16__0_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[7]_i_3__0_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_CO_UNCONNECTED [3:1],\k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_5__0_O_UNCONNECTED [3:2],p_assign_2_fu_891_p2[9:8]}),
        .S({1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_17__0_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_18__0_n_0 }));
  sobel_filter_2_Filter2D_k_buf_0_bkb_12 k_buf_0_val_4_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D(col_buf_0_val_1_0_fu_1002_p3),
        .E(right_border_buf_0_1_fu_1860),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (k_buf_0_val_5_U_n_4),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 (\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .p(src_kernel_win_0_va_8_fu_1110_p3[6:0]),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(col_buf_0_val_0_0_fu_984_p3[6:0]),
        .ram_reg_2(col_buf_0_val_2_0_fu_1020_p3[6:0]),
        .\right_border_buf_0_3_fu_194_reg[7] (\right_border_buf_0_3_fu_194_reg[7]_0 ),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (right_border_buf_0_3_fu_194),
        .\right_border_buf_0_4_fu_198_reg[7] (right_border_buf_0_4_fu_198),
        .\row_assign_10_2_t_reg_1594_reg[1] (row_assign_10_2_t_reg_1594),
        .\tmp_117_1_reg_1573_reg[0] (\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
  sobel_filter_2_Filter2D_k_buf_0_bkb_13 k_buf_0_val_5_U
       (.ADDRBWRADDR({k_buf_0_val_5_addr_reg_1636,tmp_53_reg_1612}),
        .D(C),
        .E(right_border_buf_0_1_fu_1860),
        .Q(k_buf_0_val_5_addr_reg_1636_pp0_iter1_reg),
        .WEA(k_buf_0_val_3_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg_n_0_[0] ),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .or_cond_i_reg_1642_pp0_iter4_reg(or_cond_i_reg_1642_pp0_iter4_reg),
        .p(k_buf_0_val_5_U_n_2),
        .p_0(k_buf_0_val_5_U_n_4),
        .p_1(k_buf_0_val_5_U_n_5),
        .ram_reg(ram_reg_1),
        .ram_reg_0(col_buf_0_val_1_0_fu_1002_p3),
        .ram_reg_1(col_buf_0_val_0_0_fu_984_p3),
        .\right_border_buf_0_2_fu_190_reg[7] (right_border_buf_0_2_fu_190),
        .\right_border_buf_0_5_fu_202_reg[7] (col_buf_0_val_2_0_fu_1020_p3),
        .\right_border_buf_0_5_fu_202_reg[7]_0 (right_border_buf_0_5_fu_202),
        .\row_assign_10_0_t_reg_1584_reg[1] (row_assign_10_0_t_reg_1584),
        .\src_kernel_win_0_va_6_reg_1653_reg[7] (k_buf_0_val_5_U_n_14),
        .\tmp_16_reg_1569_reg[0] (\tmp_16_reg_1569_reg_n_0_[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(k_buf_0_val_5_U_n_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(Q[1]),
        .I4(img_1_data_stream_0_empty_n),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h7077FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_Filter2D_fu_56_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Sobel_1_U0_ap_start),
        .O(\mOutPtr_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_10__0 
       (.I0(t_V_2_reg_334_reg[29]),
        .O(\or_cond_i_i_reg_1608[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_12__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_7 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_13__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_5 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_14__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_7 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_15__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_5 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_17__0 
       (.I0(t_V_2_reg_334_reg[28]),
        .O(\or_cond_i_i_reg_1608[0]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_18__0 
       (.I0(t_V_2_reg_334_reg[27]),
        .O(\or_cond_i_i_reg_1608[0]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_19__0 
       (.I0(t_V_2_reg_334_reg[26]),
        .O(\or_cond_i_i_reg_1608[0]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_reg_1608[0]_i_1__0 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_2),
        .O(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_20__0 
       (.I0(t_V_2_reg_334_reg[25]),
        .O(\or_cond_i_i_reg_1608[0]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_22__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_7 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_23__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_5 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_24__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_7 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_25__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_5 ),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_27__0 
       (.I0(t_V_2_reg_334_reg[24]),
        .O(\or_cond_i_i_reg_1608[0]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_28__0 
       (.I0(t_V_2_reg_334_reg[23]),
        .O(\or_cond_i_i_reg_1608[0]_i_28__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_29__0 
       (.I0(t_V_2_reg_334_reg[22]),
        .O(\or_cond_i_i_reg_1608[0]_i_29__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_2__0 
       (.I0(tmp_9_fu_853_p2),
        .I1(ImagLoc_x_fu_833_p2),
        .O(p_0_in7_out));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_30__0 
       (.I0(t_V_2_reg_334_reg[21]),
        .O(\or_cond_i_i_reg_1608[0]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_31__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .O(\or_cond_i_i_reg_1608[0]_i_31__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_32__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .O(\or_cond_i_i_reg_1608[0]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_33__0 
       (.I0(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_7 ),
        .I1(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_34__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_5 ),
        .I1(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_35__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_7 ),
        .I1(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_4 ),
        .O(\or_cond_i_i_reg_1608[0]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_36__0 
       (.I0(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_5 ),
        .I1(\k_buf_0_val_3_addr_reg_1624_reg[8]_i_2__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_36__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_38__0 
       (.I0(t_V_2_reg_334_reg[20]),
        .O(\or_cond_i_i_reg_1608[0]_i_38__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_39__0 
       (.I0(t_V_2_reg_334_reg[19]),
        .O(\or_cond_i_i_reg_1608[0]_i_39__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_40__0 
       (.I0(t_V_2_reg_334_reg[18]),
        .O(\or_cond_i_i_reg_1608[0]_i_40__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_41__0 
       (.I0(t_V_2_reg_334_reg[17]),
        .O(\or_cond_i_i_reg_1608[0]_i_41__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_42__0 
       (.I0(t_V_2_reg_334_reg[16]),
        .O(\or_cond_i_i_reg_1608[0]_i_42__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_43__0 
       (.I0(t_V_2_reg_334_reg[15]),
        .O(\or_cond_i_i_reg_1608[0]_i_43__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_44__0 
       (.I0(t_V_2_reg_334_reg[14]),
        .O(\or_cond_i_i_reg_1608[0]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_45__0 
       (.I0(t_V_2_reg_334_reg[13]),
        .O(\or_cond_i_i_reg_1608[0]_i_45__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_6__0 
       (.I0(ImagLoc_x_fu_833_p2),
        .I1(\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_6 ),
        .O(\or_cond_i_i_reg_1608[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_8__0 
       (.I0(t_V_2_reg_334_reg[31]),
        .O(\or_cond_i_i_reg_1608[0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_9__0 
       (.I0(t_V_2_reg_334_reg[30]),
        .O(\or_cond_i_i_reg_1608[0]_i_9__0_n_0 ));
  FDRE \or_cond_i_i_reg_1608_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_1608),
        .Q(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1608_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(p_0_in7_out),
        .Q(or_cond_i_i_reg_1608),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_11__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_21__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_11__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_11__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_11__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_22__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_23__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_24__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_25__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_16__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[24:21]),
        .O({\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_4 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_5 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_6 ,\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_7 }),
        .S({\or_cond_i_i_reg_1608[0]_i_27__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_28__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_29__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_30__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_21__0 
       (.CI(1'b0),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_21__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_21__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_21__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\or_cond_i_i_reg_1608[0]_i_31__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_32__0_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_33__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_34__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_35__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_36__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_26__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[20:17]),
        .O({\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_4 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_5 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_6 ,\or_cond_i_i_reg_1608_reg[0]_i_26__0_n_7 }),
        .S({\or_cond_i_i_reg_1608[0]_i_38__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_39__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_40__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_41__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_37__0 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_4__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[16:13]),
        .O({\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_4 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_5 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_6 ,\or_cond_i_i_reg_1608_reg[0]_i_37__0_n_7 }),
        .S({\or_cond_i_i_reg_1608[0]_i_42__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_43__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_44__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_45__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_3__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_5__0_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1608_reg[0]_i_3__0_CO_UNCONNECTED [3:1],tmp_9_fu_853_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ImagLoc_x_fu_833_p2}),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond_i_i_reg_1608[0]_i_6__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_4__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1608_reg[0]_i_4__0_CO_UNCONNECTED [3:2],\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,t_V_2_reg_334_reg[30:29]}),
        .O({\NLW_or_cond_i_i_reg_1608_reg[0]_i_4__0_O_UNCONNECTED [3],ImagLoc_x_fu_833_p2,\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_6 ,\or_cond_i_i_reg_1608_reg[0]_i_4__0_n_7 }),
        .S({1'b0,\or_cond_i_i_reg_1608[0]_i_8__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_9__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_10__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_5__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_11__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_5__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_5__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_5__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_12__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_13__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_14__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_15__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_7__0 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_16__0_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_334_reg[28:25]),
        .O({\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_4 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_5 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_6 ,\or_cond_i_i_reg_1608_reg[0]_i_7__0_n_7 }),
        .S({\or_cond_i_i_reg_1608[0]_i_17__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_18__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_19__0_n_0 ,\or_cond_i_i_reg_1608[0]_i_20__0_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond_i_reg_1642[0]_i_1__0 
       (.I0(\icmp_reg_1564_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_1642[0]_i_2__0_n_0 ),
        .I2(t_V_2_reg_334_reg[23]),
        .I3(t_V_2_reg_334_reg[22]),
        .I4(t_V_2_reg_334_reg[21]),
        .I5(\or_cond_i_reg_1642[0]_i_3__0_n_0 ),
        .O(or_cond_i_fu_946_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_2__0 
       (.I0(\or_cond_i_reg_1642[0]_i_4__0_n_0 ),
        .I1(t_V_2_reg_334_reg[10]),
        .I2(t_V_2_reg_334_reg[11]),
        .I3(t_V_2_reg_334_reg[25]),
        .I4(t_V_2_reg_334_reg[26]),
        .I5(\or_cond_i_reg_1642[0]_i_5__0_n_0 ),
        .O(\or_cond_i_reg_1642[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_3__0 
       (.I0(t_V_2_reg_334_reg[20]),
        .I1(t_V_2_reg_334_reg[19]),
        .I2(t_V_2_reg_334_reg[18]),
        .I3(t_V_2_reg_334_reg[29]),
        .I4(t_V_2_reg_334_reg[28]),
        .I5(t_V_2_reg_334_reg[27]),
        .O(\or_cond_i_reg_1642[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1642[0]_i_4__0 
       (.I0(t_V_2_reg_334_reg[15]),
        .I1(t_V_2_reg_334_reg[16]),
        .I2(t_V_2_reg_334_reg[30]),
        .I3(t_V_2_reg_334_reg[31]),
        .O(\or_cond_i_reg_1642[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_5__0 
       (.I0(\or_cond_i_reg_1642[0]_i_6__0_n_0 ),
        .I1(t_V_2_reg_334_reg[24]),
        .I2(t_V_2_reg_334_reg[1]),
        .I3(t_V_2_reg_334_reg[8]),
        .I4(t_V_2_reg_334_reg[2]),
        .I5(\or_cond_i_reg_1642[0]_i_7__0_n_0 ),
        .O(\or_cond_i_reg_1642[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1642[0]_i_6__0 
       (.I0(t_V_2_reg_334_reg[6]),
        .I1(t_V_2_reg_334_reg[9]),
        .I2(t_V_2_reg_334_reg[17]),
        .I3(t_V_2_reg_334_reg[7]),
        .O(\or_cond_i_reg_1642[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_i_reg_1642[0]_i_7__0 
       (.I0(t_V_2_reg_334_reg[5]),
        .I1(t_V_2_reg_334_reg[3]),
        .I2(t_V_2_reg_334_reg[4]),
        .I3(t_V_2_reg_334_reg[14]),
        .I4(t_V_2_reg_334_reg[13]),
        .I5(t_V_2_reg_334_reg[12]),
        .O(\or_cond_i_reg_1642[0]_i_7__0_n_0 ));
  FDRE \or_cond_i_reg_1642_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1617_pp0_iter1_reg0),
        .D(or_cond_i_reg_1642),
        .Q(or_cond_i_reg_1642_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter1_reg),
        .Q(or_cond_i_reg_1642_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter2_reg),
        .Q(or_cond_i_reg_1642_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone0_in),
        .D(or_cond_i_reg_1642_pp0_iter3_reg),
        .Q(or_cond_i_reg_1642_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1642_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(or_cond_i_fu_946_p2),
        .Q(or_cond_i_reg_1642),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_4_0_1_reg_1671_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1110_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_4_0_1_reg_1671_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_4_0_1_reg_1671_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_174}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_4_0_1_reg_1671_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_4_0_1_reg_1671_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_4_0_1_reg_16710),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_4_0_1_reg_1671_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_4_0_1_reg_1671_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_4_0_1_reg_1671_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_4_0_1_reg_1671_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_4_0_1_reg_1671_reg_n_106,p_Val2_4_0_1_reg_1671_reg_n_107,p_Val2_4_0_1_reg_1671_reg_n_108,p_Val2_4_0_1_reg_1671_reg_n_109,p_Val2_4_0_1_reg_1671_reg_n_110,p_Val2_4_0_1_reg_1671_reg_n_111,p_Val2_4_0_1_reg_1671_reg_n_112,p_Val2_4_0_1_reg_1671_reg_n_113,p_Val2_4_0_1_reg_1671_reg_n_114,p_Val2_4_0_1_reg_1671_reg_n_115,p_Val2_4_0_1_reg_1671_reg_n_116,p_Val2_4_0_1_reg_1671_reg_n_117,p_Val2_4_0_1_reg_1671_reg_n_118,p_Val2_4_0_1_reg_1671_reg_n_119,p_Val2_4_0_1_reg_1671_reg_n_120,p_Val2_4_0_1_reg_1671_reg_n_121,p_Val2_4_0_1_reg_1671_reg_n_122,p_Val2_4_0_1_reg_1671_reg_n_123,p_Val2_4_0_1_reg_1671_reg_n_124,p_Val2_4_0_1_reg_1671_reg_n_125,p_Val2_4_0_1_reg_1671_reg_n_126,p_Val2_4_0_1_reg_1671_reg_n_127,p_Val2_4_0_1_reg_1671_reg_n_128,p_Val2_4_0_1_reg_1671_reg_n_129,p_Val2_4_0_1_reg_1671_reg_n_130,p_Val2_4_0_1_reg_1671_reg_n_131,p_Val2_4_0_1_reg_1671_reg_n_132,p_Val2_4_0_1_reg_1671_reg_n_133,p_Val2_4_0_1_reg_1671_reg_n_134,p_Val2_4_0_1_reg_1671_reg_n_135,p_Val2_4_0_1_reg_1671_reg_n_136,p_Val2_4_0_1_reg_1671_reg_n_137,p_Val2_4_0_1_reg_1671_reg_n_138,p_Val2_4_0_1_reg_1671_reg_n_139,p_Val2_4_0_1_reg_1671_reg_n_140,p_Val2_4_0_1_reg_1671_reg_n_141,p_Val2_4_0_1_reg_1671_reg_n_142,p_Val2_4_0_1_reg_1671_reg_n_143,p_Val2_4_0_1_reg_1671_reg_n_144,p_Val2_4_0_1_reg_1671_reg_n_145,p_Val2_4_0_1_reg_1671_reg_n_146,p_Val2_4_0_1_reg_1671_reg_n_147,p_Val2_4_0_1_reg_1671_reg_n_148,p_Val2_4_0_1_reg_1671_reg_n_149,p_Val2_4_0_1_reg_1671_reg_n_150,p_Val2_4_0_1_reg_1671_reg_n_151,p_Val2_4_0_1_reg_1671_reg_n_152,p_Val2_4_0_1_reg_1671_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_4_0_1_reg_1671_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0400)) 
    p_Val2_4_0_1_reg_1671_reg_i_1__0
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(or_cond_i_reg_1642_pp0_iter1_reg),
        .O(p_Val2_4_0_1_reg_16710));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_4_1_1_reg_1676[11]_i_1 
       (.I0(or_cond_i_reg_1642_pp0_iter2_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(p_Val2_4_1_1_reg_16760));
  FDRE \p_Val2_4_1_1_reg_1676_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_10),
        .Q(p_Val2_4_1_1_reg_1676[0]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(p[0]),
        .Q(p_Val2_4_1_1_reg_1676[10]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(p[1]),
        .Q(p_Val2_4_1_1_reg_1676[11]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_9),
        .Q(p_Val2_4_1_1_reg_1676[1]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_8),
        .Q(p_Val2_4_1_1_reg_1676[2]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_7),
        .Q(p_Val2_4_1_1_reg_1676[3]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_6),
        .Q(p_Val2_4_1_1_reg_1676[4]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_5),
        .Q(p_Val2_4_1_1_reg_1676[5]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_4),
        .Q(p_Val2_4_1_1_reg_1676[6]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_3),
        .Q(p_Val2_4_1_1_reg_1676[7]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_2),
        .Q(p_Val2_4_1_1_reg_1676[8]),
        .R(1'b0));
  FDRE \p_Val2_4_1_1_reg_1676_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(sobel_filter_mac_g8j_U22_n_1),
        .Q(p_Val2_4_1_1_reg_1676[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_11 
       (.I0(tmp_61_reg_1686[3]),
        .I1(tmp30_reg_1701[3]),
        .O(\p_Val2_s_reg_1706[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_12 
       (.I0(tmp_61_reg_1686[2]),
        .I1(tmp30_reg_1701[2]),
        .O(\p_Val2_s_reg_1706[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_13 
       (.I0(tmp_61_reg_1686[1]),
        .I1(tmp30_reg_1701[1]),
        .O(\p_Val2_s_reg_1706[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[3]_i_14 
       (.I0(tmp_61_reg_1686[0]),
        .I1(tmp30_reg_1701[0]),
        .O(\p_Val2_s_reg_1706[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_2__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_3__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_4__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[3]_i_5__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_7 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_6__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ),
        .I1(p_Val2_4_1_1_reg_1676[3]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_7__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ),
        .I1(p_Val2_4_1_1_reg_1676[2]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_8__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ),
        .I1(p_Val2_4_1_1_reg_1676[1]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[3]_i_9__0 
       (.I0(\p_Val2_s_reg_1706_reg[3]_i_10_n_7 ),
        .I1(p_Val2_4_1_1_reg_1676[0]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_1706[7]_i_1 
       (.I0(or_cond_i_reg_1642_pp0_iter3_reg),
        .I1(k_buf_0_val_5_U_n_2),
        .O(p_Val2_s_reg_17060));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_12 
       (.I0(tmp_61_reg_1686[7]),
        .I1(tmp30_reg_1701[7]),
        .O(\p_Val2_s_reg_1706[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_13 
       (.I0(tmp_61_reg_1686[6]),
        .I1(tmp30_reg_1701[6]),
        .O(\p_Val2_s_reg_1706[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_14 
       (.I0(tmp_61_reg_1686[5]),
        .I1(tmp30_reg_1701[5]),
        .O(\p_Val2_s_reg_1706[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_15 
       (.I0(tmp_61_reg_1686[4]),
        .I1(tmp30_reg_1701[4]),
        .O(\p_Val2_s_reg_1706[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_17__0 
       (.I0(tmp26_reg_1691[10]),
        .I1(p_Val2_4_1_1_reg_1676[10]),
        .O(\p_Val2_s_reg_1706[7]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_18__0 
       (.I0(tmp26_reg_1691[8]),
        .I1(p_Val2_4_1_1_reg_1676[8]),
        .O(\p_Val2_s_reg_1706[7]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_19__0 
       (.I0(tmp26_reg_1691[7]),
        .I1(p_Val2_4_1_1_reg_1676[7]),
        .O(\p_Val2_s_reg_1706[7]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \p_Val2_s_reg_1706[7]_i_20__0 
       (.I0(tmp26_reg_1691[10]),
        .I1(p_Val2_4_1_1_reg_1676[10]),
        .I2(p_Val2_4_1_1_reg_1676[11]),
        .O(\p_Val2_s_reg_1706[7]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \p_Val2_s_reg_1706[7]_i_21__0 
       (.I0(p_Val2_4_1_1_reg_1676[10]),
        .I1(tmp26_reg_1691[10]),
        .I2(tmp26_reg_1691[9]),
        .I3(p_Val2_4_1_1_reg_1676[9]),
        .O(\p_Val2_s_reg_1706[7]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_22__0 
       (.I0(tmp26_reg_1691[8]),
        .I1(p_Val2_4_1_1_reg_1676[8]),
        .I2(p_Val2_4_1_1_reg_1676[9]),
        .I3(tmp26_reg_1691[9]),
        .O(\p_Val2_s_reg_1706[7]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_23__0 
       (.I0(tmp26_reg_1691[7]),
        .I1(p_Val2_4_1_1_reg_1676[7]),
        .I2(p_Val2_4_1_1_reg_1676[8]),
        .I3(tmp26_reg_1691[8]),
        .O(\p_Val2_s_reg_1706[7]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_25__0 
       (.I0(tmp26_reg_1691[6]),
        .I1(p_Val2_4_1_1_reg_1676[6]),
        .O(\p_Val2_s_reg_1706[7]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_26__0 
       (.I0(tmp26_reg_1691[5]),
        .I1(p_Val2_4_1_1_reg_1676[5]),
        .O(\p_Val2_s_reg_1706[7]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_27__0 
       (.I0(tmp26_reg_1691[4]),
        .I1(p_Val2_4_1_1_reg_1676[4]),
        .O(\p_Val2_s_reg_1706[7]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_28__0 
       (.I0(tmp26_reg_1691[3]),
        .I1(p_Val2_4_1_1_reg_1676[3]),
        .O(\p_Val2_s_reg_1706[7]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_29__0 
       (.I0(tmp26_reg_1691[6]),
        .I1(p_Val2_4_1_1_reg_1676[6]),
        .I2(p_Val2_4_1_1_reg_1676[7]),
        .I3(tmp26_reg_1691[7]),
        .O(\p_Val2_s_reg_1706[7]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_30__0 
       (.I0(tmp26_reg_1691[5]),
        .I1(p_Val2_4_1_1_reg_1676[5]),
        .I2(p_Val2_4_1_1_reg_1676[6]),
        .I3(tmp26_reg_1691[6]),
        .O(\p_Val2_s_reg_1706[7]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_31__0 
       (.I0(tmp26_reg_1691[4]),
        .I1(p_Val2_4_1_1_reg_1676[4]),
        .I2(p_Val2_4_1_1_reg_1676[5]),
        .I3(tmp26_reg_1691[5]),
        .O(\p_Val2_s_reg_1706[7]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_32__0 
       (.I0(tmp26_reg_1691[3]),
        .I1(p_Val2_4_1_1_reg_1676[3]),
        .I2(p_Val2_4_1_1_reg_1676[4]),
        .I3(tmp26_reg_1691[4]),
        .O(\p_Val2_s_reg_1706[7]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_33__0 
       (.I0(tmp26_reg_1691[2]),
        .I1(p_Val2_4_1_1_reg_1676[2]),
        .O(\p_Val2_s_reg_1706[7]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_34__0 
       (.I0(tmp26_reg_1691[1]),
        .I1(p_Val2_4_1_1_reg_1676[1]),
        .O(\p_Val2_s_reg_1706[7]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_s_reg_1706[7]_i_35__0 
       (.I0(tmp26_reg_1691[0]),
        .I1(p_Val2_4_1_1_reg_1676[0]),
        .O(\p_Val2_s_reg_1706[7]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_36__0 
       (.I0(tmp26_reg_1691[2]),
        .I1(p_Val2_4_1_1_reg_1676[2]),
        .I2(p_Val2_4_1_1_reg_1676[3]),
        .I3(tmp26_reg_1691[3]),
        .O(\p_Val2_s_reg_1706[7]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_37__0 
       (.I0(tmp26_reg_1691[1]),
        .I1(p_Val2_4_1_1_reg_1676[1]),
        .I2(p_Val2_4_1_1_reg_1676[2]),
        .I3(tmp26_reg_1691[2]),
        .O(\p_Val2_s_reg_1706[7]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_s_reg_1706[7]_i_38__0 
       (.I0(tmp26_reg_1691[0]),
        .I1(p_Val2_4_1_1_reg_1676[0]),
        .I2(p_Val2_4_1_1_reg_1676[1]),
        .I3(tmp26_reg_1691[1]),
        .O(\p_Val2_s_reg_1706[7]_i_38__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1706[7]_i_39__0 
       (.I0(tmp26_reg_1691[0]),
        .I1(p_Val2_4_1_1_reg_1676[0]),
        .O(\p_Val2_s_reg_1706[7]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_3__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_4__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1706[7]_i_5__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_7 ),
        .I1(isneg_fu_1306_p3),
        .I2(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_6__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_4 ),
        .I1(p_Val2_4_1_1_reg_1676[7]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_7__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ),
        .I1(p_Val2_4_1_1_reg_1676[6]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_8__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ),
        .I1(p_Val2_4_1_1_reg_1676[5]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F06)) 
    \p_Val2_s_reg_1706[7]_i_9__0 
       (.I0(\p_Val2_s_reg_1706_reg[7]_i_10_n_7 ),
        .I1(p_Val2_4_1_1_reg_1676[4]),
        .I2(isneg_fu_1306_p3),
        .I3(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ),
        .I4(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 ),
        .I5(\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ),
        .O(\p_Val2_s_reg_1706[7]_i_9__0_n_0 ));
  FDRE \p_Val2_s_reg_1706_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1__0_n_7 ),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1__0_n_6 ),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1__0_n_5 ),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[3]_i_1__0_n_4 ),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1706_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[3]_i_10_n_0 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_1 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_2 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_61_reg_1686[3:0]),
        .O({\p_Val2_s_reg_1706_reg[3]_i_10_n_4 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_5 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_6 ,\p_Val2_s_reg_1706_reg[3]_i_10_n_7 }),
        .S({\p_Val2_s_reg_1706[3]_i_11_n_0 ,\p_Val2_s_reg_1706[3]_i_12_n_0 ,\p_Val2_s_reg_1706[3]_i_13_n_0 ,\p_Val2_s_reg_1706[3]_i_14_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[3]_i_1__0_n_0 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_1 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_2 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[3]_i_2__0_n_0 ,\p_Val2_s_reg_1706[3]_i_3__0_n_0 ,\p_Val2_s_reg_1706[3]_i_4__0_n_0 ,\p_Val2_s_reg_1706[3]_i_5__0_n_0 }),
        .O({\p_Val2_s_reg_1706_reg[3]_i_1__0_n_4 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_5 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_6 ,\p_Val2_s_reg_1706_reg[3]_i_1__0_n_7 }),
        .S({\p_Val2_s_reg_1706[3]_i_6__0_n_0 ,\p_Val2_s_reg_1706[3]_i_7__0_n_0 ,\p_Val2_s_reg_1706[3]_i_8__0_n_0 ,\p_Val2_s_reg_1706[3]_i_9__0_n_0 }));
  FDRE \p_Val2_s_reg_1706_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2__0_n_7 ),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2__0_n_6 ),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2__0_n_5 ),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1706_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_17060),
        .D(\p_Val2_s_reg_1706_reg[7]_i_2__0_n_4 ),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_10 
       (.CI(\p_Val2_s_reg_1706_reg[3]_i_10_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_10_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_10_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_61_reg_1686[6:4]}),
        .O({\p_Val2_s_reg_1706_reg[7]_i_10_n_4 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_10_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_12_n_0 ,\p_Val2_s_reg_1706[7]_i_13_n_0 ,\p_Val2_s_reg_1706[7]_i_14_n_0 ,\p_Val2_s_reg_1706[7]_i_15_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_11__0 
       (.CI(\p_Val2_s_reg_1706_reg[7]_i_16__0_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_11__0_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_11__0_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_11__0_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_s_reg_1706[7]_i_17__0_n_0 ,\p_Val2_s_reg_1706[7]_i_18__0_n_0 ,\p_Val2_s_reg_1706[7]_i_19__0_n_0 }),
        .O({isneg_fu_1306_p3,\p_Val2_s_reg_1706_reg[7]_i_11__0_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_11__0_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_11__0_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_20__0_n_0 ,\p_Val2_s_reg_1706[7]_i_21__0_n_0 ,\p_Val2_s_reg_1706[7]_i_22__0_n_0 ,\p_Val2_s_reg_1706[7]_i_23__0_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_16__0 
       (.CI(\p_Val2_s_reg_1706_reg[7]_i_24__0_n_0 ),
        .CO({\p_Val2_s_reg_1706_reg[7]_i_16__0_n_0 ,\p_Val2_s_reg_1706_reg[7]_i_16__0_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_16__0_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_16__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[7]_i_25__0_n_0 ,\p_Val2_s_reg_1706[7]_i_26__0_n_0 ,\p_Val2_s_reg_1706[7]_i_27__0_n_0 ,\p_Val2_s_reg_1706[7]_i_28__0_n_0 }),
        .O(\NLW_p_Val2_s_reg_1706_reg[7]_i_16__0_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1706[7]_i_29__0_n_0 ,\p_Val2_s_reg_1706[7]_i_30__0_n_0 ,\p_Val2_s_reg_1706[7]_i_31__0_n_0 ,\p_Val2_s_reg_1706[7]_i_32__0_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_24__0 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1706_reg[7]_i_24__0_n_0 ,\p_Val2_s_reg_1706_reg[7]_i_24__0_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_24__0_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_24__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_reg_1706[7]_i_33__0_n_0 ,\p_Val2_s_reg_1706[7]_i_34__0_n_0 ,\p_Val2_s_reg_1706[7]_i_35__0_n_0 ,1'b0}),
        .O(\NLW_p_Val2_s_reg_1706_reg[7]_i_24__0_O_UNCONNECTED [3:0]),
        .S({\p_Val2_s_reg_1706[7]_i_36__0_n_0 ,\p_Val2_s_reg_1706[7]_i_37__0_n_0 ,\p_Val2_s_reg_1706[7]_i_38__0_n_0 ,\p_Val2_s_reg_1706[7]_i_39__0_n_0 }));
  CARRY4 \p_Val2_s_reg_1706_reg[7]_i_2__0 
       (.CI(\p_Val2_s_reg_1706_reg[3]_i_1__0_n_0 ),
        .CO({\NLW_p_Val2_s_reg_1706_reg[7]_i_2__0_CO_UNCONNECTED [3],\p_Val2_s_reg_1706_reg[7]_i_2__0_n_1 ,\p_Val2_s_reg_1706_reg[7]_i_2__0_n_2 ,\p_Val2_s_reg_1706_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_s_reg_1706[7]_i_3__0_n_0 ,\p_Val2_s_reg_1706[7]_i_4__0_n_0 ,\p_Val2_s_reg_1706[7]_i_5__0_n_0 }),
        .O({\p_Val2_s_reg_1706_reg[7]_i_2__0_n_4 ,\p_Val2_s_reg_1706_reg[7]_i_2__0_n_5 ,\p_Val2_s_reg_1706_reg[7]_i_2__0_n_6 ,\p_Val2_s_reg_1706_reg[7]_i_2__0_n_7 }),
        .S({\p_Val2_s_reg_1706[7]_i_6__0_n_0 ,\p_Val2_s_reg_1706[7]_i_7__0_n_0 ,\p_Val2_s_reg_1706[7]_i_8__0_n_0 ,\p_Val2_s_reg_1706[7]_i_9__0_n_0 }));
  FDRE \right_border_buf_0_1_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[0]),
        .Q(right_border_buf_0_1_fu_186[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[1]),
        .Q(right_border_buf_0_1_fu_186[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[2]),
        .Q(right_border_buf_0_1_fu_186[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[3]),
        .Q(right_border_buf_0_1_fu_186[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[4]),
        .Q(right_border_buf_0_1_fu_186[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[5]),
        .Q(right_border_buf_0_1_fu_186[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[6]),
        .Q(right_border_buf_0_1_fu_186[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_s_fu_182[7]),
        .Q(right_border_buf_0_1_fu_186[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[0]),
        .Q(right_border_buf_0_2_fu_190[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[1]),
        .Q(right_border_buf_0_2_fu_190[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[2]),
        .Q(right_border_buf_0_2_fu_190[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[3]),
        .Q(right_border_buf_0_2_fu_190[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[4]),
        .Q(right_border_buf_0_2_fu_190[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[5]),
        .Q(right_border_buf_0_2_fu_190[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[6]),
        .Q(right_border_buf_0_2_fu_190[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_5_fu_202[7]),
        .Q(right_border_buf_0_2_fu_190[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[0]),
        .Q(right_border_buf_0_3_fu_194[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[1]),
        .Q(right_border_buf_0_3_fu_194[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[2]),
        .Q(right_border_buf_0_3_fu_194[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[3]),
        .Q(right_border_buf_0_3_fu_194[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[4]),
        .Q(right_border_buf_0_3_fu_194[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[5]),
        .Q(right_border_buf_0_3_fu_194[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[6]),
        .Q(right_border_buf_0_3_fu_194[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_1_0_fu_1002_p3[7]),
        .Q(right_border_buf_0_3_fu_194[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[0]),
        .Q(right_border_buf_0_4_fu_198[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[1]),
        .Q(right_border_buf_0_4_fu_198[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[2]),
        .Q(right_border_buf_0_4_fu_198[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[3]),
        .Q(right_border_buf_0_4_fu_198[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[4]),
        .Q(right_border_buf_0_4_fu_198[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[5]),
        .Q(right_border_buf_0_4_fu_198[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[6]),
        .Q(right_border_buf_0_4_fu_198[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(right_border_buf_0_3_fu_194[7]),
        .Q(right_border_buf_0_4_fu_198[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[0]),
        .Q(right_border_buf_0_5_fu_202[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[1]),
        .Q(right_border_buf_0_5_fu_202[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[2]),
        .Q(right_border_buf_0_5_fu_202[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[3]),
        .Q(right_border_buf_0_5_fu_202[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[4]),
        .Q(right_border_buf_0_5_fu_202[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[5]),
        .Q(right_border_buf_0_5_fu_202[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[6]),
        .Q(right_border_buf_0_5_fu_202[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_2_0_fu_1020_p3[7]),
        .Q(right_border_buf_0_5_fu_202[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[0]),
        .Q(right_border_buf_0_s_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[1]),
        .Q(right_border_buf_0_s_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[2]),
        .Q(right_border_buf_0_s_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[3]),
        .Q(right_border_buf_0_s_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[4]),
        .Q(right_border_buf_0_s_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[5]),
        .Q(right_border_buf_0_s_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[6]),
        .Q(right_border_buf_0_s_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1860),
        .D(col_buf_0_val_0_0_fu_984_p3[7]),
        .Q(right_border_buf_0_s_fu_182[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2E)) 
    \row_assign_10_0_t_reg_1584[0]_i_1__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_assign_7_fu_563_p2[0]),
        .O(row_assign_10_0_t_fu_737_p22_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_3__0 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_4__0 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_5__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[0]_i_6__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .O(\row_assign_10_0_t_reg_1584[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_100__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_100__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_101__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_101__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_102__0 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_102__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_103__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_103__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_104__0 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_104__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_105__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_105__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_106__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_106__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_107__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_107__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_108__0 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_108__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_109__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_109__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_110__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_110__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_111__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_111__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_112__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_112__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_113__0 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_113__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_114__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_114__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_115__0 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_115__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_116__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_116__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_117__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_117__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_118__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_118__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_119__0 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_119__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_11__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_12__0 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_13__0 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_14__0 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_15__0 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_16__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_17__0 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_0_t_reg_1584[1]_i_19__0 
       (.I0(p_0_in),
        .I1(p_assign_7_fu_563_p2[31]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3CAA)) 
    \row_assign_10_0_t_reg_1584[1]_i_1__0 
       (.I0(\row_assign_10_0_t_reg_1584[1]_i_2__0_n_0 ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[0] ),
        .I3(tmp_21_fu_544_p2),
        .I4(p_0_in),
        .O(row_assign_10_0_t_fu_737_p22_out[1]));
  LUT4 #(
    .INIT(16'h0353)) 
    \row_assign_10_0_t_reg_1584[1]_i_20__0 
       (.I0(p_assign_7_fu_563_p2[31]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_6 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_563_p2[30]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_21__0 
       (.I0(p_assign_7_fu_563_p2[28]),
        .I1(p_assign_7_fu_563_p2[29]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_7 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_23__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_24__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_25__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_26__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_28__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_28__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_29__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h335533553CAA3C55)) 
    \row_assign_10_0_t_reg_1584[1]_i_2__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_7 ),
        .I1(p_assign_7_fu_563_p2[1]),
        .I2(p_assign_7_fu_563_p2[0]),
        .I3(p_0_in),
        .I4(\t_V_reg_323_reg_n_0_[0] ),
        .I5(\row_assign_10_0_t_reg_1584_reg[1]_i_6__0_n_2 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_30__0 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_31__0 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_31__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_33__0 
       (.I0(p_assign_7_fu_563_p2[26]),
        .I1(p_assign_7_fu_563_p2[27]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_5 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_34__0 
       (.I0(p_assign_7_fu_563_p2[24]),
        .I1(p_assign_7_fu_563_p2[25]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_7 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_35__0 
       (.I0(p_assign_7_fu_563_p2[22]),
        .I1(p_assign_7_fu_563_p2[23]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_5 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_36__0 
       (.I0(p_assign_7_fu_563_p2[20]),
        .I1(p_assign_7_fu_563_p2[21]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_7 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_36__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_39__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_39__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_40__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_40__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_41__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_41__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_42__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_42__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_44__0 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_45__0 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_45__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_46__0 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_46__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_47__0 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_47__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_49__0 
       (.I0(p_assign_7_fu_563_p2[18]),
        .I1(p_assign_7_fu_563_p2[19]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_5 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_49__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_50__0 
       (.I0(p_assign_7_fu_563_p2[16]),
        .I1(p_assign_7_fu_563_p2[17]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_7 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_50__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_51__0 
       (.I0(p_assign_7_fu_563_p2[14]),
        .I1(p_assign_7_fu_563_p2[15]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_5 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_51__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_52__0 
       (.I0(p_assign_7_fu_563_p2[12]),
        .I1(p_assign_7_fu_563_p2[13]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_7 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_52__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_55__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_55__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_56__0 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_56__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_57__0 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_57__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_58__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_58__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_59__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_59__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_10_0_t_reg_1584[1]_i_60__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_60__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_61__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_61__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_62__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_62__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_0_t_reg_1584[1]_i_63__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_63__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_0_t_reg_1584[1]_i_64__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_64__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_0_t_reg_1584[1]_i_65__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_65__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_68__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_68__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_69__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_69__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_70__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_70__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_71__0 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_71__0_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \row_assign_10_0_t_reg_1584[1]_i_72__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 ),
        .I1(p_assign_7_fu_563_p2[9]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ),
        .I3(p_0_in),
        .I4(p_assign_7_fu_563_p2[8]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_72__0_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \row_assign_10_0_t_reg_1584[1]_i_73__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_563_p2[7]),
        .I4(p_assign_7_fu_563_p2[6]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_73__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \row_assign_10_0_t_reg_1584[1]_i_74__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 ),
        .I1(p_0_in),
        .I2(p_assign_7_fu_563_p2[5]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_74__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_75__0 
       (.I0(p_assign_7_fu_563_p2[10]),
        .I1(p_assign_7_fu_563_p2[11]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_5 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_75__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_0_t_reg_1584[1]_i_76__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ),
        .I1(p_assign_7_fu_563_p2[8]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 ),
        .I3(p_0_in),
        .I4(p_assign_7_fu_563_p2[9]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_76__0_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \row_assign_10_0_t_reg_1584[1]_i_77__0 
       (.I0(p_assign_7_fu_563_p2[6]),
        .I1(p_assign_7_fu_563_p2[7]),
        .I2(p_0_in),
        .I3(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ),
        .I4(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_77__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_0_t_reg_1584[1]_i_78__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 ),
        .I1(p_assign_7_fu_563_p2[5]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_4 ),
        .I3(p_0_in),
        .I4(p_assign_7_fu_563_p2[4]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_78__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_81__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_81__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_82__0 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_82__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_83__0 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_83__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_84__0 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_84__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_85__0 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_85__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_86__0 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_86__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_87__0 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_87__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_88__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_88__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_8__0 
       (.I0(p_0_in),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_6 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_90__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_90__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_91__0 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_91__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_92__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_92__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_93__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_93__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_94__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_94__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_95__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_95__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_96__0 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_96__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_97__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_97__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_9__0 
       (.I0(\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_7 ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_4 ),
        .O(\row_assign_10_0_t_reg_1584[1]_i_9__0_n_0 ));
  FDRE \row_assign_10_0_t_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(row_assign_10_0_t_fu_737_p22_out[0]),
        .Q(row_assign_10_0_t_reg_1584[0]),
        .R(1'b0));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_0_t_reg_1584[0]_i_3__0_n_0 ,1'b0}),
        .O({\NLW_row_assign_10_0_t_reg_1584_reg[0]_i_2__0_O_UNCONNECTED [3:2],p_assign_7_fu_563_p2[1:0]}),
        .S({\row_assign_10_0_t_reg_1584[0]_i_4__0_n_0 ,\row_assign_10_0_t_reg_1584[0]_i_5__0_n_0 ,\t_V_reg_323_reg_n_0_[1] ,\row_assign_10_0_t_reg_1584[0]_i_6__0_n_0 }));
  FDRE \row_assign_10_0_t_reg_1584_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(row_assign_10_0_t_fu_737_p22_out[1]),
        .Q(row_assign_10_0_t_reg_1584[1]),
        .R(1'b0));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_10__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_28__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_29__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_30__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_31__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_18__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_18__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_33__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_34__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_35__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_36__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_22__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_39__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_40__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_41__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_42__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_27__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_27__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_44__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_45__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_46__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_47__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_32__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_32__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_49__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_50__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_51__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_52__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_37__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_37__0_CO_UNCONNECTED [3],\row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_37__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[31:28]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_55__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_56__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_57__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_58__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_38__0 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_0_t_reg_1584[1]_i_59__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_60__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_61__0_n_0 }),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_38__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_62__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_63__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_64__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_65__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_3__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3__0_CO_UNCONNECTED [3:2],tmp_21_fu_544_p2,\row_assign_10_0_t_reg_1584_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_8__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_9__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_43__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_43__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_68__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_69__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_70__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_71__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_48__0 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_0_t_reg_1584[1]_i_72__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_73__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_74__0_n_0 }),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_48__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_75__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_76__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_77__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_78__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_4__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_10__0_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4__0_CO_UNCONNECTED [3:2],\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }),
        .O({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_4__0_O_UNCONNECTED [3],p_0_in,\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_4__0_n_7 }),
        .S({1'b0,\row_assign_10_0_t_reg_1584[1]_i_11__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_12__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_13__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_53__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_53__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[27:24]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_81__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_82__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_83__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_84__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_54__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_54__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[23:20]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_85__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_86__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_87__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_88__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,\t_V_reg_323_reg_n_0_[1] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_4 ,\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_5__0_O_UNCONNECTED [2:1],\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_14__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_15__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_16__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_17__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_66__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_66__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_90__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_91__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_92__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_93__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_67__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_67__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_94__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_95__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_96__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_97__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_6__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_18__0_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6__0_CO_UNCONNECTED [3:2],\row_assign_10_0_t_reg_1584_reg[1]_i_6__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_19__0_n_0 ,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_20__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_21__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_79__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_79__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[19:16]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_100__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_101__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_102__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_103__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_7__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_22__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_23__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_24__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_25__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_26__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_80__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_80__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[15:12]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_104__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_105__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_106__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_107__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_89__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_5__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }),
        .O({\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_4 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_5 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_6 ,\row_assign_10_0_t_reg_1584_reg[1]_i_89__0_n_7 }),
        .S({\row_assign_10_0_t_reg_1584[1]_i_108__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_109__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_110__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_111__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_98__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_98__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[11:8]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_112__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_113__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_114__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_115__0_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_99__0 
       (.CI(\row_assign_10_0_t_reg_1584_reg[0]_i_2__0_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_99__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_563_p2[7:4]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_116__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_117__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_118__0_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_119__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_100__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_100__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_101__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_101__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_102__0 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_102__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_103 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_104__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_104__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_105__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_105__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_106__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_106__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_107__0 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_107__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_108__0 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_108__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_109__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_109__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_10__0 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_11 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_111__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_111__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_112__0 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_112__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_113__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_113__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_114__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_114__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_115__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_115__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_116__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_116__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_117__0 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_117__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_118__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_118__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_119__0 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_119__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_120__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_120__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_121__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_121__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_122__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_122__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_15__0 
       (.I0(p_assign_6_2_fu_648_p2__0[27]),
        .I1(p_assign_6_2_fu_648_p2__0[26]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_16__0 
       (.I0(p_assign_6_2_fu_648_p2__0[25]),
        .I1(p_assign_6_2_fu_648_p2__0[24]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_17__0 
       (.I0(p_assign_6_2_fu_648_p2__0[23]),
        .I1(p_assign_6_2_fu_648_p2__0[22]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_18__0 
       (.I0(p_assign_6_2_fu_648_p2__0[21]),
        .I1(p_assign_6_2_fu_648_p2__0[20]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_18__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \row_assign_10_2_t_reg_1594[1]_i_1__0 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .I1(\t_V_reg_323_reg_n_0_[0] ),
        .I2(tmp_143_2_fu_668_p2),
        .I3(p_assign_6_2_fu_648_p2),
        .I4(\row_assign_10_2_t_reg_1594[1]_i_4_n_0 ),
        .O(row_assign_10_2_t_fu_801_p20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_20__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_21__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_22 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_23__0 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_24__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_25__0 
       (.I0(\t_V_reg_323_reg_n_0_[4] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_26__0 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_27 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1594[1]_i_29__0 
       (.I0(p_assign_6_2_fu_648_p2),
        .I1(p_assign_7_2_fu_687_p2[31]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \row_assign_10_2_t_reg_1594[1]_i_30__0 
       (.I0(p_assign_7_2_fu_687_p2[31]),
        .I1(p_assign_6_2_fu_648_p2__0[30]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_7_2_fu_687_p2[30]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_31__0 
       (.I0(p_assign_7_2_fu_687_p2[28]),
        .I1(p_assign_7_2_fu_687_p2[29]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[29]),
        .I4(p_assign_6_2_fu_648_p2__0[28]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_33__0 
       (.I0(p_assign_6_2_fu_648_p2__0[19]),
        .I1(p_assign_6_2_fu_648_p2__0[18]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_34__0 
       (.I0(p_assign_6_2_fu_648_p2__0[17]),
        .I1(p_assign_6_2_fu_648_p2__0[16]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_35__0 
       (.I0(p_assign_6_2_fu_648_p2__0[15]),
        .I1(p_assign_6_2_fu_648_p2__0[14]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_36__0 
       (.I0(p_assign_6_2_fu_648_p2__0[13]),
        .I1(p_assign_6_2_fu_648_p2__0[12]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_36__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_38 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_39 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h1D1DE21D)) 
    \row_assign_10_2_t_reg_1594[1]_i_4 
       (.I0(p_assign_6_2_fu_648_p2__0[1]),
        .I1(p_assign_6_2_fu_648_p2),
        .I2(p_assign_7_2_fu_687_p2[1]),
        .I3(\t_V_reg_323_reg_n_0_[0] ),
        .I4(\row_assign_10_2_t_reg_1594_reg[1]_i_13_n_2 ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_40__0 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_40__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_41__0 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_41__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_43__0 
       (.I0(p_assign_7_2_fu_687_p2[26]),
        .I1(p_assign_7_2_fu_687_p2[27]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[27]),
        .I4(p_assign_6_2_fu_648_p2__0[26]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_43__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_44 
       (.I0(p_assign_7_2_fu_687_p2[24]),
        .I1(p_assign_7_2_fu_687_p2[25]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[25]),
        .I4(p_assign_6_2_fu_648_p2__0[24]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_45__0 
       (.I0(p_assign_7_2_fu_687_p2[22]),
        .I1(p_assign_7_2_fu_687_p2[23]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[23]),
        .I4(p_assign_6_2_fu_648_p2__0[22]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_45__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_46__0 
       (.I0(p_assign_7_2_fu_687_p2[20]),
        .I1(p_assign_7_2_fu_687_p2[21]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[21]),
        .I4(p_assign_6_2_fu_648_p2__0[20]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_46__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_49 
       (.I0(p_assign_6_2_fu_648_p2__0[8]),
        .I1(p_assign_6_2_fu_648_p2__0[9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_10_2_t_reg_1594[1]_i_50__0 
       (.I0(p_assign_6_2_fu_648_p2__0[7]),
        .I1(p_assign_6_2_fu_648_p2__0[6]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_50__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_51__0 
       (.I0(p_assign_6_2_fu_648_p2__0[5]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_51__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_52__0 
       (.I0(p_assign_6_2_fu_648_p2__0[11]),
        .I1(p_assign_6_2_fu_648_p2__0[10]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_52__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_2_t_reg_1594[1]_i_53__0 
       (.I0(p_assign_6_2_fu_648_p2__0[8]),
        .I1(p_assign_6_2_fu_648_p2__0[9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_53__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1594[1]_i_54 
       (.I0(p_assign_6_2_fu_648_p2__0[6]),
        .I1(p_assign_6_2_fu_648_p2__0[7]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_2_t_reg_1594[1]_i_55 
       (.I0(p_assign_6_2_fu_648_p2__0[5]),
        .I1(p_assign_6_2_fu_648_p2__0[4]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_58__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_58__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_59__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_59__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_6 
       (.I0(p_assign_6_2_fu_648_p2),
        .I1(p_assign_6_2_fu_648_p2__0[30]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_60__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_60__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_61__0 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_61__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_63 
       (.I0(p_assign_7_2_fu_687_p2[18]),
        .I1(p_assign_7_2_fu_687_p2[19]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[19]),
        .I4(p_assign_6_2_fu_648_p2__0[18]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_64__0 
       (.I0(p_assign_7_2_fu_687_p2[16]),
        .I1(p_assign_7_2_fu_687_p2[17]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[17]),
        .I4(p_assign_6_2_fu_648_p2__0[16]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_64__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_65__0 
       (.I0(p_assign_7_2_fu_687_p2[14]),
        .I1(p_assign_7_2_fu_687_p2[15]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[15]),
        .I4(p_assign_6_2_fu_648_p2__0[14]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_65__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_66__0 
       (.I0(p_assign_7_2_fu_687_p2[12]),
        .I1(p_assign_7_2_fu_687_p2[13]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[13]),
        .I4(p_assign_6_2_fu_648_p2__0[12]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_66__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_69__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_69__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_7 
       (.I0(p_assign_6_2_fu_648_p2__0[29]),
        .I1(p_assign_6_2_fu_648_p2__0[28]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_70__0 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_70__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_71__0 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_71__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_72__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_72__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_73__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_73__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_74__0 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_74__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_75 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_78__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_78__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_79__0 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_79__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_80__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_80__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_81__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_81__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_82__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_82__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_83 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_84 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_85__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_85__0_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \row_assign_10_2_t_reg_1594[1]_i_86__0 
       (.I0(p_assign_6_2_fu_648_p2__0[9]),
        .I1(p_assign_7_2_fu_687_p2[9]),
        .I2(p_assign_6_2_fu_648_p2__0[8]),
        .I3(p_assign_6_2_fu_648_p2),
        .I4(p_assign_7_2_fu_687_p2[8]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_86__0_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \row_assign_10_2_t_reg_1594[1]_i_87__0 
       (.I0(p_assign_6_2_fu_648_p2__0[7]),
        .I1(p_assign_6_2_fu_648_p2__0[6]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_7_2_fu_687_p2[7]),
        .I4(p_assign_7_2_fu_687_p2[6]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_87__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \row_assign_10_2_t_reg_1594[1]_i_88__0 
       (.I0(p_assign_6_2_fu_648_p2__0[5]),
        .I1(p_assign_6_2_fu_648_p2),
        .I2(p_assign_7_2_fu_687_p2[5]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_88__0_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_89__0 
       (.I0(p_assign_7_2_fu_687_p2[10]),
        .I1(p_assign_7_2_fu_687_p2[11]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[11]),
        .I4(p_assign_6_2_fu_648_p2__0[10]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_89__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_2_t_reg_1594[1]_i_90__0 
       (.I0(p_assign_6_2_fu_648_p2__0[8]),
        .I1(p_assign_7_2_fu_687_p2[8]),
        .I2(p_assign_6_2_fu_648_p2__0[9]),
        .I3(p_assign_6_2_fu_648_p2),
        .I4(p_assign_7_2_fu_687_p2[9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_90__0_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \row_assign_10_2_t_reg_1594[1]_i_91__0 
       (.I0(p_assign_7_2_fu_687_p2[6]),
        .I1(p_assign_7_2_fu_687_p2[7]),
        .I2(p_assign_6_2_fu_648_p2),
        .I3(p_assign_6_2_fu_648_p2__0[6]),
        .I4(p_assign_6_2_fu_648_p2__0[7]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_91__0_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_2_t_reg_1594[1]_i_92__0 
       (.I0(p_assign_6_2_fu_648_p2__0[5]),
        .I1(p_assign_7_2_fu_687_p2[5]),
        .I2(p_assign_6_2_fu_648_p2__0[4]),
        .I3(p_assign_6_2_fu_648_p2),
        .I4(p_assign_7_2_fu_687_p2[4]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_92__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_95__0 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_95__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_96__0 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_96__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_97 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_98 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_99__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_99__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_9__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .O(\row_assign_10_2_t_reg_1594[1]_i_9__0_n_0 ));
  FDRE \row_assign_10_2_t_reg_1594_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(\t_V_reg_323_reg_n_0_[0] ),
        .Q(row_assign_10_2_t_reg_1594[0]),
        .R(1'b0));
  FDRE \row_assign_10_2_t_reg_1594_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(row_assign_10_2_t_fu_801_p20_out),
        .Q(row_assign_10_2_t_reg_1594[1]),
        .R(1'b0));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_110 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_12_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_110_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_110_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_110_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[8:5]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_119__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_120__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_121__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_122__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_12 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_12_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_12_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_12_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_24__0_n_0 ,1'b0}),
        .O(p_assign_7_2_fu_687_p2[4:1]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_25__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_26__0_n_0 ,\t_V_reg_323_reg_n_0_[2] ,\row_assign_10_2_t_reg_1594[1]_i_27_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_13 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_28_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_13_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_13_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_29__0_n_0 ,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_30__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_31__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_14__0 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_14__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_33__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_34__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_35__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_36__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_19 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_19_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_19_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_19_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[24] ,\t_V_reg_323_reg_n_0_[23] ,\t_V_reg_323_reg_n_0_[22] ,\t_V_reg_323_reg_n_0_[21] }),
        .O(p_assign_6_2_fu_648_p2__0[24:21]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_38_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_39_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_40__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_41__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_2 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_2_CO_UNCONNECTED [3:2],tmp_143_2_fu_668_p2,\row_assign_10_2_t_reg_1594_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_assign_6_2_fu_648_p2,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_6_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_7_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_28 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_42_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_28_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_28_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_28_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_28_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_43__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_44_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_45__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_46__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_32__0 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_2_t_reg_1594[1]_i_49_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_50__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_51__0_n_0 }),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_32__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_52__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_53__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_54_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_55_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_37__0 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_56_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_37__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[20] ,\t_V_reg_323_reg_n_0_[19] ,\t_V_reg_323_reg_n_0_[18] ,\t_V_reg_323_reg_n_0_[17] }),
        .O(p_assign_6_2_fu_648_p2__0[20:17]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_58__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_59__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_60__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_61__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_3__0 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_8_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3__0_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_3__0_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_323_reg_n_0_[30] ,\t_V_reg_323_reg_n_0_[29] }),
        .O({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_3__0_O_UNCONNECTED [3],p_assign_6_2_fu_648_p2,p_assign_6_2_fu_648_p2__0[30:29]}),
        .S({1'b0,\row_assign_10_2_t_reg_1594[1]_i_9__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_10__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_11_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_42 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_62_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_42_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_42_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_42_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_42_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_63_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_64__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_65__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_66__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_47 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_48_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_47_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_47_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_47_O_UNCONNECTED [3],p_assign_7_2_fu_687_p2[31:29]}),
        .S({1'b0,\row_assign_10_2_t_reg_1594[1]_i_69__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_70__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_71__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_48 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_67_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_48_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_48_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_48_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[28:25]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_72__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_73__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_74__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_75_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_56 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_57_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_56_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_56_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_56_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[16] ,\t_V_reg_323_reg_n_0_[15] ,\t_V_reg_323_reg_n_0_[14] ,\t_V_reg_323_reg_n_0_[13] }),
        .O(p_assign_6_2_fu_648_p2__0[16:13]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_78__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_79__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_80__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_81__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_57 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_76_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_57_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_57_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_57_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[12] ,\t_V_reg_323_reg_n_0_[11] ,\t_V_reg_323_reg_n_0_[10] ,\t_V_reg_323_reg_n_0_[9] }),
        .O(p_assign_6_2_fu_648_p2__0[12:9]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_82__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_83_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_84_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_85__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_5__0 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_14__0_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_15__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_16__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_17__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_18__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_62 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_62_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_62_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_62_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_2_t_reg_1594[1]_i_86__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_87__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_88__0_n_0 }),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_62_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_89__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_90__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_91__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_92__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_67 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_68_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_67_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_67_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_67_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[24:21]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_95__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_96__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_97_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_98_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_68 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_93_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_68_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_68_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_68_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[20:17]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_99__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_100__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_101__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_102__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_76 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_77_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_76_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_76_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_76_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[8] ,\t_V_reg_323_reg_n_0_[7] ,\t_V_reg_323_reg_n_0_[6] ,\t_V_reg_323_reg_n_0_[5] }),
        .O(p_assign_6_2_fu_648_p2__0[8:5]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_103_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_104__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_105__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_106__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_77 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_77_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_77_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_77_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_77_n_3 }),
        .CYINIT(\t_V_reg_323_reg_n_0_[0] ),
        .DI({\t_V_reg_323_reg_n_0_[4] ,\t_V_reg_323_reg_n_0_[3] ,\t_V_reg_323_reg_n_0_[2] ,1'b0}),
        .O({p_assign_6_2_fu_648_p2__0[4:2],\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_77_O_UNCONNECTED [0]}),
        .S({\row_assign_10_2_t_reg_1594[1]_i_107__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_108__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_109__0_n_0 ,\t_V_reg_323_reg_n_0_[1] }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_8 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_19_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_8_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_8_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_8_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_323_reg_n_0_[28] ,\t_V_reg_323_reg_n_0_[27] ,\t_V_reg_323_reg_n_0_[26] ,\t_V_reg_323_reg_n_0_[25] }),
        .O(p_assign_6_2_fu_648_p2__0[28:25]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_20__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_21__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_22_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_23__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_93 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_94_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_93_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_93_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_93_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_93_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[16:13]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_111__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_112__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_113__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_114__0_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_94 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_110_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_94_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_94_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_94_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_687_p2[12:9]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_115__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_116__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_117__0_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_118__0_n_0 }));
  sobel_filter_2_sobel_filter_mac_g8j_14 sobel_filter_mac_g8j_U22
       (.D(src_kernel_win_0_va_8_fu_1110_p3),
        .E(k_buf_0_val_5_U_n_4),
        .P({P,sobel_filter_mac_g8j_U22_n_1,sobel_filter_mac_g8j_U22_n_2,sobel_filter_mac_g8j_U22_n_3,sobel_filter_mac_g8j_U22_n_4,sobel_filter_mac_g8j_U22_n_5,sobel_filter_mac_g8j_U22_n_6,sobel_filter_mac_g8j_U22_n_7,sobel_filter_mac_g8j_U22_n_8,sobel_filter_mac_g8j_U22_n_9,sobel_filter_mac_g8j_U22_n_10}),
        .PCOUT({p_Val2_4_0_1_reg_1671_reg_n_106,p_Val2_4_0_1_reg_1671_reg_n_107,p_Val2_4_0_1_reg_1671_reg_n_108,p_Val2_4_0_1_reg_1671_reg_n_109,p_Val2_4_0_1_reg_1671_reg_n_110,p_Val2_4_0_1_reg_1671_reg_n_111,p_Val2_4_0_1_reg_1671_reg_n_112,p_Val2_4_0_1_reg_1671_reg_n_113,p_Val2_4_0_1_reg_1671_reg_n_114,p_Val2_4_0_1_reg_1671_reg_n_115,p_Val2_4_0_1_reg_1671_reg_n_116,p_Val2_4_0_1_reg_1671_reg_n_117,p_Val2_4_0_1_reg_1671_reg_n_118,p_Val2_4_0_1_reg_1671_reg_n_119,p_Val2_4_0_1_reg_1671_reg_n_120,p_Val2_4_0_1_reg_1671_reg_n_121,p_Val2_4_0_1_reg_1671_reg_n_122,p_Val2_4_0_1_reg_1671_reg_n_123,p_Val2_4_0_1_reg_1671_reg_n_124,p_Val2_4_0_1_reg_1671_reg_n_125,p_Val2_4_0_1_reg_1671_reg_n_126,p_Val2_4_0_1_reg_1671_reg_n_127,p_Val2_4_0_1_reg_1671_reg_n_128,p_Val2_4_0_1_reg_1671_reg_n_129,p_Val2_4_0_1_reg_1671_reg_n_130,p_Val2_4_0_1_reg_1671_reg_n_131,p_Val2_4_0_1_reg_1671_reg_n_132,p_Val2_4_0_1_reg_1671_reg_n_133,p_Val2_4_0_1_reg_1671_reg_n_134,p_Val2_4_0_1_reg_1671_reg_n_135,p_Val2_4_0_1_reg_1671_reg_n_136,p_Val2_4_0_1_reg_1671_reg_n_137,p_Val2_4_0_1_reg_1671_reg_n_138,p_Val2_4_0_1_reg_1671_reg_n_139,p_Val2_4_0_1_reg_1671_reg_n_140,p_Val2_4_0_1_reg_1671_reg_n_141,p_Val2_4_0_1_reg_1671_reg_n_142,p_Val2_4_0_1_reg_1671_reg_n_143,p_Val2_4_0_1_reg_1671_reg_n_144,p_Val2_4_0_1_reg_1671_reg_n_145,p_Val2_4_0_1_reg_1671_reg_n_146,p_Val2_4_0_1_reg_1671_reg_n_147,p_Val2_4_0_1_reg_1671_reg_n_148,p_Val2_4_0_1_reg_1671_reg_n_149,p_Val2_4_0_1_reg_1671_reg_n_150,p_Val2_4_0_1_reg_1671_reg_n_151,p_Val2_4_0_1_reg_1671_reg_n_152,p_Val2_4_0_1_reg_1671_reg_n_153}),
        .ap_clk(ap_clk));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_1__0 
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(k_buf_0_val_5_U_n_2),
        .O(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_174[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_174[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_174[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_174[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_174[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_174[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_174[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_0_va_4_fu_174[7]_i_1__0_n_0 ),
        .D(src_kernel_win_0_va_8_fu_1110_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_174[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[0]),
        .Q(src_kernel_win_0_va_6_reg_1653[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[1]),
        .Q(src_kernel_win_0_va_6_reg_1653[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[2]),
        .Q(src_kernel_win_0_va_6_reg_1653[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[3]),
        .Q(src_kernel_win_0_va_6_reg_1653[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[4]),
        .Q(src_kernel_win_0_va_6_reg_1653[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[5]),
        .Q(src_kernel_win_0_va_6_reg_1653[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[6]),
        .Q(src_kernel_win_0_va_6_reg_1653[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1653_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_5_U_n_4),
        .D(C[7]),
        .Q(src_kernel_win_0_va_6_reg_1653[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[0]),
        .Q(src_kernel_win_0_va_fu_158[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[1]),
        .Q(src_kernel_win_0_va_fu_158[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[2]),
        .Q(src_kernel_win_0_va_fu_158[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[3]),
        .Q(src_kernel_win_0_va_fu_158[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[4]),
        .Q(src_kernel_win_0_va_fu_158[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[5]),
        .Q(src_kernel_win_0_va_fu_158[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[6]),
        .Q(src_kernel_win_0_va_fu_158[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1620),
        .D(src_kernel_win_0_va_6_reg_1653[7]),
        .Q(src_kernel_win_0_va_fu_158[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA8A0)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg_reg),
        .I1(Sobel_1_U0_ap_start),
        .I2(start_once_reg_reg_1),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000FB000000FF00)) 
    \t_V_2_reg_334[0]_i_1__0 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_2_reg_334[0]_i_2__0 
       (.I0(exitcond388_i_fu_806_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_5_U_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_3340));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_334[0]_i_4__0 
       (.I0(t_V_2_reg_334_reg__0),
        .O(\t_V_2_reg_334[0]_i_4__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3__0_n_7 ),
        .Q(t_V_2_reg_334_reg__0),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\t_V_2_reg_334_reg[0]_i_3__0_n_0 ,\t_V_2_reg_334_reg[0]_i_3__0_n_1 ,\t_V_2_reg_334_reg[0]_i_3__0_n_2 ,\t_V_2_reg_334_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_334_reg[0]_i_3__0_n_4 ,\t_V_2_reg_334_reg[0]_i_3__0_n_5 ,\t_V_2_reg_334_reg[0]_i_3__0_n_6 ,\t_V_2_reg_334_reg[0]_i_3__0_n_7 }),
        .S({t_V_2_reg_334_reg[3:1],\t_V_2_reg_334[0]_i_4__0_n_0 }));
  FDRE \t_V_2_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[10]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[11]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[12]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[12]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[8]_i_1__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[12]_i_1__0_n_0 ,\t_V_2_reg_334_reg[12]_i_1__0_n_1 ,\t_V_2_reg_334_reg[12]_i_1__0_n_2 ,\t_V_2_reg_334_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[12]_i_1__0_n_4 ,\t_V_2_reg_334_reg[12]_i_1__0_n_5 ,\t_V_2_reg_334_reg[12]_i_1__0_n_6 ,\t_V_2_reg_334_reg[12]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[15:12]));
  FDRE \t_V_2_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[13]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[14]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[12]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[15]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[16]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[16]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[12]_i_1__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[16]_i_1__0_n_0 ,\t_V_2_reg_334_reg[16]_i_1__0_n_1 ,\t_V_2_reg_334_reg[16]_i_1__0_n_2 ,\t_V_2_reg_334_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[16]_i_1__0_n_4 ,\t_V_2_reg_334_reg[16]_i_1__0_n_5 ,\t_V_2_reg_334_reg[16]_i_1__0_n_6 ,\t_V_2_reg_334_reg[16]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[19:16]));
  FDRE \t_V_2_reg_334_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[17]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[18]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[16]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[19]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3__0_n_6 ),
        .Q(t_V_2_reg_334_reg[1]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[20]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[20]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[16]_i_1__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[20]_i_1__0_n_0 ,\t_V_2_reg_334_reg[20]_i_1__0_n_1 ,\t_V_2_reg_334_reg[20]_i_1__0_n_2 ,\t_V_2_reg_334_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[20]_i_1__0_n_4 ,\t_V_2_reg_334_reg[20]_i_1__0_n_5 ,\t_V_2_reg_334_reg[20]_i_1__0_n_6 ,\t_V_2_reg_334_reg[20]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[23:20]));
  FDRE \t_V_2_reg_334_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[21]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[22]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[20]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[23]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[24]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[24]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[20]_i_1__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[24]_i_1__0_n_0 ,\t_V_2_reg_334_reg[24]_i_1__0_n_1 ,\t_V_2_reg_334_reg[24]_i_1__0_n_2 ,\t_V_2_reg_334_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[24]_i_1__0_n_4 ,\t_V_2_reg_334_reg[24]_i_1__0_n_5 ,\t_V_2_reg_334_reg[24]_i_1__0_n_6 ,\t_V_2_reg_334_reg[24]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[27:24]));
  FDRE \t_V_2_reg_334_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[25]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[26]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[24]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[27]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[28]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[28]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_t_V_2_reg_334_reg[28]_i_1__0_CO_UNCONNECTED [3],\t_V_2_reg_334_reg[28]_i_1__0_n_1 ,\t_V_2_reg_334_reg[28]_i_1__0_n_2 ,\t_V_2_reg_334_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[28]_i_1__0_n_4 ,\t_V_2_reg_334_reg[28]_i_1__0_n_5 ,\t_V_2_reg_334_reg[28]_i_1__0_n_6 ,\t_V_2_reg_334_reg[28]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[31:28]));
  FDRE \t_V_2_reg_334_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[29]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3__0_n_5 ),
        .Q(t_V_2_reg_334_reg[2]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[30]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[28]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[31]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[0]_i_3__0_n_4 ),
        .Q(t_V_2_reg_334_reg[3]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[4]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[4]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[0]_i_3__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[4]_i_1__0_n_0 ,\t_V_2_reg_334_reg[4]_i_1__0_n_1 ,\t_V_2_reg_334_reg[4]_i_1__0_n_2 ,\t_V_2_reg_334_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[4]_i_1__0_n_4 ,\t_V_2_reg_334_reg[4]_i_1__0_n_5 ,\t_V_2_reg_334_reg[4]_i_1__0_n_6 ,\t_V_2_reg_334_reg[4]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[7:4]));
  FDRE \t_V_2_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[5]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1__0_n_5 ),
        .Q(t_V_2_reg_334_reg[6]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[4]_i_1__0_n_4 ),
        .Q(t_V_2_reg_334_reg[7]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  FDRE \t_V_2_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1__0_n_7 ),
        .Q(t_V_2_reg_334_reg[8]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  CARRY4 \t_V_2_reg_334_reg[8]_i_1__0 
       (.CI(\t_V_2_reg_334_reg[4]_i_1__0_n_0 ),
        .CO({\t_V_2_reg_334_reg[8]_i_1__0_n_0 ,\t_V_2_reg_334_reg[8]_i_1__0_n_1 ,\t_V_2_reg_334_reg[8]_i_1__0_n_2 ,\t_V_2_reg_334_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_334_reg[8]_i_1__0_n_4 ,\t_V_2_reg_334_reg[8]_i_1__0_n_5 ,\t_V_2_reg_334_reg[8]_i_1__0_n_6 ,\t_V_2_reg_334_reg[8]_i_1__0_n_7 }),
        .S(t_V_2_reg_334_reg[11:8]));
  FDRE \t_V_2_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3340),
        .D(\t_V_2_reg_334_reg[8]_i_1__0_n_6 ),
        .Q(t_V_2_reg_334_reg[9]),
        .R(\t_V_2_reg_334[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_323[31]_i_1__0 
       (.I0(grp_Filter2D_fu_56_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(t_V_reg_323));
  FDRE \t_V_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[0]),
        .Q(\t_V_reg_323_reg_n_0_[0] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[10]),
        .Q(\t_V_reg_323_reg_n_0_[10] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[11]),
        .Q(\t_V_reg_323_reg_n_0_[11] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[12]),
        .Q(\t_V_reg_323_reg_n_0_[12] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[13]),
        .Q(\t_V_reg_323_reg_n_0_[13] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[14]),
        .Q(\t_V_reg_323_reg_n_0_[14] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[15]),
        .Q(\t_V_reg_323_reg_n_0_[15] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[16]),
        .Q(\t_V_reg_323_reg_n_0_[16] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[17]),
        .Q(\t_V_reg_323_reg_n_0_[17] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[18]),
        .Q(\t_V_reg_323_reg_n_0_[18] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[19]),
        .Q(\t_V_reg_323_reg_n_0_[19] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[1]),
        .Q(\t_V_reg_323_reg_n_0_[1] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[20]),
        .Q(\t_V_reg_323_reg_n_0_[20] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[21]),
        .Q(\t_V_reg_323_reg_n_0_[21] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[22]),
        .Q(\t_V_reg_323_reg_n_0_[22] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[23]),
        .Q(\t_V_reg_323_reg_n_0_[23] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[24]),
        .Q(\t_V_reg_323_reg_n_0_[24] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[25]),
        .Q(\t_V_reg_323_reg_n_0_[25] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[26]),
        .Q(\t_V_reg_323_reg_n_0_[26] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[27]),
        .Q(\t_V_reg_323_reg_n_0_[27] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[28]),
        .Q(\t_V_reg_323_reg_n_0_[28] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[29]),
        .Q(\t_V_reg_323_reg_n_0_[29] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[2]),
        .Q(\t_V_reg_323_reg_n_0_[2] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[30]),
        .Q(\t_V_reg_323_reg_n_0_[30] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[31]),
        .Q(\t_V_reg_323_reg_n_0_[31] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[3]),
        .Q(\t_V_reg_323_reg_n_0_[3] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[4]),
        .Q(\t_V_reg_323_reg_n_0_[4] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[5]),
        .Q(\t_V_reg_323_reg_n_0_[5] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[6]),
        .Q(\t_V_reg_323_reg_n_0_[6] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[7]),
        .Q(\t_V_reg_323_reg_n_0_[7] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[8]),
        .Q(\t_V_reg_323_reg_n_0_[8] ),
        .R(t_V_reg_323));
  FDRE \t_V_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_1550[9]),
        .Q(\t_V_reg_323_reg_n_0_[9] ),
        .R(t_V_reg_323));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_10 
       (.I0(src_kernel_win_0_va_6_reg_1653[5]),
        .I1(\tmp_61_reg_1686_reg[5]_i_1_n_4 ),
        .O(\tmp26_reg_1691[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_11 
       (.I0(src_kernel_win_0_va_6_reg_1653[4]),
        .I1(\tmp_61_reg_1686_reg[5]_i_1_n_5 ),
        .O(\tmp26_reg_1691[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_4 
       (.I0(\tmp26_reg_1691_reg[10]_i_2__0_n_6 ),
        .I1(\tmp26_reg_1691_reg[10]_i_7_n_3 ),
        .O(\tmp26_reg_1691[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_5 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_4 ),
        .I1(\tmp26_reg_1691_reg[10]_i_2__0_n_7 ),
        .O(\tmp26_reg_1691[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_8 
       (.I0(src_kernel_win_0_va_6_reg_1653[7]),
        .I1(\tmp_61_reg_1686_reg[7]_i_1__0_n_6 ),
        .O(\tmp26_reg_1691[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[10]_i_9 
       (.I0(src_kernel_win_0_va_6_reg_1653[6]),
        .I1(\tmp_61_reg_1686_reg[7]_i_1__0_n_7 ),
        .O(\tmp26_reg_1691[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_2__0 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_5 ),
        .I1(\tmp26_reg_1691_reg[3]_i_5_n_4 ),
        .O(\tmp26_reg_1691[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_3__0 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_6 ),
        .I1(\tmp26_reg_1691_reg[3]_i_5_n_5 ),
        .O(\tmp26_reg_1691[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_4__0 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_7 ),
        .I1(\tmp26_reg_1691_reg[3]_i_5_n_6 ),
        .O(\tmp26_reg_1691[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_6 
       (.I0(src_kernel_win_0_va_6_reg_1653[3]),
        .I1(\tmp_61_reg_1686_reg[5]_i_1_n_6 ),
        .O(\tmp26_reg_1691[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_7 
       (.I0(src_kernel_win_0_va_6_reg_1653[2]),
        .I1(\tmp_61_reg_1686_reg[5]_i_1_n_7 ),
        .O(\tmp26_reg_1691[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_8 
       (.I0(src_kernel_win_0_va_6_reg_1653[1]),
        .I1(\A[1]__2_n_0 ),
        .O(\tmp26_reg_1691[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[3]_i_9 
       (.I0(src_kernel_win_0_va_6_reg_1653[0]),
        .I1(\A[0]__2_n_0 ),
        .O(\tmp26_reg_1691[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_3__0 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_5 ),
        .I1(\tmp26_reg_1691_reg[10]_i_6_n_4 ),
        .O(\tmp26_reg_1691[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_4__0 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_6 ),
        .I1(\tmp26_reg_1691_reg[10]_i_6_n_5 ),
        .O(\tmp26_reg_1691[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_5__0 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_7 ),
        .I1(\tmp26_reg_1691_reg[10]_i_6_n_6 ),
        .O(\tmp26_reg_1691[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1691[7]_i_6 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_4 ),
        .I1(\tmp26_reg_1691_reg[10]_i_6_n_7 ),
        .O(\tmp26_reg_1691[7]_i_6_n_0 ));
  FDRE \tmp26_reg_1691_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[0]),
        .Q(tmp26_reg_1691[0]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[10]),
        .Q(tmp26_reg_1691[10]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[10]_i_1__0 
       (.CI(\tmp26_reg_1691_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_tmp26_reg_1691_reg[10]_i_1__0_CO_UNCONNECTED [3:2],\tmp26_reg_1691_reg[10]_i_1__0_n_2 ,\tmp26_reg_1691_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp26_reg_1691_reg[10]_i_2__0_n_6 ,\tmp26_reg_1691_reg[10]_i_3__0_n_4 }),
        .O({\NLW_tmp26_reg_1691_reg[10]_i_1__0_O_UNCONNECTED [3],tmp26_fu_1252_p2[10:8]}),
        .S({1'b0,\tmp26_reg_1691_reg[10]_i_2__0_n_6 ,\tmp26_reg_1691[10]_i_4_n_0 ,\tmp26_reg_1691[10]_i_5_n_0 }));
  CARRY4 \tmp26_reg_1691_reg[10]_i_2__0 
       (.CI(\tmp26_reg_1691_reg[10]_i_6_n_0 ),
        .CO({\NLW_tmp26_reg_1691_reg[10]_i_2__0_CO_UNCONNECTED [3:1],\tmp26_reg_1691_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp26_reg_1691_reg[10]_i_2__0_O_UNCONNECTED [3:2],\tmp26_reg_1691_reg[10]_i_2__0_n_6 ,\tmp26_reg_1691_reg[10]_i_2__0_n_7 }),
        .S({1'b0,1'b0,\tmp_61_reg_1686_reg[7]_i_1__0_n_4 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_5 }));
  CARRY4 \tmp26_reg_1691_reg[10]_i_3__0 
       (.CI(\tmp26_reg_1691_reg[7]_i_2_n_0 ),
        .CO({\tmp26_reg_1691_reg[10]_i_3__0_n_0 ,\tmp26_reg_1691_reg[10]_i_3__0_n_1 ,\tmp26_reg_1691_reg[10]_i_3__0_n_2 ,\tmp26_reg_1691_reg[10]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp26_reg_1691_reg[10]_i_3__0_n_4 ,\tmp26_reg_1691_reg[10]_i_3__0_n_5 ,\tmp26_reg_1691_reg[10]_i_3__0_n_6 ,\tmp26_reg_1691_reg[10]_i_3__0_n_7 }),
        .S(src_kernel_win_0_va_fu_158[7:4]));
  CARRY4 \tmp26_reg_1691_reg[10]_i_6 
       (.CI(\tmp26_reg_1691_reg[3]_i_5_n_0 ),
        .CO({\tmp26_reg_1691_reg[10]_i_6_n_0 ,\tmp26_reg_1691_reg[10]_i_6_n_1 ,\tmp26_reg_1691_reg[10]_i_6_n_2 ,\tmp26_reg_1691_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1653[7:4]),
        .O({\tmp26_reg_1691_reg[10]_i_6_n_4 ,\tmp26_reg_1691_reg[10]_i_6_n_5 ,\tmp26_reg_1691_reg[10]_i_6_n_6 ,\tmp26_reg_1691_reg[10]_i_6_n_7 }),
        .S({\tmp26_reg_1691[10]_i_8_n_0 ,\tmp26_reg_1691[10]_i_9_n_0 ,\tmp26_reg_1691[10]_i_10_n_0 ,\tmp26_reg_1691[10]_i_11_n_0 }));
  CARRY4 \tmp26_reg_1691_reg[10]_i_7 
       (.CI(\tmp26_reg_1691_reg[10]_i_3__0_n_0 ),
        .CO({\NLW_tmp26_reg_1691_reg[10]_i_7_CO_UNCONNECTED [3:1],\tmp26_reg_1691_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp26_reg_1691_reg[10]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp26_reg_1691_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[1]),
        .Q(tmp26_reg_1691[1]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[2]),
        .Q(tmp26_reg_1691[2]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[3]),
        .Q(tmp26_reg_1691[3]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp26_reg_1691_reg[3]_i_1__0_n_0 ,\tmp26_reg_1691_reg[3]_i_1__0_n_1 ,\tmp26_reg_1691_reg[3]_i_1__0_n_2 ,\tmp26_reg_1691_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp26_reg_1691_reg[7]_i_2_n_5 ,\tmp26_reg_1691_reg[7]_i_2_n_6 ,\tmp26_reg_1691_reg[7]_i_2_n_7 ,1'b0}),
        .O(tmp26_fu_1252_p2[3:0]),
        .S({\tmp26_reg_1691[3]_i_2__0_n_0 ,\tmp26_reg_1691[3]_i_3__0_n_0 ,\tmp26_reg_1691[3]_i_4__0_n_0 ,\tmp26_reg_1691_reg[3]_i_5_n_7 }));
  CARRY4 \tmp26_reg_1691_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\tmp26_reg_1691_reg[3]_i_5_n_0 ,\tmp26_reg_1691_reg[3]_i_5_n_1 ,\tmp26_reg_1691_reg[3]_i_5_n_2 ,\tmp26_reg_1691_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1653[3:0]),
        .O({\tmp26_reg_1691_reg[3]_i_5_n_4 ,\tmp26_reg_1691_reg[3]_i_5_n_5 ,\tmp26_reg_1691_reg[3]_i_5_n_6 ,\tmp26_reg_1691_reg[3]_i_5_n_7 }),
        .S({\tmp26_reg_1691[3]_i_6_n_0 ,\tmp26_reg_1691[3]_i_7_n_0 ,\tmp26_reg_1691[3]_i_8_n_0 ,\tmp26_reg_1691[3]_i_9_n_0 }));
  FDRE \tmp26_reg_1691_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[4]),
        .Q(tmp26_reg_1691[4]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[5]),
        .Q(tmp26_reg_1691[5]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[6]),
        .Q(tmp26_reg_1691[6]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[7]),
        .Q(tmp26_reg_1691[7]),
        .R(1'b0));
  CARRY4 \tmp26_reg_1691_reg[7]_i_1__0 
       (.CI(\tmp26_reg_1691_reg[3]_i_1__0_n_0 ),
        .CO({\tmp26_reg_1691_reg[7]_i_1__0_n_0 ,\tmp26_reg_1691_reg[7]_i_1__0_n_1 ,\tmp26_reg_1691_reg[7]_i_1__0_n_2 ,\tmp26_reg_1691_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp26_reg_1691_reg[10]_i_3__0_n_5 ,\tmp26_reg_1691_reg[10]_i_3__0_n_6 ,\tmp26_reg_1691_reg[10]_i_3__0_n_7 ,\tmp26_reg_1691_reg[7]_i_2_n_4 }),
        .O(tmp26_fu_1252_p2[7:4]),
        .S({\tmp26_reg_1691[7]_i_3__0_n_0 ,\tmp26_reg_1691[7]_i_4__0_n_0 ,\tmp26_reg_1691[7]_i_5__0_n_0 ,\tmp26_reg_1691[7]_i_6_n_0 }));
  CARRY4 \tmp26_reg_1691_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\tmp26_reg_1691_reg[7]_i_2_n_0 ,\tmp26_reg_1691_reg[7]_i_2_n_1 ,\tmp26_reg_1691_reg[7]_i_2_n_2 ,\tmp26_reg_1691_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,src_kernel_win_0_va_fu_158[2:1],1'b0}),
        .O({\tmp26_reg_1691_reg[7]_i_2_n_4 ,\tmp26_reg_1691_reg[7]_i_2_n_5 ,\tmp26_reg_1691_reg[7]_i_2_n_6 ,\tmp26_reg_1691_reg[7]_i_2_n_7 }),
        .S(src_kernel_win_0_va_fu_158[3:0]));
  FDRE \tmp26_reg_1691_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[8]),
        .Q(tmp26_reg_1691[8]),
        .R(1'b0));
  FDRE \tmp26_reg_1691_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp26_fu_1252_p2[9]),
        .Q(tmp26_reg_1691[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[3]_i_2 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_5 ),
        .I1(src_kernel_win_0_va_6_reg_1653[3]),
        .O(\tmp30_reg_1701[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[3]_i_3 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_6 ),
        .I1(src_kernel_win_0_va_6_reg_1653[2]),
        .O(\tmp30_reg_1701[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[3]_i_4 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_7 ),
        .I1(src_kernel_win_0_va_6_reg_1653[1]),
        .O(\tmp30_reg_1701[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[7]_i_2 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_5 ),
        .I1(src_kernel_win_0_va_6_reg_1653[7]),
        .O(\tmp30_reg_1701[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[7]_i_3 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_6 ),
        .I1(src_kernel_win_0_va_6_reg_1653[6]),
        .O(\tmp30_reg_1701[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[7]_i_4 
       (.I0(\tmp26_reg_1691_reg[10]_i_3__0_n_7 ),
        .I1(src_kernel_win_0_va_6_reg_1653[5]),
        .O(\tmp30_reg_1701[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp30_reg_1701[7]_i_5 
       (.I0(\tmp26_reg_1691_reg[7]_i_2_n_4 ),
        .I1(src_kernel_win_0_va_6_reg_1653[4]),
        .O(\tmp30_reg_1701[7]_i_5_n_0 ));
  FDRE \tmp30_reg_1701_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[0]),
        .Q(tmp30_reg_1701[0]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[1]),
        .Q(tmp30_reg_1701[1]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[2]),
        .Q(tmp30_reg_1701[2]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[3]),
        .Q(tmp30_reg_1701[3]),
        .R(1'b0));
  CARRY4 \tmp30_reg_1701_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp30_reg_1701_reg[3]_i_1_n_0 ,\tmp30_reg_1701_reg[3]_i_1_n_1 ,\tmp30_reg_1701_reg[3]_i_1_n_2 ,\tmp30_reg_1701_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp26_reg_1691_reg[7]_i_2_n_5 ,\tmp26_reg_1691_reg[7]_i_2_n_6 ,\tmp26_reg_1691_reg[7]_i_2_n_7 ,1'b0}),
        .O(tmp30_fu_1264_p2[3:0]),
        .S({\tmp30_reg_1701[3]_i_2_n_0 ,\tmp30_reg_1701[3]_i_3_n_0 ,\tmp30_reg_1701[3]_i_4_n_0 ,src_kernel_win_0_va_6_reg_1653[0]}));
  FDRE \tmp30_reg_1701_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[4]),
        .Q(tmp30_reg_1701[4]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[5]),
        .Q(tmp30_reg_1701[5]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[6]),
        .Q(tmp30_reg_1701[6]),
        .R(1'b0));
  FDRE \tmp30_reg_1701_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(tmp30_fu_1264_p2[7]),
        .Q(tmp30_reg_1701[7]),
        .R(1'b0));
  CARRY4 \tmp30_reg_1701_reg[7]_i_1 
       (.CI(\tmp30_reg_1701_reg[3]_i_1_n_0 ),
        .CO({\NLW_tmp30_reg_1701_reg[7]_i_1_CO_UNCONNECTED [3],\tmp30_reg_1701_reg[7]_i_1_n_1 ,\tmp30_reg_1701_reg[7]_i_1_n_2 ,\tmp30_reg_1701_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp26_reg_1691_reg[10]_i_3__0_n_6 ,\tmp26_reg_1691_reg[10]_i_3__0_n_7 ,\tmp26_reg_1691_reg[7]_i_2_n_4 }),
        .O(tmp30_fu_1264_p2[7:4]),
        .S({\tmp30_reg_1701[7]_i_2_n_0 ,\tmp30_reg_1701[7]_i_3_n_0 ,\tmp30_reg_1701[7]_i_4_n_0 ,\tmp30_reg_1701[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hAA00AA03AA00AA00)) 
    \tmp_117_1_reg_1573[0]_i_1__0 
       (.I0(\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .I1(\tmp_117_1_reg_1573[0]_i_2__0_n_0 ),
        .I2(\tmp_117_1_reg_1573[0]_i_3__0_n_0 ),
        .I3(\tmp_117_1_reg_1573[0]_i_4__0_n_0 ),
        .I4(\tmp_117_1_reg_1573[0]_i_5__0_n_0 ),
        .I5(\tmp_117_1_reg_1573[0]_i_6__0_n_0 ),
        .O(\tmp_117_1_reg_1573[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_117_1_reg_1573[0]_i_2__0 
       (.I0(\icmp_reg_1564[0]_i_3__0_n_0 ),
        .I1(\t_V_reg_323_reg_n_0_[14] ),
        .I2(\t_V_reg_323_reg_n_0_[15] ),
        .I3(\t_V_reg_323_reg_n_0_[12] ),
        .I4(\t_V_reg_323_reg_n_0_[13] ),
        .O(\tmp_117_1_reg_1573[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_117_1_reg_1573[0]_i_3__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[7] ),
        .I3(\t_V_reg_323_reg_n_0_[4] ),
        .I4(\t_V_reg_323_reg_n_0_[6] ),
        .I5(\t_V_reg_323_reg_n_0_[5] ),
        .O(\tmp_117_1_reg_1573[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_117_1_reg_1573[0]_i_4__0 
       (.I0(exitcond389_i_fu_465_p2),
        .I1(ap_CS_fsm_state2),
        .O(\tmp_117_1_reg_1573[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_117_1_reg_1573[0]_i_5__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[3] ),
        .O(\tmp_117_1_reg_1573[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tmp_117_1_reg_1573[0]_i_6__0 
       (.I0(\icmp_reg_1564[0]_i_10__0_n_0 ),
        .I1(\icmp_reg_1564[0]_i_9__0_n_0 ),
        .I2(\t_V_reg_323_reg_n_0_[24] ),
        .I3(\t_V_reg_323_reg_n_0_[25] ),
        .I4(\t_V_reg_323_reg_n_0_[26] ),
        .I5(\icmp_reg_1564[0]_i_8__0_n_0 ),
        .O(\tmp_117_1_reg_1573[0]_i_6__0_n_0 ));
  FDRE \tmp_117_1_reg_1573_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_117_1_reg_1573[0]_i_1__0_n_0 ),
        .Q(\tmp_117_1_reg_1573_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    \tmp_16_reg_1569[0]_i_1__0 
       (.I0(\tmp_16_reg_1569_reg_n_0_[0] ),
        .I1(\tmp_117_1_reg_1573[0]_i_4__0_n_0 ),
        .I2(\tmp_117_1_reg_1573[0]_i_2__0_n_0 ),
        .I3(\tmp_16_reg_1569[0]_i_2__0_n_0 ),
        .I4(\icmp_reg_1564[0]_i_6__0_n_0 ),
        .I5(\tmp_117_1_reg_1573[0]_i_6__0_n_0 ),
        .O(\tmp_16_reg_1569[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \tmp_16_reg_1569[0]_i_2__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .I2(\t_V_reg_323_reg_n_0_[2] ),
        .I3(\t_V_reg_323_reg_n_0_[3] ),
        .I4(exitcond389_i_fu_465_p2),
        .I5(ap_CS_fsm_state2),
        .O(\tmp_16_reg_1569[0]_i_2__0_n_0 ));
  FDRE \tmp_16_reg_1569_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_reg_1569[0]_i_1__0_n_0 ),
        .Q(\tmp_16_reg_1569_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_10__0 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .I1(\t_V_reg_323_reg_n_0_[24] ),
        .O(\tmp_17_reg_1577[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_12__0 
       (.I0(\t_V_reg_323_reg_n_0_[22] ),
        .I1(\t_V_reg_323_reg_n_0_[23] ),
        .O(\tmp_17_reg_1577[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_13__0 
       (.I0(\t_V_reg_323_reg_n_0_[21] ),
        .I1(\t_V_reg_323_reg_n_0_[20] ),
        .O(\tmp_17_reg_1577[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_14__0 
       (.I0(\t_V_reg_323_reg_n_0_[18] ),
        .I1(\t_V_reg_323_reg_n_0_[19] ),
        .O(\tmp_17_reg_1577[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_15__0 
       (.I0(\t_V_reg_323_reg_n_0_[17] ),
        .I1(\t_V_reg_323_reg_n_0_[16] ),
        .O(\tmp_17_reg_1577[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_16__0 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .I1(\t_V_reg_323_reg_n_0_[22] ),
        .O(\tmp_17_reg_1577[0]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_17__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[21] ),
        .O(\tmp_17_reg_1577[0]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_18__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .I1(\t_V_reg_323_reg_n_0_[18] ),
        .O(\tmp_17_reg_1577[0]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_19__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\tmp_17_reg_1577[0]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_21__0 
       (.I0(\t_V_reg_323_reg_n_0_[15] ),
        .I1(\t_V_reg_323_reg_n_0_[14] ),
        .O(\tmp_17_reg_1577[0]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_22__0 
       (.I0(\t_V_reg_323_reg_n_0_[12] ),
        .I1(\t_V_reg_323_reg_n_0_[13] ),
        .O(\tmp_17_reg_1577[0]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_23__0 
       (.I0(\t_V_reg_323_reg_n_0_[10] ),
        .I1(\t_V_reg_323_reg_n_0_[11] ),
        .O(\tmp_17_reg_1577[0]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_24__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[15] ),
        .O(\tmp_17_reg_1577[0]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_25__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .I1(\t_V_reg_323_reg_n_0_[12] ),
        .O(\tmp_17_reg_1577[0]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_26__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .O(\tmp_17_reg_1577[0]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_17_reg_1577[0]_i_27__0 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .I1(\t_V_reg_323_reg_n_0_[9] ),
        .O(\tmp_17_reg_1577[0]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_17_reg_1577[0]_i_28__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_17_reg_1577[0]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_29__0 
       (.I0(\t_V_reg_323_reg_n_0_[2] ),
        .I1(\t_V_reg_323_reg_n_0_[3] ),
        .O(\tmp_17_reg_1577[0]_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_30__0 
       (.I0(\t_V_reg_323_reg_n_0_[1] ),
        .I1(\t_V_reg_323_reg_n_0_[0] ),
        .O(\tmp_17_reg_1577[0]_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_17_reg_1577[0]_i_31__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .O(\tmp_17_reg_1577[0]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_17_reg_1577[0]_i_32__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_17_reg_1577[0]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_33__0 
       (.I0(\t_V_reg_323_reg_n_0_[3] ),
        .I1(\t_V_reg_323_reg_n_0_[2] ),
        .O(\tmp_17_reg_1577[0]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_34__0 
       (.I0(\t_V_reg_323_reg_n_0_[0] ),
        .I1(\t_V_reg_323_reg_n_0_[1] ),
        .O(\tmp_17_reg_1577[0]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_3__0 
       (.I0(\t_V_reg_323_reg_n_0_[30] ),
        .I1(\t_V_reg_323_reg_n_0_[31] ),
        .O(\tmp_17_reg_1577[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_4__0 
       (.I0(\t_V_reg_323_reg_n_0_[28] ),
        .I1(\t_V_reg_323_reg_n_0_[29] ),
        .O(\tmp_17_reg_1577[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_5__0 
       (.I0(\t_V_reg_323_reg_n_0_[26] ),
        .I1(\t_V_reg_323_reg_n_0_[27] ),
        .O(\tmp_17_reg_1577[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_17_reg_1577[0]_i_6__0 
       (.I0(\t_V_reg_323_reg_n_0_[24] ),
        .I1(\t_V_reg_323_reg_n_0_[25] ),
        .O(\tmp_17_reg_1577[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_7__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\tmp_17_reg_1577[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_8__0 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .I1(\t_V_reg_323_reg_n_0_[28] ),
        .O(\tmp_17_reg_1577[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_17_reg_1577[0]_i_9__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .I1(\t_V_reg_323_reg_n_0_[26] ),
        .O(\tmp_17_reg_1577[0]_i_9__0_n_0 ));
  FDRE \tmp_17_reg_1577_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(tmp_17_fu_515_p2),
        .Q(tmp_17_reg_1577),
        .R(1'b0));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_11__0 
       (.CI(\tmp_17_reg_1577_reg[0]_i_20__0_n_0 ),
        .CO({\tmp_17_reg_1577_reg[0]_i_11__0_n_0 ,\tmp_17_reg_1577_reg[0]_i_11__0_n_1 ,\tmp_17_reg_1577_reg[0]_i_11__0_n_2 ,\tmp_17_reg_1577_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_21__0_n_0 ,\tmp_17_reg_1577[0]_i_22__0_n_0 ,\tmp_17_reg_1577[0]_i_23__0_n_0 ,\t_V_reg_323_reg_n_0_[9] }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_24__0_n_0 ,\tmp_17_reg_1577[0]_i_25__0_n_0 ,\tmp_17_reg_1577[0]_i_26__0_n_0 ,\tmp_17_reg_1577[0]_i_27__0_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_1__0 
       (.CI(\tmp_17_reg_1577_reg[0]_i_2__0_n_0 ),
        .CO({tmp_17_fu_515_p2,\tmp_17_reg_1577_reg[0]_i_1__0_n_1 ,\tmp_17_reg_1577_reg[0]_i_1__0_n_2 ,\tmp_17_reg_1577_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_3__0_n_0 ,\tmp_17_reg_1577[0]_i_4__0_n_0 ,\tmp_17_reg_1577[0]_i_5__0_n_0 ,\tmp_17_reg_1577[0]_i_6__0_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_1__0_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_7__0_n_0 ,\tmp_17_reg_1577[0]_i_8__0_n_0 ,\tmp_17_reg_1577[0]_i_9__0_n_0 ,\tmp_17_reg_1577[0]_i_10__0_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_20__0 
       (.CI(1'b0),
        .CO({\tmp_17_reg_1577_reg[0]_i_20__0_n_0 ,\tmp_17_reg_1577_reg[0]_i_20__0_n_1 ,\tmp_17_reg_1577_reg[0]_i_20__0_n_2 ,\tmp_17_reg_1577_reg[0]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_17_reg_1577[0]_i_28__0_n_0 ,\tmp_17_reg_1577[0]_i_29__0_n_0 ,\tmp_17_reg_1577[0]_i_30__0_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_31__0_n_0 ,\tmp_17_reg_1577[0]_i_32__0_n_0 ,\tmp_17_reg_1577[0]_i_33__0_n_0 ,\tmp_17_reg_1577[0]_i_34__0_n_0 }));
  CARRY4 \tmp_17_reg_1577_reg[0]_i_2__0 
       (.CI(\tmp_17_reg_1577_reg[0]_i_11__0_n_0 ),
        .CO({\tmp_17_reg_1577_reg[0]_i_2__0_n_0 ,\tmp_17_reg_1577_reg[0]_i_2__0_n_1 ,\tmp_17_reg_1577_reg[0]_i_2__0_n_2 ,\tmp_17_reg_1577_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_17_reg_1577[0]_i_12__0_n_0 ,\tmp_17_reg_1577[0]_i_13__0_n_0 ,\tmp_17_reg_1577[0]_i_14__0_n_0 ,\tmp_17_reg_1577[0]_i_15__0_n_0 }),
        .O(\NLW_tmp_17_reg_1577_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_1577[0]_i_16__0_n_0 ,\tmp_17_reg_1577[0]_i_17__0_n_0 ,\tmp_17_reg_1577[0]_i_18__0_n_0 ,\tmp_17_reg_1577[0]_i_19__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h45FF00BA)) 
    \tmp_53_reg_1612[0]_i_1__0 
       (.I0(tmp_11_fu_886_p2),
        .I1(ImagLoc_x_fu_833_p2),
        .I2(tmp_9_fu_853_p2),
        .I3(t_V_2_reg_334_reg__0),
        .I4(p_assign_2_fu_891_p2[0]),
        .O(tmp_53_fu_930_p1[0]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \tmp_53_reg_1612[1]_i_1__0 
       (.I0(p_assign_1_fu_872_p2[1]),
        .I1(tmp_11_fu_886_p2),
        .I2(ImagLoc_x_fu_833_p2),
        .I3(tmp_9_fu_853_p2),
        .I4(\k_buf_0_val_3_addr_reg_1624_reg[4]_i_2__0_n_7 ),
        .I5(p_assign_2_fu_891_p2[1]),
        .O(tmp_53_fu_930_p1[1]));
  FDRE \tmp_53_reg_1612_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[0]),
        .Q(tmp_53_reg_1612[0]),
        .R(1'b0));
  FDRE \tmp_53_reg_1612_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1608[0]_i_1__0_n_0 ),
        .D(tmp_53_fu_930_p1[1]),
        .Q(tmp_53_reg_1612[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_11__0 
       (.I0(\t_V_reg_323_reg_n_0_[19] ),
        .I1(\t_V_reg_323_reg_n_0_[18] ),
        .O(\tmp_5_reg_1555[0]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_12__0 
       (.I0(\t_V_reg_323_reg_n_0_[16] ),
        .I1(\t_V_reg_323_reg_n_0_[17] ),
        .O(\tmp_5_reg_1555[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_13__0 
       (.I0(\t_V_reg_323_reg_n_0_[14] ),
        .I1(\t_V_reg_323_reg_n_0_[15] ),
        .O(\tmp_5_reg_1555[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_14__0 
       (.I0(\t_V_reg_323_reg_n_0_[13] ),
        .I1(\t_V_reg_323_reg_n_0_[12] ),
        .O(\tmp_5_reg_1555[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_15__0 
       (.I0(\t_V_reg_323_reg_n_0_[9] ),
        .I1(\t_V_reg_323_reg_n_0_[8] ),
        .O(\tmp_5_reg_1555[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_5_reg_1555[0]_i_16__0 
       (.I0(\t_V_reg_323_reg_n_0_[6] ),
        .I1(\t_V_reg_323_reg_n_0_[7] ),
        .O(\tmp_5_reg_1555[0]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_1555[0]_i_17__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .O(\tmp_5_reg_1555[0]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_18__0 
       (.I0(\t_V_reg_323_reg_n_0_[11] ),
        .I1(\t_V_reg_323_reg_n_0_[10] ),
        .O(\tmp_5_reg_1555[0]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1555[0]_i_19__0 
       (.I0(\t_V_reg_323_reg_n_0_[8] ),
        .I1(\t_V_reg_323_reg_n_0_[9] ),
        .O(\tmp_5_reg_1555[0]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1555[0]_i_20__0 
       (.I0(\t_V_reg_323_reg_n_0_[7] ),
        .I1(\t_V_reg_323_reg_n_0_[6] ),
        .O(\tmp_5_reg_1555[0]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1555[0]_i_21__0 
       (.I0(\t_V_reg_323_reg_n_0_[5] ),
        .I1(\t_V_reg_323_reg_n_0_[4] ),
        .O(\tmp_5_reg_1555[0]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_3__0 
       (.I0(\t_V_reg_323_reg_n_0_[31] ),
        .I1(\t_V_reg_323_reg_n_0_[30] ),
        .O(\tmp_5_reg_1555[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_4__0 
       (.I0(\t_V_reg_323_reg_n_0_[29] ),
        .I1(\t_V_reg_323_reg_n_0_[28] ),
        .O(\tmp_5_reg_1555[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_6__0 
       (.I0(\t_V_reg_323_reg_n_0_[27] ),
        .I1(\t_V_reg_323_reg_n_0_[26] ),
        .O(\tmp_5_reg_1555[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_7__0 
       (.I0(\t_V_reg_323_reg_n_0_[25] ),
        .I1(\t_V_reg_323_reg_n_0_[24] ),
        .O(\tmp_5_reg_1555[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_8__0 
       (.I0(\t_V_reg_323_reg_n_0_[23] ),
        .I1(\t_V_reg_323_reg_n_0_[22] ),
        .O(\tmp_5_reg_1555[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1555[0]_i_9__0 
       (.I0(\t_V_reg_323_reg_n_0_[20] ),
        .I1(\t_V_reg_323_reg_n_0_[21] ),
        .O(\tmp_5_reg_1555[0]_i_9__0_n_0 ));
  FDRE \tmp_5_reg_1555_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(tmp_5_fu_476_p2),
        .Q(tmp_5_reg_1555),
        .R(1'b0));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_10__0 
       (.CI(1'b0),
        .CO({\tmp_5_reg_1555_reg[0]_i_10__0_n_0 ,\tmp_5_reg_1555_reg[0]_i_10__0_n_1 ,\tmp_5_reg_1555_reg[0]_i_10__0_n_2 ,\tmp_5_reg_1555_reg[0]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_5_reg_1555[0]_i_15__0_n_0 ,\tmp_5_reg_1555[0]_i_16__0_n_0 ,\tmp_5_reg_1555[0]_i_17__0_n_0 }),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_18__0_n_0 ,\tmp_5_reg_1555[0]_i_19__0_n_0 ,\tmp_5_reg_1555[0]_i_20__0_n_0 ,\tmp_5_reg_1555[0]_i_21__0_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_1__0 
       (.CI(\tmp_5_reg_1555_reg[0]_i_2__0_n_0 ),
        .CO({\NLW_tmp_5_reg_1555_reg[0]_i_1__0_CO_UNCONNECTED [3:2],tmp_5_fu_476_p2,\tmp_5_reg_1555_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_5_reg_1555_reg[0]_i_1__0_O_UNCONNECTED [3],tmp_73_0_not_fu_481_p2,\NLW_tmp_5_reg_1555_reg[0]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,\tmp_5_reg_1555[0]_i_3__0_n_0 ,\tmp_5_reg_1555[0]_i_4__0_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_2__0 
       (.CI(\tmp_5_reg_1555_reg[0]_i_5__0_n_0 ),
        .CO({\tmp_5_reg_1555_reg[0]_i_2__0_n_0 ,\tmp_5_reg_1555_reg[0]_i_2__0_n_1 ,\tmp_5_reg_1555_reg[0]_i_2__0_n_2 ,\tmp_5_reg_1555_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_6__0_n_0 ,\tmp_5_reg_1555[0]_i_7__0_n_0 ,\tmp_5_reg_1555[0]_i_8__0_n_0 ,\tmp_5_reg_1555[0]_i_9__0_n_0 }));
  CARRY4 \tmp_5_reg_1555_reg[0]_i_5__0 
       (.CI(\tmp_5_reg_1555_reg[0]_i_10__0_n_0 ),
        .CO({\tmp_5_reg_1555_reg[0]_i_5__0_n_0 ,\tmp_5_reg_1555_reg[0]_i_5__0_n_1 ,\tmp_5_reg_1555_reg[0]_i_5__0_n_2 ,\tmp_5_reg_1555_reg[0]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1555_reg[0]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1555[0]_i_11__0_n_0 ,\tmp_5_reg_1555[0]_i_12__0_n_0 ,\tmp_5_reg_1555[0]_i_13__0_n_0 ,\tmp_5_reg_1555[0]_i_14__0_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_61_reg_1686[5]_i_2 
       (.I0(\A[4]__2_n_0 ),
        .I1(\A[5]__2_n_0 ),
        .O(\tmp_61_reg_1686[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_61_reg_1686[5]_i_3 
       (.I0(\A[3]__2_n_0 ),
        .I1(\A[4]__2_n_0 ),
        .O(\tmp_61_reg_1686[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_61_reg_1686[5]_i_4 
       (.I0(\A[2]__2_n_0 ),
        .I1(\A[3]__2_n_0 ),
        .O(\tmp_61_reg_1686[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_61_reg_1686[7]_i_2 
       (.I0(\A[7]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_61_reg_1686[7]_i_3__0 
       (.I0(\A[6]__2_n_0 ),
        .I1(\A[7]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_61_reg_1686[7]_i_4__0 
       (.I0(\A[5]__2_n_0 ),
        .I1(\A[6]__2_n_0 ),
        .O(\tmp_61_reg_1686[7]_i_4__0_n_0 ));
  FDRE \tmp_61_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\A[0]__2_n_0 ),
        .Q(tmp_61_reg_1686[0]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\A[1]__2_n_0 ),
        .Q(tmp_61_reg_1686[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[5]_i_1_n_7 ),
        .Q(tmp_61_reg_1686[2]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[5]_i_1_n_6 ),
        .Q(tmp_61_reg_1686[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[5]_i_1_n_5 ),
        .Q(tmp_61_reg_1686[4]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[5]_i_1_n_4 ),
        .Q(tmp_61_reg_1686[5]),
        .R(1'b0));
  CARRY4 \tmp_61_reg_1686_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_61_reg_1686_reg[5]_i_1_n_0 ,\tmp_61_reg_1686_reg[5]_i_1_n_1 ,\tmp_61_reg_1686_reg[5]_i_1_n_2 ,\tmp_61_reg_1686_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\A[4]__2_n_0 ,\A[3]__2_n_0 ,\A[2]__2_n_0 ,1'b1}),
        .O({\tmp_61_reg_1686_reg[5]_i_1_n_4 ,\tmp_61_reg_1686_reg[5]_i_1_n_5 ,\tmp_61_reg_1686_reg[5]_i_1_n_6 ,\tmp_61_reg_1686_reg[5]_i_1_n_7 }),
        .S({\tmp_61_reg_1686[5]_i_2_n_0 ,\tmp_61_reg_1686[5]_i_3_n_0 ,\tmp_61_reg_1686[5]_i_4_n_0 ,\A[2]__2_n_0 }));
  FDRE \tmp_61_reg_1686_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[7]_i_1__0_n_7 ),
        .Q(tmp_61_reg_1686[6]),
        .R(1'b0));
  FDRE \tmp_61_reg_1686_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_4_1_1_reg_16760),
        .D(\tmp_61_reg_1686_reg[7]_i_1__0_n_6 ),
        .Q(tmp_61_reg_1686[7]),
        .R(1'b0));
  CARRY4 \tmp_61_reg_1686_reg[7]_i_1__0 
       (.CI(\tmp_61_reg_1686_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp_61_reg_1686_reg[7]_i_1__0_CO_UNCONNECTED [3],\tmp_61_reg_1686_reg[7]_i_1__0_n_1 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_2 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\A[7]__2_n_0 ,\A[6]__2_n_0 ,\A[5]__2_n_0 }),
        .O({\tmp_61_reg_1686_reg[7]_i_1__0_n_4 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_5 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_6 ,\tmp_61_reg_1686_reg[7]_i_1__0_n_7 }),
        .S({1'b1,\tmp_61_reg_1686[7]_i_2_n_0 ,\tmp_61_reg_1686[7]_i_3__0_n_0 ,\tmp_61_reg_1686[7]_i_4__0_n_0 }));
  FDRE \tmp_73_0_not_reg_1559_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1564[0]_i_1__0_n_0 ),
        .D(tmp_73_0_not_fu_481_p2),
        .Q(tmp_73_0_not_reg_1559),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_984_p3,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    col_buf_0_val_1_0_fu_1002_p3,
    ram_reg,
    tmp_17_reg_1577,
    ram_reg_0,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_s_fu_182_reg[7] ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_1_fu_186_reg[7] );
  output [7:0]DOBDO;
  output [1:0]D;
  output [7:0]col_buf_0_val_0_0_fu_984_p3;
  output \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [1:0]col_buf_0_val_1_0_fu_1002_p3;
  input ram_reg;
  input tmp_17_reg_1577;
  input ram_reg_0;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_1_fu_186_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_0_0_fu_984_p3;
  wire [1:0]col_buf_0_val_1_0_fu_1002_p3;
  wire k_buf_0_val_3_ce0;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]\right_border_buf_0_1_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire tmp_17_reg_1577;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram_9 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_0_0_fu_984_p3(col_buf_0_val_0_0_fu_984_p3),
        .col_buf_0_val_1_0_fu_1002_p3(col_buf_0_val_1_0_fu_1002_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_1_fu_186_reg[7] (\right_border_buf_0_1_fu_186_reg[7] ),
        .\right_border_buf_0_s_fu_182_reg[7] (\right_border_buf_0_s_fu_182_reg[7] ),
        .\row_assign_10_2_t_reg_1594_reg[1] (\row_assign_10_2_t_reg_1594_reg[1] ),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (\src_kernel_win_0_va_7_reg_1660_reg[2] ),
        .tmp_17_reg_1577(tmp_17_reg_1577));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_11
   (DOBDO,
    D,
    \right_border_buf_0_s_fu_182_reg[7] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    ram_reg,
    tmp_17_reg_1577,
    ram_reg_0,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_s_fu_182_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_1_fu_186_reg[7] );
  output [7:0]DOBDO;
  output [0:0]D;
  output [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [0:0]ram_reg;
  input tmp_17_reg_1577;
  input ram_reg_0;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_182_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_1_fu_186_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire k_buf_0_val_3_ce0;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire [7:0]\right_border_buf_0_1_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7]_0 ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire tmp_17_reg_1577;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram_18 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\right_border_buf_0_1_fu_186_reg[7] (\right_border_buf_0_1_fu_186_reg[7] ),
        .\right_border_buf_0_s_fu_182_reg[7] (\right_border_buf_0_s_fu_182_reg[7] ),
        .\right_border_buf_0_s_fu_182_reg[7]_0 (\right_border_buf_0_s_fu_182_reg[7]_0 ),
        .\row_assign_10_2_t_reg_1594_reg[1] (\row_assign_10_2_t_reg_1594_reg[1] ),
        .tmp_17_reg_1577(tmp_17_reg_1577));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_12
   (\right_border_buf_0_3_fu_194_reg[7] ,
    ram_reg,
    D,
    p,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    E,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_117_1_reg_1573_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ,
    tmp_5_reg_1555,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_4_fu_198_reg[7] ,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    ram_reg_1,
    tmp_17_reg_1577,
    ram_reg_2);
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output ram_reg;
  output [7:0]D;
  output [6:0]p;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]E;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_117_1_reg_1573_reg[0] ;
  input [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ;
  input tmp_5_reg_1555;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [6:0]ram_reg_1;
  input tmp_17_reg_1577;
  input [6:0]ram_reg_2;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_reg_1564_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire [6:0]p;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \tmp_117_1_reg_1573_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram_17 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_3_fu_194_reg[7] (\right_border_buf_0_3_fu_194_reg[7] ),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (\right_border_buf_0_3_fu_194_reg[7]_0 ),
        .\right_border_buf_0_4_fu_198_reg[7] (\right_border_buf_0_4_fu_198_reg[7] ),
        .\row_assign_10_2_t_reg_1594_reg[1] (\row_assign_10_2_t_reg_1594_reg[1] ),
        .\tmp_117_1_reg_1573_reg[0] (\tmp_117_1_reg_1573_reg[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_13
   (WEA,
    k_buf_0_val_3_ce0,
    p,
    E,
    p_0,
    p_1,
    D,
    \src_kernel_win_0_va_6_reg_1653_reg[7] ,
    \right_border_buf_0_5_fu_202_reg[7] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2] ,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_16_reg_1569_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    tmp_5_reg_1555,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    img_2_data_stream_0_full_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_reg_1642_pp0_iter4_reg,
    img_1_data_stream_0_empty_n,
    \row_assign_10_0_t_reg_1584_reg[1] ,
    ram_reg_0,
    tmp_17_reg_1577,
    ram_reg_1,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_5_fu_202_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_2_fu_190_reg[7] );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output p;
  output [0:0]E;
  output [0:0]p_0;
  output p_1;
  output [7:0]D;
  output \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  output [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_16_reg_1569_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input tmp_5_reg_1555;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input img_2_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_reg_1642_pp0_iter4_reg;
  input img_1_data_stream_0_empty_n;
  input [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  input [7:0]ram_reg_0;
  input tmp_17_reg_1577;
  input [7:0]ram_reg_1;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_202_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_2_fu_190_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7]_0 ;
  wire [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  wire \tmp_16_reg_1569_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram_16 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg[0] ),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .or_cond_i_reg_1642_pp0_iter4_reg(or_cond_i_reg_1642_pp0_iter4_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\right_border_buf_0_2_fu_190_reg[7] (\right_border_buf_0_2_fu_190_reg[7] ),
        .\right_border_buf_0_5_fu_202_reg[7] (\right_border_buf_0_5_fu_202_reg[7] ),
        .\right_border_buf_0_5_fu_202_reg[7]_0 (\right_border_buf_0_5_fu_202_reg[7]_0 ),
        .\row_assign_10_0_t_reg_1584_reg[1] (\row_assign_10_0_t_reg_1584_reg[1] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[7] (\src_kernel_win_0_va_6_reg_1653_reg[7] ),
        .\tmp_16_reg_1569_reg[0] (\tmp_16_reg_1569_reg[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_6
   (\right_border_buf_0_3_fu_194_reg[7] ,
    E,
    p,
    ap_block_pp0_stage0_subdone0_in,
    \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ,
    ram_reg,
    D,
    col_buf_0_val_1_0_fu_1002_p3,
    p_0,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_117_1_reg_1573_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    tmp_5_reg_1555,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    img_0_data_stream_0_empty_n,
    img_1_data_stream_0_full_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_reg_1642_pp0_iter4_reg,
    ram_reg_1,
    \row_assign_10_1_t_reg_1589_reg[1] ,
    ram_reg_2,
    tmp_17_reg_1577,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_4_fu_198_reg[7] ,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    col_buf_0_val_2_0_fu_1020_p3,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7);
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output [0:0]E;
  output p;
  output ap_block_pp0_stage0_subdone0_in;
  output \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ;
  output ram_reg;
  output [5:0]D;
  output [7:0]col_buf_0_val_1_0_fu_1002_p3;
  output [5:0]p_0;
  output \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_117_1_reg_1573_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input tmp_5_reg_1555;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input img_0_data_stream_0_empty_n;
  input img_1_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_reg_1642_pp0_iter4_reg;
  input ram_reg_1;
  input [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  input [7:0]ram_reg_2;
  input tmp_17_reg_1577;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [1:0]col_buf_0_val_2_0_fu_1020_p3;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;

  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_1_0_fu_1002_p3;
  wire [1:0]col_buf_0_val_2_0_fu_1020_p3;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire p;
  wire [5:0]p_0;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  wire [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire \tmp_117_1_reg_1573_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram_8 Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_1_0_fu_1002_p3(col_buf_0_val_1_0_fu_1002_p3),
        .col_buf_0_val_2_0_fu_1020_p3(col_buf_0_val_2_0_fu_1020_p3),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg[0] ),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .or_cond_i_reg_1642_pp0_iter4_reg(or_cond_i_reg_1642_pp0_iter4_reg),
        .p(p),
        .p_0(p_0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .\right_border_buf_0_3_fu_194_reg[7] (\right_border_buf_0_3_fu_194_reg[7] ),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (\right_border_buf_0_3_fu_194_reg[7]_0 ),
        .\right_border_buf_0_4_fu_198_reg[7] (\right_border_buf_0_4_fu_198_reg[7] ),
        .\row_assign_10_1_t_reg_1589_reg[1] (\row_assign_10_1_t_reg_1589_reg[1] ),
        .\row_assign_10_2_t_reg_1594_reg[1] (\row_assign_10_2_t_reg_1594_reg[1] ),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (\src_kernel_win_0_va_7_reg_1660_reg[2] ),
        .\tmp_117_1_reg_1573_reg[0] (\tmp_117_1_reg_1573_reg[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577),
        .tmp_5_reg_1555(tmp_5_reg_1555));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_7
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    \src_kernel_win_0_va_6_reg_1653_reg[0] ,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    col_buf_0_val_2_0_fu_1020_p3,
    \src_kernel_win_0_va_6_reg_1653_reg[3] ,
    \src_kernel_win_0_va_6_reg_1653_reg[4] ,
    \src_kernel_win_0_va_6_reg_1653_reg[5] ,
    \src_kernel_win_0_va_6_reg_1653_reg[6] ,
    \src_kernel_win_0_va_6_reg_1653_reg[7] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg,
    E,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_16_reg_1569_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_block_pp0_stage0_subdone0_in,
    \ap_CS_fsm_reg[2] ,
    \row_assign_10_0_t_reg_1584_reg[1] ,
    ram_reg_0,
    tmp_17_reg_1577,
    ram_reg_1,
    \row_assign_10_1_t_reg_1589_reg[1] ,
    ram_reg_2,
    ram_reg_3,
    \right_border_buf_0_2_fu_190_reg[7] ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_5_fu_202_reg[7] ,
    brmerge_reg_1617_pp0_iter1_reg);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [7:0]D;
  output \src_kernel_win_0_va_6_reg_1653_reg[0] ;
  output [1:0]\src_kernel_win_0_va_7_reg_1660_reg[2] ;
  output [7:0]col_buf_0_val_2_0_fu_1020_p3;
  output \src_kernel_win_0_va_6_reg_1653_reg[3] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[4] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[5] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[6] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg;
  input [0:0]E;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_16_reg_1569_reg[0] ;
  input [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  input [6:0]ram_reg_0;
  input tmp_17_reg_1577;
  input [6:0]ram_reg_1;
  input [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  input ram_reg_2;
  input ram_reg_3;
  input [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  input brmerge_reg_1617_pp0_iter1_reg;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_2_0_fu_1020_p3;
  wire [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire [7:0]ram_reg;
  wire [6:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  wire [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  wire [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[0] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[3] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[4] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[5] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[6] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire \tmp_16_reg_1569_reg[0] ;
  wire tmp_17_reg_1577;

  sobel_filter_2_Filter2D_k_buf_0_bkb_ram Filter2D_k_buf_0_bkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_subdone0_in(ap_block_pp0_stage0_subdone0_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .brmerge_reg_1617_pp0_iter1_reg(brmerge_reg_1617_pp0_iter1_reg),
        .col_assign_3_t_reg_1646(col_assign_3_t_reg_1646),
        .col_buf_0_val_2_0_fu_1020_p3(col_buf_0_val_2_0_fu_1020_p3),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\icmp_reg_1564_reg[0] (\icmp_reg_1564_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1608_pp0_iter1_reg(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\right_border_buf_0_2_fu_190_reg[7] (\right_border_buf_0_2_fu_190_reg[7] ),
        .\right_border_buf_0_5_fu_202_reg[7] (\right_border_buf_0_5_fu_202_reg[7] ),
        .\row_assign_10_0_t_reg_1584_reg[1] (\row_assign_10_0_t_reg_1584_reg[1] ),
        .\row_assign_10_1_t_reg_1589_reg[1] (\row_assign_10_1_t_reg_1589_reg[1] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[0] (\src_kernel_win_0_va_6_reg_1653_reg[0] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[3] (\src_kernel_win_0_va_6_reg_1653_reg[3] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[4] (\src_kernel_win_0_va_6_reg_1653_reg[4] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[5] (\src_kernel_win_0_va_6_reg_1653_reg[5] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[6] (\src_kernel_win_0_va_6_reg_1653_reg[6] ),
        .\src_kernel_win_0_va_6_reg_1653_reg[7] (\src_kernel_win_0_va_6_reg_1653_reg[7] ),
        .\src_kernel_win_0_va_7_reg_1660_reg[2] (\src_kernel_win_0_va_7_reg_1660_reg[2] ),
        .\tmp_16_reg_1569_reg[0] (\tmp_16_reg_1569_reg[0] ),
        .tmp_17_reg_1577(tmp_17_reg_1577));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    \src_kernel_win_0_va_6_reg_1653_reg[0] ,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    col_buf_0_val_2_0_fu_1020_p3,
    \src_kernel_win_0_va_6_reg_1653_reg[3] ,
    \src_kernel_win_0_va_6_reg_1653_reg[4] ,
    \src_kernel_win_0_va_6_reg_1653_reg[5] ,
    \src_kernel_win_0_va_6_reg_1653_reg[6] ,
    \src_kernel_win_0_va_6_reg_1653_reg[7] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    E,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_16_reg_1569_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_block_pp0_stage0_subdone0_in,
    \ap_CS_fsm_reg[2] ,
    \row_assign_10_0_t_reg_1584_reg[1] ,
    ram_reg_1,
    tmp_17_reg_1577,
    ram_reg_2,
    \row_assign_10_1_t_reg_1589_reg[1] ,
    ram_reg_3,
    ram_reg_4,
    \right_border_buf_0_2_fu_190_reg[7] ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_5_fu_202_reg[7] ,
    brmerge_reg_1617_pp0_iter1_reg);
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [7:0]D;
  output \src_kernel_win_0_va_6_reg_1653_reg[0] ;
  output [1:0]\src_kernel_win_0_va_7_reg_1660_reg[2] ;
  output [7:0]col_buf_0_val_2_0_fu_1020_p3;
  output \src_kernel_win_0_va_6_reg_1653_reg[3] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[4] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[5] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[6] ;
  output \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input [0:0]E;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_16_reg_1569_reg[0] ;
  input [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp0_stage0_subdone0_in;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  input [6:0]ram_reg_1;
  input tmp_17_reg_1577;
  input [6:0]ram_reg_2;
  input [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  input ram_reg_3;
  input ram_reg_4;
  input [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  input brmerge_reg_1617_pp0_iter1_reg;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_2_0_fu_1020_p3;
  wire [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire [7:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  wire [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  wire [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[0] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[3] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[4] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[5] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[6] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire \tmp_16_reg_1569_reg[0] ;
  wire tmp_17_reg_1577;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1
       (.I0(E),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(\tmp_16_reg_1569_reg[0] ),
        .I3(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\icmp_reg_1564_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone0_in),
        .I2(\ap_CS_fsm_reg[2] ),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[0]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [0]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [0]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[0]),
        .O(col_buf_0_val_2_0_fu_1020_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_2_0_fu_1020_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_2_0_fu_1020_p3[2]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[3]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [3]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [3]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[3]),
        .O(col_buf_0_val_2_0_fu_1020_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[4]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [4]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [4]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[4]),
        .O(col_buf_0_val_2_0_fu_1020_p3[4]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[5]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [5]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [5]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[5]),
        .O(col_buf_0_val_2_0_fu_1020_p3[5]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[6]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [6]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [6]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[6]),
        .O(col_buf_0_val_2_0_fu_1020_p3[6]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[7]_i_1 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [7]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7] [7]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[7]),
        .O(col_buf_0_val_2_0_fu_1020_p3[7]));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[0]_i_2 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [0]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [0]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[0] ));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[3]_i_2 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [3]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [3]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[3] ));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[4]_i_2 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [4]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [4]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[4] ));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[5]_i_2 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [5]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [5]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[5] ));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[6]_i_2 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [6]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [6]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[6] ));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_3 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7] [7]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [7]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[7] ));
  LUT6 #(
    .INIT(64'h5F5CFF005350FF00)) 
    \src_kernel_win_0_va_6_reg_1653[0]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[0] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(ram_reg_1[0]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBB8BFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1653[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1020_p3[1]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_2[1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA3A00000A3AFFFFF)) 
    \src_kernel_win_0_va_6_reg_1653[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1020_p3[2]),
        .I1(ram_reg_3),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_4),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h5F5CFF005350FF00)) 
    \src_kernel_win_0_va_6_reg_1653[3]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[3] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(ram_reg_1[2]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h5F5CFF005350FF00)) 
    \src_kernel_win_0_va_6_reg_1653[4]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[4] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(ram_reg_1[3]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h7747FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1653[5]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[5] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_2[4]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_1[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5F5CFF005350FF00)) 
    \src_kernel_win_0_va_6_reg_1653[6]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[6] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(ram_reg_1[5]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h5F5CFF005350FF00)) 
    \src_kernel_win_0_va_6_reg_1653[7]_i_1 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[7] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(ram_reg_1[6]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1660[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1020_p3[1]),
        .I1(ram_reg_1[1]),
        .I2(tmp_17_reg_1577),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I5(ram_reg_2[1]),
        .O(\src_kernel_win_0_va_7_reg_1660_reg[2] [0]));
  LUT6 #(
    .INIT(64'hA000A030AFFFAF3F)) 
    \src_kernel_win_0_va_7_reg_1660[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_1020_p3[2]),
        .I1(ram_reg_4),
        .I2(tmp_17_reg_1577),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I5(ram_reg_3),
        .O(\src_kernel_win_0_va_7_reg_1660_reg[2] [1]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram_16
   (WEA,
    k_buf_0_val_3_ce0,
    p,
    E,
    p_0,
    p_1,
    D,
    \src_kernel_win_0_va_6_reg_1653_reg[7] ,
    \right_border_buf_0_5_fu_202_reg[7] ,
    ap_clk,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2] ,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_16_reg_1569_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    tmp_5_reg_1555,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    img_2_data_stream_0_full_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_reg_1642_pp0_iter4_reg,
    img_1_data_stream_0_empty_n,
    \row_assign_10_0_t_reg_1584_reg[1] ,
    ram_reg_1,
    tmp_17_reg_1577,
    ram_reg_2,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_5_fu_202_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_2_fu_190_reg[7] );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output p;
  output [0:0]E;
  output [0:0]p_0;
  output p_1;
  output [7:0]D;
  output \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  output [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_16_reg_1569_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input tmp_5_reg_1555;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input img_2_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_reg_1642_pp0_iter4_reg;
  input img_1_data_stream_0_empty_n;
  input [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  input [7:0]ram_reg_1;
  input tmp_17_reg_1577;
  input [7:0]ram_reg_2;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_202_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_2_fu_190_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire p;
  wire [0:0]p_0;
  wire p_1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]\right_border_buf_0_2_fu_190_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_202_reg[7]_0 ;
  wire [1:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  wire \src_kernel_win_0_va_6_reg_1653_reg[7] ;
  wire \tmp_16_reg_1569_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    p_i_1__0
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I1(p),
        .O(p_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4040FF4040404040)) 
    ram_reg_i_11
       (.I0(img_2_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(or_cond_i_reg_1642_pp0_iter4_reg),
        .I3(p_1),
        .I4(img_1_data_stream_0_empty_n),
        .I5(ap_enable_reg_pp0_iter2),
        .O(p));
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_12
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(tmp_5_reg_1555),
        .I3(\icmp_reg_1564_reg[0] ),
        .O(p_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1__3
       (.I0(E),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(\tmp_16_reg_1569_reg[0] ),
        .I3(p_0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\icmp_reg_1564_reg[0] ),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(p),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \right_border_buf_0_3_fu_194[7]_i_1__0 
       (.I0(\icmp_reg_1564_reg[0] ),
        .I1(tmp_5_reg_1555),
        .I2(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I3(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(p),
        .O(E));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[0]_i_1__0 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [0]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [0]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[1]_i_1__0 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[2]_i_1__0 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[3]_i_1__0 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [3]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [3]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[4]_i_1__0 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [4]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [4]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[5]_i_1__0 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [5]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [5]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_202[6]_i_1__0 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [6]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_2_fu_190_reg[7] [6]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFF00B8000000B8)) 
    \right_border_buf_0_5_fu_202[7]_i_1__0 
       (.I0(\right_border_buf_0_2_fu_190_reg[7] [7]),
        .I1(col_assign_3_t_reg_1646[0]),
        .I2(\right_border_buf_0_5_fu_202_reg[7]_0 [7]),
        .I3(col_assign_3_t_reg_1646[1]),
        .I4(brmerge_reg_1617_pp0_iter1_reg),
        .I5(k_buf_0_val_5_q0[7]),
        .O(\right_border_buf_0_5_fu_202_reg[7] [7]));
  LUT6 #(
    .INIT(64'h7474747777777477)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_3__0 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_5_fu_202_reg[7]_0 [7]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_2_fu_190_reg[7] [7]),
        .O(\src_kernel_win_0_va_6_reg_1653_reg[7] ));
  LUT6 #(
    .INIT(64'hACAFFFFFACA00000)) 
    \src_kernel_win_0_va_6_reg_1653[0]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [0]),
        .I1(ram_reg_1[0]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hACAFFFFFACA00000)) 
    \src_kernel_win_0_va_6_reg_1653[1]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [1]),
        .I1(ram_reg_1[1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hACAFFFFFACA00000)) 
    \src_kernel_win_0_va_6_reg_1653[2]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [2]),
        .I1(ram_reg_1[2]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I3(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBB8BFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1653[3]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [3]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_1[3]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBB8BFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1653[4]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [4]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_1[4]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBB8BFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1653[5]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [5]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_1[5]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBB8BFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1653[6]_i_1__0 
       (.I0(\right_border_buf_0_5_fu_202_reg[7] [6]),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_1[6]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h7747FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1653[7]_i_1__0 
       (.I0(\src_kernel_win_0_va_6_reg_1653_reg[7] ),
        .I1(\row_assign_10_0_t_reg_1584_reg[1] [1]),
        .I2(\row_assign_10_0_t_reg_1584_reg[1] [0]),
        .I3(ram_reg_1[7]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_2[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram_17
   (\right_border_buf_0_3_fu_194_reg[7] ,
    ram_reg_0,
    D,
    p,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    E,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_117_1_reg_1573_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ,
    tmp_5_reg_1555,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_4_fu_198_reg[7] ,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    ram_reg_2,
    tmp_17_reg_1577,
    ram_reg_3);
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output ram_reg_0;
  output [7:0]D;
  output [6:0]p;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input [0:0]E;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_117_1_reg_1573_reg[0] ;
  input [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ;
  input tmp_5_reg_1555;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [6:0]ram_reg_2;
  input tmp_17_reg_1577;
  input [6:0]ram_reg_3;

  wire [9:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [0:0]\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_reg_1564_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire [6:0]p;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \tmp_117_1_reg_1573_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_3_fu_194_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_i_10__0
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0]_0 ),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(tmp_5_reg_1555),
        .I3(\icmp_reg_1564_reg[0] ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1__2
       (.I0(E),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(\tmp_117_1_reg_1573_reg[0] ),
        .I3(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\icmp_reg_1564_reg[0] ),
        .O(k_buf_0_val_4_ce1));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[0]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [0]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [0]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[1]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[2]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[3]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [3]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [3]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[4]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [4]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [4]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[5]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [5]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [5]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[6]_i_1__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [6]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [6]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[7]_i_2__0 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [7]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [7]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[0]_i_1__0 
       (.I0(D[0]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[0]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[0]),
        .O(p[0]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[1]_i_1__0 
       (.I0(D[1]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[1]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[1]),
        .O(p[1]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[2]_i_1__0 
       (.I0(D[2]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[2]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[2]),
        .O(p[2]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[3]_i_1__0 
       (.I0(D[3]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[3]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[3]),
        .O(p[3]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[4]_i_1__0 
       (.I0(D[4]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[4]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[4]),
        .O(p[4]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[5]_i_1__0 
       (.I0(D[5]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[5]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[5]),
        .O(p[5]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[6]_i_1__0 
       (.I0(D[6]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_2[6]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_3[6]),
        .O(p[6]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram_18
   (DOBDO,
    D,
    \right_border_buf_0_s_fu_182_reg[7] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    ram_reg_0,
    tmp_17_reg_1577,
    ram_reg_1,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_s_fu_182_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_1_fu_186_reg[7] );
  output [7:0]DOBDO;
  output [0:0]D;
  output [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [0:0]ram_reg_0;
  input tmp_17_reg_1577;
  input ram_reg_1;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_182_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_1_fu_186_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire k_buf_0_val_3_ce0;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_1_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7]_0 ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire tmp_17_reg_1577;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [0]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [0]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[2]_i_1__0 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[3]_i_1__0 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [3]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [3]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [4]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [4]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[5]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [5]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [5]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [6]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [6]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[7]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7]_0 [7]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [7]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(\right_border_buf_0_s_fu_182_reg[7] [7]));
  LUT6 #(
    .INIT(64'h00E40000FFE4FFFF)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_2__0 
       (.I0(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I1(\right_border_buf_0_s_fu_182_reg[7] [7]),
        .I2(ram_reg_0),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_1),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram_8
   (\right_border_buf_0_3_fu_194_reg[7] ,
    E,
    p,
    ap_block_pp0_stage0_subdone0_in,
    \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ,
    ram_reg_0,
    D,
    col_buf_0_val_1_0_fu_1002_p3,
    p_0,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    or_cond_i_i_reg_1608_pp0_iter1_reg,
    \tmp_117_1_reg_1573_reg[0] ,
    ap_enable_reg_pp0_iter2,
    \icmp_reg_1564_reg[0] ,
    tmp_5_reg_1555,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    img_0_data_stream_0_empty_n,
    img_1_data_stream_0_full_n,
    ap_enable_reg_pp0_iter5_reg,
    or_cond_i_reg_1642_pp0_iter4_reg,
    ram_reg_2,
    \row_assign_10_1_t_reg_1589_reg[1] ,
    ram_reg_3,
    tmp_17_reg_1577,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_3_fu_194_reg[7]_0 ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_4_fu_198_reg[7] ,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    col_buf_0_val_2_0_fu_1020_p3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8);
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output [0:0]E;
  output p;
  output ap_block_pp0_stage0_subdone0_in;
  output \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ;
  output ram_reg_0;
  output [5:0]D;
  output [7:0]col_buf_0_val_1_0_fu_1002_p3;
  output [5:0]p_0;
  output \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]ram_reg_1;
  input or_cond_i_i_reg_1608_pp0_iter1_reg;
  input \tmp_117_1_reg_1573_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input \icmp_reg_1564_reg[0] ;
  input tmp_5_reg_1555;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input img_0_data_stream_0_empty_n;
  input img_1_data_stream_0_full_n;
  input ap_enable_reg_pp0_iter5_reg;
  input or_cond_i_reg_1642_pp0_iter4_reg;
  input ram_reg_2;
  input [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  input [7:0]ram_reg_3;
  input tmp_17_reg_1577;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [1:0]col_buf_0_val_2_0_fu_1020_p3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;

  wire [9:0]ADDRBWRADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_block_pp0_stage0_subdone0_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_1_0_fu_1002_p3;
  wire [1:0]col_buf_0_val_2_0_fu_1020_p3;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ;
  wire \icmp_reg_1564_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_reg_1608_pp0_iter1_reg;
  wire or_cond_i_reg_1642_pp0_iter4_reg;
  wire p;
  wire [5:0]p_0;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_4_fu_198_reg[7] ;
  wire [1:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire \tmp_117_1_reg_1573_reg[0] ;
  wire tmp_17_reg_1577;
  wire tmp_5_reg_1555;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hDF00DFDFDFDFDFDF)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ),
        .I1(img_0_data_stream_0_empty_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(img_1_data_stream_0_full_n),
        .I4(ap_enable_reg_pp0_iter5_reg),
        .I5(or_cond_i_reg_1642_pp0_iter4_reg),
        .O(ap_block_pp0_stage0_subdone0_in));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(tmp_5_reg_1555),
        .I3(\icmp_reg_1564_reg[0] ),
        .O(\exitcond388_i_reg_1599_pp0_iter2_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1
       (.I0(ap_block_pp0_stage0_subdone0_in),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .O(p));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\right_border_buf_0_3_fu_194_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_i_10
       (.I0(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(tmp_5_reg_1555),
        .I3(\icmp_reg_1564_reg[0] ),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    ram_reg_i_1__0
       (.I0(E),
        .I1(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I2(\tmp_117_1_reg_1573_reg[0] ),
        .I3(p),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\icmp_reg_1564_reg[0] ),
        .O(k_buf_0_val_4_ce1));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[0]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [0]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [0]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[1]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[2]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[3]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [3]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [3]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[4]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [4]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [4]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[5]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [5]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [5]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[6]_i_1 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [6]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [6]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[6]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \right_border_buf_0_3_fu_194[7]_i_1 
       (.I0(\icmp_reg_1564_reg[0] ),
        .I1(tmp_5_reg_1555),
        .I2(or_cond_i_i_reg_1608_pp0_iter1_reg),
        .I3(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I4(ap_block_pp0_stage0_subdone0_in),
        .I5(ap_enable_reg_pp0_iter2),
        .O(E));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_194[7]_i_2 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_194_reg[7]_0 [7]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_4_fu_198_reg[7] [7]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_1_0_fu_1002_p3[7]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[1]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_3[1]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(col_buf_0_val_2_0_fu_1020_p3[0]),
        .O(p_0[0]));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    \src_kernel_win_0_va_4_fu_174[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[2]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_3[2]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(col_buf_0_val_2_0_fu_1020_p3[1]),
        .O(p_0[1]));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_174[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[3]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_4),
        .I4(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I5(tmp_17_reg_1577),
        .O(p_0[2]));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_174[4]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[4]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_5),
        .I4(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I5(tmp_17_reg_1577),
        .O(p_0[3]));
  LUT6 #(
    .INIT(64'h00FFB8B800FF00FF)) 
    \src_kernel_win_0_va_4_fu_174[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[6]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(ram_reg_3[6]),
        .I3(ram_reg_7),
        .I4(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I5(tmp_17_reg_1577),
        .O(p_0[4]));
  LUT6 #(
    .INIT(64'h00D80000FFD8FFFF)) 
    \src_kernel_win_0_va_4_fu_174[7]_i_2 
       (.I0(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I1(col_buf_0_val_1_0_fu_1002_p3[7]),
        .I2(ram_reg_3[7]),
        .I3(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I4(tmp_17_reg_1577),
        .I5(ram_reg_8),
        .O(p_0[5]));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[0]),
        .I1(ram_reg_2),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[0]),
        .I5(tmp_17_reg_1577),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7477747474777777)) 
    \src_kernel_win_0_va_7_reg_1660[2]_i_3 
       (.I0(\right_border_buf_0_3_fu_194_reg[7] [2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_4_fu_198_reg[7] [2]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_3_fu_194_reg[7]_0 [2]),
        .O(\src_kernel_win_0_va_7_reg_1660_reg[2] ));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[3]),
        .I1(ram_reg_4),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[3]),
        .I5(tmp_17_reg_1577),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[4]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[4]),
        .I1(ram_reg_5),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[4]),
        .I5(tmp_17_reg_1577),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[5]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[5]),
        .I1(ram_reg_6),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[5]),
        .I5(tmp_17_reg_1577),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[6]),
        .I1(ram_reg_7),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[6]),
        .I5(tmp_17_reg_1577),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h33AF33A0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1660[7]_i_1 
       (.I0(col_buf_0_val_1_0_fu_1002_p3[7]),
        .I1(ram_reg_8),
        .I2(\row_assign_10_1_t_reg_1589_reg[1] [0]),
        .I3(\row_assign_10_1_t_reg_1589_reg[1] [1]),
        .I4(ram_reg_3[7]),
        .I5(tmp_17_reg_1577),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module sobel_filter_2_Filter2D_k_buf_0_bkb_ram_9
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_984_p3,
    \src_kernel_win_0_va_7_reg_1660_reg[2] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ADDRBWRADDR,
    DIADI,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    col_buf_0_val_1_0_fu_1002_p3,
    ram_reg_0,
    tmp_17_reg_1577,
    ram_reg_1,
    brmerge_reg_1617_pp0_iter1_reg,
    \right_border_buf_0_s_fu_182_reg[7] ,
    col_assign_3_t_reg_1646,
    \right_border_buf_0_1_fu_186_reg[7] );
  output [7:0]DOBDO;
  output [1:0]D;
  output [7:0]col_buf_0_val_0_0_fu_984_p3;
  output \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  input [1:0]col_buf_0_val_1_0_fu_1002_p3;
  input ram_reg_0;
  input tmp_17_reg_1577;
  input ram_reg_1;
  input brmerge_reg_1617_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  input [1:0]col_assign_3_t_reg_1646;
  input [7:0]\right_border_buf_0_1_fu_186_reg[7] ;

  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1617_pp0_iter1_reg;
  wire [1:0]col_assign_3_t_reg_1646;
  wire [7:0]col_buf_0_val_0_0_fu_984_p3;
  wire [1:0]col_buf_0_val_1_0_fu_1002_p3;
  wire k_buf_0_val_3_ce0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]\right_border_buf_0_1_fu_186_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_182_reg[7] ;
  wire [1:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire \src_kernel_win_0_va_7_reg_1660_reg[2] ;
  wire tmp_17_reg_1577;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [0]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [0]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [1]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [1]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [2]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [2]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [3]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [3]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [4]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [4]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [5]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [5]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [6]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [6]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_182[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_182_reg[7] [7]),
        .I3(col_assign_3_t_reg_1646[0]),
        .I4(\right_border_buf_0_1_fu_186_reg[7] [7]),
        .I5(col_assign_3_t_reg_1646[1]),
        .O(col_buf_0_val_0_0_fu_984_p3[7]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_4_fu_174[0]_i_1 
       (.I0(col_buf_0_val_0_0_fu_984_p3[0]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_1002_p3[0]),
        .I3(ram_reg_0),
        .I4(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I5(tmp_17_reg_1577),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FFE2E200FF00FF)) 
    \src_kernel_win_0_va_4_fu_174[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_984_p3[5]),
        .I1(\row_assign_10_2_t_reg_1594_reg[1] [0]),
        .I2(col_buf_0_val_1_0_fu_1002_p3[1]),
        .I3(ram_reg_1),
        .I4(\row_assign_10_2_t_reg_1594_reg[1] [1]),
        .I5(tmp_17_reg_1577),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7477747474777777)) 
    \src_kernel_win_0_va_7_reg_1660[2]_i_2 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1617_pp0_iter1_reg),
        .I2(col_assign_3_t_reg_1646[1]),
        .I3(\right_border_buf_0_1_fu_186_reg[7] [2]),
        .I4(col_assign_3_t_reg_1646[0]),
        .I5(\right_border_buf_0_s_fu_182_reg[7] [2]),
        .O(\src_kernel_win_0_va_7_reg_1660_reg[2] ));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module sobel_filter_2_Mat2AXIvideo
   (ap_rst_n_inv,
    video_out_TVALID,
    Q,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    \mOutPtr_reg[1] ,
    video_out_TUSER,
    video_out_TLAST,
    ap_done,
    video_out_TDATA,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_start,
    video_out_TREADY,
    img_2_data_stream_0_empty_n,
    D);
  output ap_rst_n_inv;
  output video_out_TVALID;
  output [0:0]Q;
  output AXI_video_strm_V_data_V_1_sel_wr038_out;
  output \mOutPtr_reg[1] ;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output ap_done;
  output [7:0]video_out_TDATA;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_start;
  input video_out_TREADY;
  input img_2_data_stream_0_empty_n;
  input [7:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [7:0]D;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__4_n_0 ;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_2_n_0;
  wire ap_done_INST_0_i_3_n_0;
  wire ap_done_INST_0_i_4_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_last_V_reg_225[0]_i_1_n_0 ;
  wire \axi_last_V_reg_225[0]_i_2_n_0 ;
  wire \axi_last_V_reg_225[0]_i_3_n_0 ;
  wire \axi_last_V_reg_225_reg_n_0_[0] ;
  wire exitcond_fu_173_p2;
  wire \exitcond_reg_216[0]_i_1_n_0 ;
  wire exitcond_reg_216_pp0_iter1_reg;
  wire \exitcond_reg_216_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_reg_216_reg_n_0_[0] ;
  wire [8:0]i_V_fu_167_p2;
  wire [8:0]i_V_reg_211;
  wire i_V_reg_2110;
  wire \i_V_reg_211[2]_i_1_n_0 ;
  wire \i_V_reg_211[8]_i_2_n_0 ;
  wire img_2_data_stream_0_empty_n;
  wire [9:0]j_V_fu_179_p2;
  wire \mOutPtr_reg[1] ;
  wire t_V_1_reg_145;
  wire t_V_1_reg_1450;
  wire \t_V_1_reg_145[9]_i_6_n_0 ;
  wire \t_V_1_reg_145[9]_i_7_n_0 ;
  wire [9:0]t_V_1_reg_145_reg__0;
  wire [8:0]t_V_reg_134;
  wire t_V_reg_134_0;
  wire tmp_user_V_fu_94;
  wire \tmp_user_V_fu_94[0]_i_1_n_0 ;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(video_out_TVALID),
        .I3(video_out_TREADY),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\exitcond_reg_216_reg_n_0_[0] ),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(AXI_video_strm_V_data_V_1_sel_wr038_out));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(video_out_TVALID),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(video_out_TVALID),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(video_out_TREADY),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(video_out_TREADY),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(\axi_last_V_reg_225_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(\axi_last_V_reg_225_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(video_out_TREADY),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I1(video_out_TREADY),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(video_out_TREADY),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(i_V_reg_2110),
        .I1(ap_done_INST_0_i_2_n_0),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Q),
        .O(\ap_CS_fsm[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Q),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(ap_done_INST_0_i_3_n_0),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(i_V_reg_2110),
        .I1(ap_done_INST_0_i_2_n_0),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h00000000FF88F088)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_fu_173_p2),
        .I2(exitcond_reg_216_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(AXI_video_strm_V_data_V_1_ack_in),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_0 ),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_done_INST_0
       (.I0(i_V_reg_2110),
        .I1(ap_done_INST_0_i_2_n_0),
        .O(ap_done));
  LUT5 #(
    .INIT(32'h20000000)) 
    ap_done_INST_0_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_done_INST_0_i_3_n_0),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .I4(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(i_V_reg_2110));
  LUT4 #(
    .INIT(16'h0001)) 
    ap_done_INST_0_i_2
       (.I0(t_V_reg_134[3]),
        .I1(t_V_reg_134[4]),
        .I2(t_V_reg_134[2]),
        .I3(ap_done_INST_0_i_4_n_0),
        .O(ap_done_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_done_INST_0_i_3
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .O(ap_done_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    ap_done_INST_0_i_4
       (.I0(t_V_reg_134[1]),
        .I1(t_V_reg_134[0]),
        .I2(t_V_reg_134[6]),
        .I3(t_V_reg_134[7]),
        .I4(t_V_reg_134[5]),
        .I5(t_V_reg_134[8]),
        .O(ap_done_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(exitcond_fu_173_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(exitcond_fu_173_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone3_in),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \axi_last_V_reg_225[0]_i_1 
       (.I0(\axi_last_V_reg_225_reg_n_0_[0] ),
        .I1(\axi_last_V_reg_225[0]_i_2_n_0 ),
        .I2(t_V_1_reg_145_reg__0[9]),
        .I3(t_V_1_reg_145_reg__0[8]),
        .I4(\axi_last_V_reg_225[0]_i_3_n_0 ),
        .I5(t_V_1_reg_145_reg__0[7]),
        .O(\axi_last_V_reg_225[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \axi_last_V_reg_225[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone3_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_173_p2),
        .O(\axi_last_V_reg_225[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_last_V_reg_225[0]_i_3 
       (.I0(t_V_1_reg_145_reg__0[6]),
        .I1(\t_V_1_reg_145[9]_i_6_n_0 ),
        .I2(t_V_1_reg_145_reg__0[5]),
        .O(\axi_last_V_reg_225[0]_i_3_n_0 ));
  FDRE \axi_last_V_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_225[0]_i_1_n_0 ),
        .Q(\axi_last_V_reg_225_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_reg_216[0]_i_1 
       (.I0(exitcond_fu_173_p2),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_reg_216_reg_n_0_[0] ),
        .O(\exitcond_reg_216[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_reg_216_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_216_reg_n_0_[0] ),
        .I1(ap_block_pp0_stage0_subdone3_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_reg_216_pp0_iter1_reg),
        .O(\exitcond_reg_216_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_reg_216_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_216_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_reg_216_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_216[0]_i_1_n_0 ),
        .Q(\exitcond_reg_216_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_211[0]_i_1 
       (.I0(t_V_reg_134[0]),
        .O(i_V_fu_167_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_211[1]_i_1 
       (.I0(t_V_reg_134[0]),
        .I1(t_V_reg_134[1]),
        .O(i_V_fu_167_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_211[2]_i_1 
       (.I0(t_V_reg_134[2]),
        .I1(t_V_reg_134[1]),
        .I2(t_V_reg_134[0]),
        .O(\i_V_reg_211[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_211[3]_i_1 
       (.I0(t_V_reg_134[3]),
        .I1(t_V_reg_134[1]),
        .I2(t_V_reg_134[0]),
        .I3(t_V_reg_134[2]),
        .O(i_V_fu_167_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_211[4]_i_1 
       (.I0(t_V_reg_134[2]),
        .I1(t_V_reg_134[0]),
        .I2(t_V_reg_134[1]),
        .I3(t_V_reg_134[3]),
        .I4(t_V_reg_134[4]),
        .O(i_V_fu_167_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_211[5]_i_1 
       (.I0(t_V_reg_134[5]),
        .I1(t_V_reg_134[2]),
        .I2(t_V_reg_134[0]),
        .I3(t_V_reg_134[1]),
        .I4(t_V_reg_134[3]),
        .I5(t_V_reg_134[4]),
        .O(i_V_fu_167_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_211[6]_i_1 
       (.I0(t_V_reg_134[6]),
        .I1(\i_V_reg_211[8]_i_2_n_0 ),
        .I2(t_V_reg_134[5]),
        .O(i_V_fu_167_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_211[7]_i_1 
       (.I0(t_V_reg_134[7]),
        .I1(t_V_reg_134[5]),
        .I2(\i_V_reg_211[8]_i_2_n_0 ),
        .I3(t_V_reg_134[6]),
        .O(i_V_fu_167_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_211[8]_i_1 
       (.I0(t_V_reg_134[8]),
        .I1(t_V_reg_134[6]),
        .I2(\i_V_reg_211[8]_i_2_n_0 ),
        .I3(t_V_reg_134[5]),
        .I4(t_V_reg_134[7]),
        .O(i_V_fu_167_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_211[8]_i_2 
       (.I0(t_V_reg_134[4]),
        .I1(t_V_reg_134[3]),
        .I2(t_V_reg_134[1]),
        .I3(t_V_reg_134[0]),
        .I4(t_V_reg_134[2]),
        .O(\i_V_reg_211[8]_i_2_n_0 ));
  FDRE \i_V_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[0]),
        .Q(i_V_reg_211[0]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[1]),
        .Q(i_V_reg_211[1]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(\i_V_reg_211[2]_i_1_n_0 ),
        .Q(i_V_reg_211[2]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[3]),
        .Q(i_V_reg_211[3]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[4]),
        .Q(i_V_reg_211[4]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[5]),
        .Q(i_V_reg_211[5]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[6]),
        .Q(i_V_reg_211[6]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[7]),
        .Q(i_V_reg_211[7]),
        .R(1'b0));
  FDRE \i_V_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2110),
        .D(i_V_fu_167_p2[8]),
        .Q(i_V_reg_211[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[1]_i_2__3 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(ap_done_INST_0_i_2_n_0),
        .I2(i_V_reg_2110),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_145[0]_i_1 
       (.I0(t_V_1_reg_145_reg__0[0]),
        .O(j_V_fu_179_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_145[1]_i_1 
       (.I0(t_V_1_reg_145_reg__0[0]),
        .I1(t_V_1_reg_145_reg__0[1]),
        .O(j_V_fu_179_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_145[2]_i_1 
       (.I0(t_V_1_reg_145_reg__0[2]),
        .I1(t_V_1_reg_145_reg__0[0]),
        .I2(t_V_1_reg_145_reg__0[1]),
        .O(j_V_fu_179_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_145[3]_i_1 
       (.I0(t_V_1_reg_145_reg__0[3]),
        .I1(t_V_1_reg_145_reg__0[1]),
        .I2(t_V_1_reg_145_reg__0[0]),
        .I3(t_V_1_reg_145_reg__0[2]),
        .O(j_V_fu_179_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_145[4]_i_1 
       (.I0(t_V_1_reg_145_reg__0[4]),
        .I1(t_V_1_reg_145_reg__0[2]),
        .I2(t_V_1_reg_145_reg__0[0]),
        .I3(t_V_1_reg_145_reg__0[1]),
        .I4(t_V_1_reg_145_reg__0[3]),
        .O(j_V_fu_179_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_145[5]_i_1 
       (.I0(t_V_1_reg_145_reg__0[5]),
        .I1(t_V_1_reg_145_reg__0[2]),
        .I2(t_V_1_reg_145_reg__0[0]),
        .I3(t_V_1_reg_145_reg__0[1]),
        .I4(t_V_1_reg_145_reg__0[3]),
        .I5(t_V_1_reg_145_reg__0[4]),
        .O(j_V_fu_179_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_145[6]_i_1 
       (.I0(t_V_1_reg_145_reg__0[6]),
        .I1(\t_V_1_reg_145[9]_i_6_n_0 ),
        .I2(t_V_1_reg_145_reg__0[5]),
        .O(j_V_fu_179_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_145[7]_i_1 
       (.I0(t_V_1_reg_145_reg__0[7]),
        .I1(t_V_1_reg_145_reg__0[5]),
        .I2(\t_V_1_reg_145[9]_i_6_n_0 ),
        .I3(t_V_1_reg_145_reg__0[6]),
        .O(j_V_fu_179_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_145[8]_i_1 
       (.I0(t_V_1_reg_145_reg__0[8]),
        .I1(t_V_1_reg_145_reg__0[6]),
        .I2(\t_V_1_reg_145[9]_i_6_n_0 ),
        .I3(t_V_1_reg_145_reg__0[5]),
        .I4(t_V_1_reg_145_reg__0[7]),
        .O(j_V_fu_179_p2[8]));
  LUT5 #(
    .INIT(32'hDFFF0000)) 
    \t_V_1_reg_145[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_fu_173_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone3_in),
        .I4(ap_NS_fsm1),
        .O(t_V_1_reg_145));
  LUT4 #(
    .INIT(16'h2000)) 
    \t_V_1_reg_145[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_fu_173_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone3_in),
        .O(t_V_1_reg_1450));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_145[9]_i_3 
       (.I0(t_V_1_reg_145_reg__0[9]),
        .I1(t_V_1_reg_145_reg__0[7]),
        .I2(t_V_1_reg_145_reg__0[5]),
        .I3(\t_V_1_reg_145[9]_i_6_n_0 ),
        .I4(t_V_1_reg_145_reg__0[6]),
        .I5(t_V_1_reg_145_reg__0[8]),
        .O(j_V_fu_179_p2[9]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \t_V_1_reg_145[9]_i_4 
       (.I0(t_V_1_reg_145_reg__0[6]),
        .I1(t_V_1_reg_145_reg__0[8]),
        .I2(t_V_1_reg_145_reg__0[9]),
        .I3(t_V_1_reg_145_reg__0[4]),
        .I4(\t_V_1_reg_145[9]_i_7_n_0 ),
        .O(exitcond_fu_173_p2));
  LUT6 #(
    .INIT(64'hEFCFEFCFEF00EFCF)) 
    \t_V_1_reg_145[9]_i_5 
       (.I0(img_2_data_stream_0_empty_n),
        .I1(\exitcond_reg_216_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(exitcond_reg_216_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_subdone3_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \t_V_1_reg_145[9]_i_6 
       (.I0(t_V_1_reg_145_reg__0[4]),
        .I1(t_V_1_reg_145_reg__0[3]),
        .I2(t_V_1_reg_145_reg__0[1]),
        .I3(t_V_1_reg_145_reg__0[0]),
        .I4(t_V_1_reg_145_reg__0[2]),
        .O(\t_V_1_reg_145[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \t_V_1_reg_145[9]_i_7 
       (.I0(t_V_1_reg_145_reg__0[1]),
        .I1(t_V_1_reg_145_reg__0[0]),
        .I2(t_V_1_reg_145_reg__0[5]),
        .I3(t_V_1_reg_145_reg__0[7]),
        .I4(t_V_1_reg_145_reg__0[2]),
        .I5(t_V_1_reg_145_reg__0[3]),
        .O(\t_V_1_reg_145[9]_i_7_n_0 ));
  FDRE \t_V_1_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[0]),
        .Q(t_V_1_reg_145_reg__0[0]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[1]),
        .Q(t_V_1_reg_145_reg__0[1]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[2]),
        .Q(t_V_1_reg_145_reg__0[2]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[3]),
        .Q(t_V_1_reg_145_reg__0[3]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[4]),
        .Q(t_V_1_reg_145_reg__0[4]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[5]),
        .Q(t_V_1_reg_145_reg__0[5]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[6]),
        .Q(t_V_1_reg_145_reg__0[6]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[7]),
        .Q(t_V_1_reg_145_reg__0[7]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[8]),
        .Q(t_V_1_reg_145_reg__0[8]),
        .R(t_V_1_reg_145));
  FDRE \t_V_1_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1450),
        .D(j_V_fu_179_p2[9]),
        .Q(t_V_1_reg_145_reg__0[9]),
        .R(t_V_1_reg_145));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_134[8]_i_1 
       (.I0(Q),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[0]),
        .Q(t_V_reg_134[0]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[1]),
        .Q(t_V_reg_134[1]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[2]),
        .Q(t_V_reg_134[2]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[3]),
        .Q(t_V_reg_134[3]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[4]),
        .Q(t_V_reg_134[4]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[5]),
        .Q(t_V_reg_134[5]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[6]),
        .Q(t_V_reg_134[6]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[7]),
        .Q(t_V_reg_134[7]),
        .R(t_V_reg_134_0));
  FDRE \t_V_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_211[8]),
        .Q(t_V_reg_134[8]),
        .R(t_V_reg_134_0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_94[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .I3(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .O(\tmp_user_V_fu_94[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_94[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_94),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(video_out_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(video_out_TUSER));
endmodule

(* ORIG_REF_NAME = "Sobel" *) 
module sobel_filter_2_Sobel
   (DOBDO,
    \right_border_buf_0_3_fu_194_reg[7] ,
    start_once_reg_reg_0,
    \row_assign_10_2_t_reg_1594_reg[1] ,
    O,
    \k_buf_0_val_3_addr_reg_1624_reg[8] ,
    \brmerge_reg_1617_reg[0] ,
    \brmerge_reg_1617_reg[0]_0 ,
    \brmerge_reg_1617_reg[0]_1 ,
    \brmerge_reg_1617_reg[0]_2 ,
    \brmerge_reg_1617_reg[0]_3 ,
    \or_cond_i_i_reg_1608_reg[0] ,
    \k_buf_0_val_3_addr_reg_1624_reg[9] ,
    \row_assign_10_1_t_reg_1589_reg[1] ,
    \row_assign_10_1_t_reg_1589_reg[1]_0 ,
    \row_assign_10_1_t_reg_1589_reg[1]_1 ,
    \row_assign_10_0_t_reg_1584_reg[1] ,
    \row_assign_10_0_t_reg_1584_reg[1]_0 ,
    \row_assign_10_0_t_reg_1584_reg[1]_1 ,
    \row_assign_10_0_t_reg_1584_reg[1]_2 ,
    \row_assign_10_0_t_reg_1584_reg[1]_3 ,
    \row_assign_10_0_t_reg_1584_reg[1]_4 ,
    \row_assign_10_0_t_reg_1584_reg[1]_5 ,
    \row_assign_10_0_t_reg_1584_reg[1]_6 ,
    \row_assign_10_0_t_reg_1584_reg[1]_7 ,
    \row_assign_10_2_t_reg_1594_reg[1]_0 ,
    \row_assign_10_2_t_reg_1594_reg[1]_1 ,
    ram_reg,
    \p_Val2_4_1_1_reg_1676_reg[7] ,
    \p_Val2_4_1_1_reg_1676_reg[7]_0 ,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    Sobel_U0_p_src_cols_V_read,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    internal_full_n_reg,
    E,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    ap_rst_n_inv,
    S,
    \t_V_2_reg_334_reg[30] ,
    \t_V_2_reg_334_reg[12] ,
    ap_rst_n,
    img_0_data_stream_0_empty_n,
    img_1_data_stream_0_full_n,
    CO,
    \t_V_2_reg_334_reg[30]_0 ,
    \t_V_reg_323_reg[30] ,
    \t_V_reg_323_reg[30]_0 ,
    \t_V_reg_323_reg[30]_1 ,
    \t_V_reg_323_reg[30]_2 ,
    \t_V_reg_323_reg[30]_3 ,
    \t_V_reg_323_reg[30]_4 ,
    PCOUT,
    Sobel_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    start_for_Sobel_1_U0_full_n,
    img_0_cols_V_c9_empty_n,
    img_0_rows_V_c8_empty_n);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output start_once_reg_reg_0;
  output [26:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  output [3:0]O;
  output [3:0]\k_buf_0_val_3_addr_reg_1624_reg[8] ;
  output [3:0]\brmerge_reg_1617_reg[0] ;
  output [3:0]\brmerge_reg_1617_reg[0]_0 ;
  output [3:0]\brmerge_reg_1617_reg[0]_1 ;
  output [3:0]\brmerge_reg_1617_reg[0]_2 ;
  output [3:0]\brmerge_reg_1617_reg[0]_3 ;
  output [2:0]\or_cond_i_i_reg_1608_reg[0] ;
  output [30:0]\k_buf_0_val_3_addr_reg_1624_reg[9] ;
  output [26:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  output [0:0]\row_assign_10_1_t_reg_1589_reg[1]_0 ;
  output [27:0]\row_assign_10_1_t_reg_1589_reg[1]_1 ;
  output [0:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_0 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_1 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_2 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_3 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_4 ;
  output [3:0]\row_assign_10_0_t_reg_1584_reg[1]_5 ;
  output [2:0]\row_assign_10_0_t_reg_1584_reg[1]_6 ;
  output [27:0]\row_assign_10_0_t_reg_1584_reg[1]_7 ;
  output [0:0]\row_assign_10_2_t_reg_1594_reg[1]_0 ;
  output [27:0]\row_assign_10_2_t_reg_1594_reg[1]_1 ;
  output ram_reg;
  output [3:0]\p_Val2_4_1_1_reg_1676_reg[7] ;
  output [2:0]\p_Val2_4_1_1_reg_1676_reg[7]_0 ;
  output [6:0]D;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output Sobel_U0_p_src_cols_V_read;
  output \mOutPtr_reg[1] ;
  output shiftReg_ce;
  output internal_full_n_reg;
  output [0:0]E;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_rst_n_inv;
  input [2:0]S;
  input [3:0]\t_V_2_reg_334_reg[30] ;
  input [1:0]\t_V_2_reg_334_reg[12] ;
  input ap_rst_n;
  input img_0_data_stream_0_empty_n;
  input img_1_data_stream_0_full_n;
  input [0:0]CO;
  input [0:0]\t_V_2_reg_334_reg[30]_0 ;
  input [0:0]\t_V_reg_323_reg[30] ;
  input [0:0]\t_V_reg_323_reg[30]_0 ;
  input [0:0]\t_V_reg_323_reg[30]_1 ;
  input [0:0]\t_V_reg_323_reg[30]_2 ;
  input [0:0]\t_V_reg_323_reg[30]_3 ;
  input [0:0]\t_V_reg_323_reg[30]_4 ;
  input [6:0]PCOUT;
  input Sobel_U0_ap_start;
  input \ap_CS_fsm_reg[0]_1 ;
  input start_for_Sobel_1_U0_full_n;
  input img_0_cols_V_c9_empty_n;
  input img_0_rows_V_c8_empty_n;

  wire [0:0]CO;
  wire [6:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [3:0]O;
  wire [6:0]PCOUT;
  wire [0:0]Q;
  wire [2:0]S;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_p_src_cols_V_read;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]\brmerge_reg_1617_reg[0] ;
  wire [3:0]\brmerge_reg_1617_reg[0]_0 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_1 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_2 ;
  wire [3:0]\brmerge_reg_1617_reg[0]_3 ;
  wire grp_Filter2D_fu_96_ap_start_reg;
  wire grp_Filter2D_fu_96_n_261;
  wire grp_Filter2D_fu_96_n_262;
  wire grp_Filter2D_fu_96_n_267;
  wire grp_Filter2D_fu_96_n_268;
  wire img_0_cols_V_c9_empty_n;
  wire img_0_data_stream_0_empty_n;
  wire img_0_rows_V_c8_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire [3:0]\k_buf_0_val_3_addr_reg_1624_reg[8] ;
  wire [30:0]\k_buf_0_val_3_addr_reg_1624_reg[9] ;
  wire \mOutPtr_reg[1] ;
  wire [2:0]\or_cond_i_i_reg_1608_reg[0] ;
  wire [3:0]\p_Val2_4_1_1_reg_1676_reg[7] ;
  wire [2:0]\p_Val2_4_1_1_reg_1676_reg[7]_0 ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire [0:0]\row_assign_10_0_t_reg_1584_reg[1] ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_0 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_1 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_2 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_3 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_4 ;
  wire [3:0]\row_assign_10_0_t_reg_1584_reg[1]_5 ;
  wire [2:0]\row_assign_10_0_t_reg_1584_reg[1]_6 ;
  wire [27:0]\row_assign_10_0_t_reg_1584_reg[1]_7 ;
  wire [26:0]\row_assign_10_1_t_reg_1589_reg[1] ;
  wire [0:0]\row_assign_10_1_t_reg_1589_reg[1]_0 ;
  wire [27:0]\row_assign_10_1_t_reg_1589_reg[1]_1 ;
  wire [26:0]\row_assign_10_2_t_reg_1594_reg[1] ;
  wire [0:0]\row_assign_10_2_t_reg_1594_reg[1]_0 ;
  wire [27:0]\row_assign_10_2_t_reg_1594_reg[1]_1 ;
  wire shiftReg_ce;
  wire start_for_Sobel_1_U0_full_n;
  wire start_once_reg_reg_0;
  wire [1:0]\t_V_2_reg_334_reg[12] ;
  wire [3:0]\t_V_2_reg_334_reg[30] ;
  wire [0:0]\t_V_2_reg_334_reg[30]_0 ;
  wire [0:0]\t_V_reg_323_reg[30] ;
  wire [0:0]\t_V_reg_323_reg[30]_0 ;
  wire [0:0]\t_V_reg_323_reg[30]_1 ;
  wire [0:0]\t_V_reg_323_reg[30]_2 ;
  wire [0:0]\t_V_reg_323_reg[30]_3 ;
  wire [0:0]\t_V_reg_323_reg[30]_4 ;

  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(Sobel_U0_ap_start),
        .I3(img_0_cols_V_c9_empty_n),
        .I4(img_0_rows_V_c8_empty_n),
        .I5(Q),
        .O(Sobel_U0_p_src_cols_V_read));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_262),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_261),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  sobel_filter_2_Filter2D grp_Filter2D_fu_96
       (.CO(CO),
        .D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .O(O),
        .PCOUT(PCOUT),
        .Q({ap_CS_fsm_state2,Q}),
        .S(S),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 ({grp_Filter2D_fu_96_n_261,grp_Filter2D_fu_96_n_262}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1617_reg[0]_0 (\brmerge_reg_1617_reg[0] ),
        .\brmerge_reg_1617_reg[0]_1 (\brmerge_reg_1617_reg[0]_0 ),
        .\brmerge_reg_1617_reg[0]_2 (\brmerge_reg_1617_reg[0]_1 ),
        .\brmerge_reg_1617_reg[0]_3 (\brmerge_reg_1617_reg[0]_2 ),
        .\brmerge_reg_1617_reg[0]_4 (\brmerge_reg_1617_reg[0]_3 ),
        .grp_Filter2D_fu_96_ap_start_reg(grp_Filter2D_fu_96_ap_start_reg),
        .grp_Filter2D_fu_96_ap_start_reg_reg(grp_Filter2D_fu_96_n_268),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\k_buf_0_val_3_addr_reg_1624_reg[8]_0 (\k_buf_0_val_3_addr_reg_1624_reg[8] ),
        .\k_buf_0_val_3_addr_reg_1624_reg[9]_0 (\k_buf_0_val_3_addr_reg_1624_reg[9] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\or_cond_i_i_reg_1608_reg[0]_0 (\or_cond_i_i_reg_1608_reg[0] ),
        .\p_Val2_4_1_1_reg_1676_reg[7]_0 (\p_Val2_4_1_1_reg_1676_reg[7] ),
        .\p_Val2_4_1_1_reg_1676_reg[7]_1 (\p_Val2_4_1_1_reg_1676_reg[7]_0 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (\right_border_buf_0_3_fu_194_reg[7] ),
        .\row_assign_10_0_t_reg_1584_reg[1]_0 (\row_assign_10_0_t_reg_1584_reg[1] ),
        .\row_assign_10_0_t_reg_1584_reg[1]_1 (\row_assign_10_0_t_reg_1584_reg[1]_0 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_2 (\row_assign_10_0_t_reg_1584_reg[1]_1 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_3 (\row_assign_10_0_t_reg_1584_reg[1]_2 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_4 (\row_assign_10_0_t_reg_1584_reg[1]_3 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_5 (\row_assign_10_0_t_reg_1584_reg[1]_4 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_6 (\row_assign_10_0_t_reg_1584_reg[1]_5 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_7 (\row_assign_10_0_t_reg_1584_reg[1]_6 ),
        .\row_assign_10_0_t_reg_1584_reg[1]_8 (\row_assign_10_0_t_reg_1584_reg[1]_7 ),
        .\row_assign_10_1_t_reg_1589_reg[1]_0 (\row_assign_10_1_t_reg_1589_reg[1] ),
        .\row_assign_10_1_t_reg_1589_reg[1]_1 (\row_assign_10_1_t_reg_1589_reg[1]_0 ),
        .\row_assign_10_1_t_reg_1589_reg[1]_2 (\row_assign_10_1_t_reg_1589_reg[1]_1 ),
        .\row_assign_10_2_t_reg_1594_reg[1]_0 (\row_assign_10_2_t_reg_1594_reg[1] ),
        .\row_assign_10_2_t_reg_1594_reg[1]_1 (\row_assign_10_2_t_reg_1594_reg[1]_0 ),
        .\row_assign_10_2_t_reg_1594_reg[1]_2 (\row_assign_10_2_t_reg_1594_reg[1]_1 ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n),
        .start_once_reg_reg(grp_Filter2D_fu_96_n_267),
        .start_once_reg_reg_0(Sobel_U0_p_src_cols_V_read),
        .start_once_reg_reg_1(start_once_reg_reg_0),
        .\t_V_2_reg_334_reg[12]_0 (\t_V_2_reg_334_reg[12] ),
        .\t_V_2_reg_334_reg[30]_0 (\t_V_2_reg_334_reg[30] ),
        .\t_V_2_reg_334_reg[30]_1 (\t_V_2_reg_334_reg[30]_0 ),
        .\t_V_reg_323_reg[30]_0 (\t_V_reg_323_reg[30] ),
        .\t_V_reg_323_reg[30]_1 (\t_V_reg_323_reg[30]_0 ),
        .\t_V_reg_323_reg[30]_2 (\t_V_reg_323_reg[30]_1 ),
        .\t_V_reg_323_reg[30]_3 (\t_V_reg_323_reg[30]_2 ),
        .\t_V_reg_323_reg[30]_4 (\t_V_reg_323_reg[30]_3 ),
        .\t_V_reg_323_reg[30]_5 (\t_V_reg_323_reg[30]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_96_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_268),
        .Q(grp_Filter2D_fu_96_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__0 
       (.I0(Sobel_U0_p_src_cols_V_read),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_96_n_267),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Sobel_1" *) 
module sobel_filter_2_Sobel_1
   (DOBDO,
    \right_border_buf_0_3_fu_194_reg[7] ,
    start_once_reg_reg_0,
    ram_reg,
    start_once_reg_reg_1,
    Q,
    shiftReg_ce,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    ap_rst_n_inv,
    ap_rst_n,
    img_2_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    Sobel_1_U0_ap_start,
    start_for_Mat2AXIvideo_U0_full_n,
    internal_full_n_reg);
  output [7:0]DOBDO;
  output [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  output start_once_reg_reg_0;
  output ram_reg;
  output start_once_reg_reg_1;
  output [0:0]Q;
  output shiftReg_ce;
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ap_rst_n_inv;
  input ap_rst_n;
  input img_2_data_stream_0_full_n;
  input img_1_data_stream_0_empty_n;
  input Sobel_1_U0_ap_start;
  input start_for_Mat2AXIvideo_U0_full_n;
  input internal_full_n_reg;

  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire Sobel_1_U0_ap_start;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Filter2D_fu_56_ap_start_reg;
  wire grp_Filter2D_fu_56_n_16;
  wire grp_Filter2D_fu_56_n_18;
  wire grp_Filter2D_fu_56_n_19;
  wire grp_Filter2D_fu_56_n_24;
  wire grp_Filter2D_fu_56_n_25;
  wire img_1_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [11:10]p_Val2_4_1_1_fu_1189_p2;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_3 ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]\right_border_buf_0_3_fu_194_reg[7] ;
  wire shiftReg_ce;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [3:1]\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_O_UNCONNECTED ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_56_n_19),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_56_n_18),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  sobel_filter_2_Filter2D_10 grp_Filter2D_fu_56
       (.D({grp_Filter2D_fu_56_n_18,grp_Filter2D_fu_56_n_19}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .P(grp_Filter2D_fu_56_n_16),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Filter2D_fu_56_ap_start_reg(grp_Filter2D_fu_56_ap_start_reg),
        .grp_Filter2D_fu_56_ap_start_reg_reg(grp_Filter2D_fu_56_n_25),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .p(p_Val2_4_1_1_fu_1189_p2),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .\right_border_buf_0_3_fu_194_reg[7]_0 (\right_border_buf_0_3_fu_194_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg_1),
        .start_once_reg_reg_0(grp_Filter2D_fu_56_n_24),
        .start_once_reg_reg_1(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_56_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_56_n_25),
        .Q(grp_Filter2D_fu_56_ap_start_reg),
        .R(ap_rst_n_inv));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[11]_i_2 
       (.CI(1'b0),
        .CO({\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_CO_UNCONNECTED [3:1],\p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_O_UNCONNECTED [3:2],p_Val2_4_1_1_fu_1189_p2}),
        .S({1'b0,1'b0,1'b1,grp_Filter2D_fu_56_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_56_n_24),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module sobel_filter_2_fifo_w10_d2_A
   (img_0_rows_V_c8_full_n,
    img_0_rows_V_c8_empty_n,
    ap_clk,
    ap_rst_n,
    Sobel_U0_p_src_cols_V_read,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    E);
  output img_0_rows_V_c8_full_n;
  output img_0_rows_V_c8_empty_n;
  input ap_clk;
  input ap_rst_n;
  input Sobel_U0_p_src_cols_V_read;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Sobel_U0_p_src_cols_V_read;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_rows_V_c8_empty_n;
  wire img_0_rows_V_c8_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Sobel_U0_p_src_cols_V_read),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(img_0_rows_V_c8_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(img_0_rows_V_c8_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_rows_V_c8_full_n),
        .I3(ap_rst_n),
        .I4(Sobel_U0_p_src_cols_V_read),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img_0_rows_V_c8_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__5 
       (.I0(Sobel_U0_p_src_cols_V_read),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w10_d2_A" *) 
module sobel_filter_2_fifo_w10_d2_A_1
   (img_0_rows_V_c_full_n,
    img_0_rows_V_c_empty_n,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    ap_start,
    img_0_cols_V_c_full_n,
    ap_rst_n_inv,
    E);
  output img_0_rows_V_c_full_n;
  output img_0_rows_V_c_empty_n;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input ap_start;
  input img_0_cols_V_c_full_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(internal_full_n_reg_0),
        .I4(img_0_rows_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(img_0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_rows_V_c_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_2__2
       (.I0(ap_start),
        .I1(img_0_rows_V_c_full_n),
        .I2(img_0_cols_V_c_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img_0_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F0080FF80FF7F00)) 
    \mOutPtr[1]_i_1 
       (.I0(ap_start),
        .I1(img_0_rows_V_c_full_n),
        .I2(img_0_cols_V_c_full_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module sobel_filter_2_fifo_w11_d2_A
   (img_0_cols_V_c9_full_n,
    img_0_cols_V_c9_empty_n,
    ap_clk,
    ap_rst_n,
    Sobel_U0_p_src_cols_V_read,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv,
    E);
  output img_0_cols_V_c9_full_n;
  output img_0_cols_V_c9_empty_n;
  input ap_clk;
  input ap_rst_n;
  input Sobel_U0_p_src_cols_V_read;
  input \ap_CS_fsm_reg[0] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Sobel_U0_p_src_cols_V_read;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_cols_V_c9_empty_n;
  wire img_0_cols_V_c9_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Sobel_U0_p_src_cols_V_read),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(img_0_cols_V_c9_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img_0_cols_V_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_cols_V_c9_full_n),
        .I3(ap_rst_n),
        .I4(Sobel_U0_p_src_cols_V_read),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(img_0_cols_V_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__2 
       (.I0(Sobel_U0_p_src_cols_V_read),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w11_d2_A" *) 
module sobel_filter_2_fifo_w11_d2_A_0
   (img_0_cols_V_c_full_n,
    img_0_cols_V_c_empty_n,
    E,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    internal_full_n_reg_0,
    ap_start,
    img_0_rows_V_c_full_n,
    ap_rst_n_inv);
  output img_0_cols_V_c_full_n;
  output img_0_cols_V_c_empty_n;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0] ;
  input internal_full_n_reg_0;
  input ap_start;
  input img_0_rows_V_c_full_n;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_rows_V_c_full_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(internal_full_n_reg_0),
        .I4(img_0_cols_V_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img_0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(img_0_cols_V_c_full_n),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(img_0_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[1]_i_1__1 
       (.I0(img_0_cols_V_c_full_n),
        .I1(img_0_rows_V_c_full_n),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h7F0080FF80FF7F00)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_start),
        .I1(img_0_rows_V_c_full_n),
        .I2(img_0_cols_V_c_full_n),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module sobel_filter_2_fifo_w8_d2_A
   (img_0_data_stream_0_full_n,
    img_0_data_stream_0_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    ram_reg_1,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    DOBDO,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output img_0_data_stream_0_full_n;
  output img_0_data_stream_0_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]ram_reg_1;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input [7:0]DOBDO;
  input ap_enable_reg_pp0_iter2_reg;
  input \ap_CS_fsm_reg[4] ;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;

  sobel_filter_2_fifo_w8_d2_A_shiftReg_5 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(img_0_data_stream_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(img_0_data_stream_0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module sobel_filter_2_fifo_w8_d2_A_2
   (img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    ram_reg_1,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    DOBDO,
    ap_enable_reg_pp0_iter2_reg,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    D);
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]ram_reg_1;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input [7:0]DOBDO;
  input ap_enable_reg_pp0_iter2_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire shiftReg_ce;

  sobel_filter_2_fifo_w8_d2_A_shiftReg_4 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .ap_clk(ap_clk),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(shiftReg_ce),
        .I4(img_1_data_stream_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(img_1_data_stream_0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module sobel_filter_2_fifo_w8_d2_A_3
   (img_2_data_stream_0_full_n,
    img_2_data_stream_0_empty_n,
    D,
    ap_clk,
    shiftReg_ce,
    AXI_video_strm_V_data_V_1_sel_wr038_out,
    ap_rst_n,
    ap_rst_n_inv,
    \p_Val2_s_reg_1706_reg[7] );
  output img_2_data_stream_0_full_n;
  output img_2_data_stream_0_empty_n;
  output [7:0]D;
  input ap_clk;
  input shiftReg_ce;
  input AXI_video_strm_V_data_V_1_sel_wr038_out;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [7:0]\p_Val2_s_reg_1706_reg[7] ;

  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_Val2_s_reg_1706_reg[7] ;
  wire shiftReg_ce;

  sobel_filter_2_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_s_reg_1706_reg[7] (\p_Val2_s_reg_1706_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I3(shiftReg_ce),
        .I4(img_2_data_stream_0_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img_2_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(img_2_data_stream_0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img_2_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module sobel_filter_2_fifo_w8_d2_A_shiftReg
   (D,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    \p_Val2_s_reg_1706_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input shiftReg_ce;
  input [7:0]\p_Val2_s_reg_1706_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_Val2_s_reg_1706_reg[7] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_1706_reg[7] [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module sobel_filter_2_fifo_w8_d2_A_shiftReg_4
   (ram_reg,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    DOBDO,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]ram_reg_1;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [7:0]DOBDO;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10__2
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__4
       (.I0(ram_reg_1[7]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__3
       (.I0(ram_reg_1[6]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__4
       (.I0(DOBDO[7]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__1
       (.I0(ram_reg_1[5]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__2
       (.I0(DOBDO[6]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__4
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__1
       (.I0(ram_reg_1[4]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__2
       (.I0(DOBDO[5]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__4
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__1
       (.I0(ram_reg_1[3]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__2
       (.I0(DOBDO[4]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__4
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__1
       (.I0(ram_reg_1[2]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__2
       (.I0(DOBDO[3]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__4
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__1
       (.I0(ram_reg_1[1]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__2
       (.I0(DOBDO[2]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__4
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__1
       (.I0(ram_reg_1[0]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__2
       (.I0(DOBDO[1]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__4
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9__0
       (.I0(DOBDO[0]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9__2
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module sobel_filter_2_fifo_w8_d2_A_shiftReg_5
   (ram_reg,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    DOBDO,
    E,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]ram_reg_1;
  input \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [7:0]DOBDO;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire \exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_10__1
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1[7]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_1[6]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_2__1
       (.I0(DOBDO[7]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3
       (.I0(ram_reg_1[5]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_3__0
       (.I0(DOBDO[6]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3__3
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4
       (.I0(ram_reg_1[4]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_4__0
       (.I0(DOBDO[5]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4__3
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5
       (.I0(ram_reg_1[3]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_5__0
       (.I0(DOBDO[4]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5__3
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6
       (.I0(ram_reg_1[2]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_6__0
       (.I0(DOBDO[3]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6__3
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7
       (.I0(ram_reg_1[1]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_7__0
       (.I0(DOBDO[2]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7__3
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8
       (.I0(ram_reg_1[0]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_8__0
       (.I0(DOBDO[1]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8__3
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    ram_reg_i_9
       (.I0(DOBDO[0]),
        .I1(\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9__1
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "sobel_filter" *) (* hls_module = "yes" *) 
module sobel_filter_2_sobel_filter
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    ap_clk,
    ap_rst_n,
    ap_start,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY,
    ap_done,
    ap_ready,
    ap_idle);
  input [7:0]video_in_TDATA;
  input [0:0]video_in_TKEEP;
  input [0:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [7:0]video_out_TDATA;
  output [0:0]video_out_TKEEP;
  output [0:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;
  output ap_done;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_video_strm_V_data_V_1_sel_wr038_out;
  wire AXIvideo2Mat_U0_n_10;
  wire AXIvideo2Mat_U0_n_11;
  wire AXIvideo2Mat_U0_n_12;
  wire AXIvideo2Mat_U0_n_13;
  wire AXIvideo2Mat_U0_n_14;
  wire AXIvideo2Mat_U0_n_15;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_3;
  wire AXIvideo2Mat_U0_n_4;
  wire AXIvideo2Mat_U0_n_6;
  wire AXIvideo2Mat_U0_n_8;
  wire AXIvideo2Mat_U0_n_9;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_n_2;
  wire Mat2AXIvideo_U0_n_4;
  wire Sobel_1_U0_ap_start;
  wire Sobel_1_U0_n_16;
  wire Sobel_1_U0_n_17;
  wire Sobel_1_U0_n_18;
  wire Sobel_1_U0_n_19;
  wire Sobel_1_U0_n_21;
  wire Sobel_1_U0_n_22;
  wire [7:0]Sobel_1_U0_p_dst_data_stream_V_din;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_n_16;
  wire Sobel_U0_n_162;
  wire Sobel_U0_n_163;
  wire Sobel_U0_n_164;
  wire Sobel_U0_n_165;
  wire Sobel_U0_n_166;
  wire Sobel_U0_n_167;
  wire Sobel_U0_n_168;
  wire Sobel_U0_n_169;
  wire Sobel_U0_n_170;
  wire Sobel_U0_n_171;
  wire Sobel_U0_n_172;
  wire Sobel_U0_n_173;
  wire Sobel_U0_n_174;
  wire Sobel_U0_n_175;
  wire Sobel_U0_n_176;
  wire Sobel_U0_n_177;
  wire Sobel_U0_n_178;
  wire Sobel_U0_n_179;
  wire Sobel_U0_n_180;
  wire Sobel_U0_n_181;
  wire Sobel_U0_n_182;
  wire Sobel_U0_n_183;
  wire Sobel_U0_n_184;
  wire Sobel_U0_n_185;
  wire Sobel_U0_n_186;
  wire Sobel_U0_n_188;
  wire Sobel_U0_n_189;
  wire Sobel_U0_n_247;
  wire Sobel_U0_n_248;
  wire Sobel_U0_n_249;
  wire Sobel_U0_n_250;
  wire Sobel_U0_n_251;
  wire Sobel_U0_n_252;
  wire Sobel_U0_n_253;
  wire Sobel_U0_n_254;
  wire Sobel_U0_n_255;
  wire Sobel_U0_n_256;
  wire Sobel_U0_n_257;
  wire Sobel_U0_n_258;
  wire Sobel_U0_n_259;
  wire Sobel_U0_n_260;
  wire Sobel_U0_n_261;
  wire Sobel_U0_n_262;
  wire Sobel_U0_n_263;
  wire Sobel_U0_n_265;
  wire Sobel_U0_n_267;
  wire Sobel_U0_n_268;
  wire Sobel_U0_n_44;
  wire Sobel_U0_n_45;
  wire Sobel_U0_n_46;
  wire Sobel_U0_n_47;
  wire Sobel_U0_n_48;
  wire Sobel_U0_n_49;
  wire Sobel_U0_n_50;
  wire Sobel_U0_n_51;
  wire Sobel_U0_n_52;
  wire Sobel_U0_n_53;
  wire Sobel_U0_n_54;
  wire Sobel_U0_n_55;
  wire Sobel_U0_n_56;
  wire Sobel_U0_n_57;
  wire Sobel_U0_n_58;
  wire Sobel_U0_n_59;
  wire Sobel_U0_n_60;
  wire Sobel_U0_n_61;
  wire Sobel_U0_n_62;
  wire Sobel_U0_n_63;
  wire Sobel_U0_n_64;
  wire Sobel_U0_n_65;
  wire Sobel_U0_n_66;
  wire Sobel_U0_n_67;
  wire Sobel_U0_n_68;
  wire Sobel_U0_n_69;
  wire Sobel_U0_n_70;
  wire Sobel_U0_n_71;
  wire Sobel_U0_n_73;
  wire Sobel_U0_n_74;
  wire [7:0]Sobel_U0_p_dst_data_stream_V_din;
  wire Sobel_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]\grp_Filter2D_fu_56/k_buf_0_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_56/k_buf_0_val_4_q0 ;
  wire [31:31]\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ;
  wire [7:1]\grp_Filter2D_fu_96/PCOUT ;
  wire [7:0]\grp_Filter2D_fu_96/k_buf_0_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_96/k_buf_0_val_4_q0 ;
  wire \grp_Filter2D_fu_96/p_0_in ;
  wire [31:1]\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 ;
  wire [31:31]\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ;
  wire [30:4]\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 ;
  wire [31:31]\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ;
  wire [30:4]\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 ;
  wire [31:4]\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 ;
  wire [31:4]\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 ;
  wire [31:4]\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 ;
  wire \grp_Filter2D_fu_96/tmp_11_fu_886_p2 ;
  wire \grp_Filter2D_fu_96/tmp_143_1_fu_606_p2 ;
  wire \grp_Filter2D_fu_96/tmp_143_2_fu_668_p2 ;
  wire \grp_Filter2D_fu_96/tmp_21_fu_544_p2 ;
  wire \grp_Filter2D_fu_96/tmp_9_fu_853_p2 ;
  wire img_0_cols_V_c9_empty_n;
  wire img_0_cols_V_c9_full_n;
  wire img_0_cols_V_c_U_n_2;
  wire img_0_cols_V_c_empty_n;
  wire img_0_cols_V_c_full_n;
  wire img_0_data_stream_0_U_n_10;
  wire img_0_data_stream_0_U_n_11;
  wire img_0_data_stream_0_U_n_12;
  wire img_0_data_stream_0_U_n_13;
  wire img_0_data_stream_0_U_n_14;
  wire img_0_data_stream_0_U_n_15;
  wire img_0_data_stream_0_U_n_16;
  wire img_0_data_stream_0_U_n_17;
  wire img_0_data_stream_0_U_n_2;
  wire img_0_data_stream_0_U_n_3;
  wire img_0_data_stream_0_U_n_4;
  wire img_0_data_stream_0_U_n_5;
  wire img_0_data_stream_0_U_n_6;
  wire img_0_data_stream_0_U_n_7;
  wire img_0_data_stream_0_U_n_8;
  wire img_0_data_stream_0_U_n_9;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_rows_V_c8_empty_n;
  wire img_0_rows_V_c8_full_n;
  wire img_0_rows_V_c_U_n_2;
  wire img_0_rows_V_c_empty_n;
  wire img_0_rows_V_c_full_n;
  wire img_1_data_stream_0_U_n_10;
  wire img_1_data_stream_0_U_n_11;
  wire img_1_data_stream_0_U_n_12;
  wire img_1_data_stream_0_U_n_13;
  wire img_1_data_stream_0_U_n_14;
  wire img_1_data_stream_0_U_n_15;
  wire img_1_data_stream_0_U_n_16;
  wire img_1_data_stream_0_U_n_17;
  wire img_1_data_stream_0_U_n_2;
  wire img_1_data_stream_0_U_n_3;
  wire img_1_data_stream_0_U_n_4;
  wire img_1_data_stream_0_U_n_5;
  wire img_1_data_stream_0_U_n_6;
  wire img_1_data_stream_0_U_n_7;
  wire img_1_data_stream_0_U_n_8;
  wire img_1_data_stream_0_U_n_9;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_2_data_stream_0_U_n_2;
  wire img_2_data_stream_0_U_n_3;
  wire img_2_data_stream_0_U_n_4;
  wire img_2_data_stream_0_U_n_5;
  wire img_2_data_stream_0_U_n_6;
  wire img_2_data_stream_0_U_n_7;
  wire img_2_data_stream_0_U_n_8;
  wire img_2_data_stream_0_U_n_9;
  wire img_2_data_stream_0_empty_n;
  wire img_2_data_stream_0_full_n;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_5_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[3]_i_6_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_4_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_5_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_6_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[7]_i_7_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_10_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_20_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_21_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_22_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_23_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_26_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_27_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_28_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_29_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_36_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_37_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_38_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_39_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_40_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_41_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_6_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_7_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624[9]_i_9_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_3 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_0 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_1 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_2 ;
  wire \k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_3 ;
  wire \or_cond_i_i_reg_1608[0]_i_12_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_13_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_14_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_15_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_22_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_23_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_24_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_25_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_31_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_32_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_33_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_34_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_35_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_36_n_0 ;
  wire \or_cond_i_i_reg_1608[0]_i_6_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_11_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_21_n_3 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5_n_0 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5_n_1 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5_n_2 ;
  wire \or_cond_i_i_reg_1608_reg[0]_i_5_n_3 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_19_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_20_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_21_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_23_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_24_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_25_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_26_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_33_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_34_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_35_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_36_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_39_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_40_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_41_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_42_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_49_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_50_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_51_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_52_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_59_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_60_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_61_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_62_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_63_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_64_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_65_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_72_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_73_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_74_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_75_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_76_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_77_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_78_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_8_n_0 ;
  wire \row_assign_10_0_t_reg_1584[1]_i_9_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_18_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_22_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_32_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_38_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_3_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_48_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_6_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_6_n_3 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7_n_0 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7_n_1 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7_n_2 ;
  wire \row_assign_10_0_t_reg_1584_reg[1]_i_7_n_3 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_16_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_17_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_18_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_19_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_26_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_27_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_28_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_34_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_35_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_36_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_37_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_44_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_45_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_46_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_47_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_50_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_51_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_52_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_53_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_54_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_55_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_56_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_63_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_64_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_65_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_66_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_6_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_7_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_82_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_83_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_84_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_85_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_86_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_87_n_0 ;
  wire \row_assign_10_1_t_reg_1589[1]_i_88_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_13_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_13_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_15_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_15_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_15_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_15_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_25_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_25_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_25_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_25_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_2_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_33_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_33_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_33_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_33_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_43_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_43_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_43_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_43_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_5_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_5_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_5_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_5_n_3 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_62_n_0 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_62_n_1 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_62_n_2 ;
  wire \row_assign_10_1_t_reg_1589_reg[1]_i_62_n_3 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_12_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_13_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_15_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_16_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_17_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_28_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_29_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_30_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_31_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_33_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_34_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_35_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_36_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_45_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_46_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_47_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_48_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_50_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_51_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_52_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_53_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_68_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_69_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_70_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_71_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_72_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_73_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_74_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_76_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_77_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_78_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_79_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_80_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_81_n_0 ;
  wire \row_assign_10_2_t_reg_1594[1]_i_82_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_11_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_11_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_11_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_11_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_14_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_27_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_27_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_27_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_27_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_32_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_44_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_44_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_44_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_44_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_49_n_0 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_49_n_1 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_49_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_49_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_4_n_3 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5_n_2 ;
  wire \row_assign_10_2_t_reg_1594_reg[1]_i_5_n_3 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_Mat2AXIibs_U_n_3;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_1_U0_full_n;
  wire start_for_Sobel_1hbi_U_n_2;
  wire start_for_Sobel_U0_U_n_2;
  wire start_for_Sobel_U0_U_n_3;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire \tmp28_reg_1696[1]_i_3_n_0 ;
  wire \tmp28_reg_1696[1]_i_4_n_0 ;
  wire \tmp28_reg_1696[1]_i_5_n_0 ;
  wire \tmp28_reg_1696[7]_i_6_n_0 ;
  wire \tmp28_reg_1696[7]_i_7_n_0 ;
  wire \tmp28_reg_1696[7]_i_8_n_0 ;
  wire \tmp28_reg_1696[7]_i_9_n_0 ;
  wire \tmp28_reg_1696_reg[1]_i_2_n_0 ;
  wire \tmp28_reg_1696_reg[1]_i_2_n_1 ;
  wire \tmp28_reg_1696_reg[1]_i_2_n_2 ;
  wire \tmp28_reg_1696_reg[1]_i_2_n_3 ;
  wire \tmp28_reg_1696_reg[7]_i_5_n_1 ;
  wire \tmp28_reg_1696_reg[7]_i_5_n_2 ;
  wire \tmp28_reg_1696_reg[7]_i_5_n_3 ;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond_i_i_reg_1608_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1608_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_22_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_48_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_32_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_44_O_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_49_O_UNCONNECTED ;
  wire [3:2]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp28_reg_1696_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp28_reg_1696_reg[7]_i_5_CO_UNCONNECTED ;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[0] = \<const0> ;
  sobel_filter_2_AXIvideo2Mat AXIvideo2Mat_U0
       (.D({AXIvideo2Mat_U0_n_8,AXIvideo2Mat_U0_n_9,AXIvideo2Mat_U0_n_10,AXIvideo2Mat_U0_n_11,AXIvideo2Mat_U0_n_12,AXIvideo2Mat_U0_n_13,AXIvideo2Mat_U0_n_14,AXIvideo2Mat_U0_n_15}),
        .E(shiftReg_ce),
        .Q(AXIvideo2Mat_U0_n_3),
        .\ap_CS_fsm_reg[1]_0 (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\axi_data_V_1_i_reg_270_reg[0]_0 (AXIvideo2Mat_U0_n_6),
        .img_0_cols_V_c9_full_n(img_0_cols_V_c9_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_rows_V_c8_full_n(img_0_rows_V_c8_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_2),
        .internal_empty_n_reg_0(start_for_Sobel_U0_U_n_2),
        .internal_full_n_reg(start_for_Sobel_U0_U_n_3),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg(start_once_reg),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  GND GND
       (.G(\<const0> ));
  sobel_filter_2_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D({img_2_data_stream_0_U_n_2,img_2_data_stream_0_U_n_3,img_2_data_stream_0_U_n_4,img_2_data_stream_0_U_n_5,img_2_data_stream_0_U_n_6,img_2_data_stream_0_U_n_7,img_2_data_stream_0_U_n_8,img_2_data_stream_0_U_n_9}),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Mat2AXIvideo_U0_n_2),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .\mOutPtr_reg[1] (Mat2AXIvideo_U0_n_4),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
  sobel_filter_2_Sobel_1 Sobel_1_U0
       (.DIADI(img_1_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_56/k_buf_0_val_3_q0 ),
        .Q(Sobel_1_U0_n_19),
        .\SRL_SIG_reg[0][7] (Sobel_1_U0_p_dst_data_stream_V_din),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .internal_full_n_reg(start_for_Mat2AXIibs_U_n_3),
        .\mOutPtr_reg[1] (Sobel_1_U0_n_21),
        .\mOutPtr_reg[1]_0 (Sobel_1_U0_n_22),
        .ram_reg(Sobel_1_U0_n_17),
        .ram_reg_0({img_1_data_stream_0_U_n_10,img_1_data_stream_0_U_n_11,img_1_data_stream_0_U_n_12,img_1_data_stream_0_U_n_13,img_1_data_stream_0_U_n_14,img_1_data_stream_0_U_n_15,img_1_data_stream_0_U_n_16,img_1_data_stream_0_U_n_17}),
        .ram_reg_1({img_1_data_stream_0_U_n_2,img_1_data_stream_0_U_n_3,img_1_data_stream_0_U_n_4,img_1_data_stream_0_U_n_5,img_1_data_stream_0_U_n_6,img_1_data_stream_0_U_n_7,img_1_data_stream_0_U_n_8,img_1_data_stream_0_U_n_9}),
        .\right_border_buf_0_3_fu_194_reg[7] (\grp_Filter2D_fu_56/k_buf_0_val_4_q0 ),
        .shiftReg_ce(shiftReg_ce_0),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg_reg_0(Sobel_1_U0_n_16),
        .start_once_reg_reg_1(Sobel_1_U0_n_18));
  sobel_filter_2_Sobel Sobel_U0
       (.CO(\grp_Filter2D_fu_96/tmp_9_fu_853_p2 ),
        .D({Sobel_U0_n_255,Sobel_U0_n_256,Sobel_U0_n_257,Sobel_U0_n_258,Sobel_U0_n_259,Sobel_U0_n_260,Sobel_U0_n_261}),
        .DIADI(img_0_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_96/k_buf_0_val_3_q0 ),
        .E(Sobel_U0_n_268),
        .O({Sobel_U0_n_44,Sobel_U0_n_45,Sobel_U0_n_46,Sobel_U0_n_47}),
        .PCOUT(\grp_Filter2D_fu_96/PCOUT ),
        .Q(Sobel_U0_n_263),
        .S({\k_buf_0_val_3_addr_reg_1624[3]_i_4_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_5_n_0 ,\k_buf_0_val_3_addr_reg_1624[3]_i_6_n_0 }),
        .\SRL_SIG_reg[0][7] (Sobel_U0_p_dst_data_stream_V_din),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_U0_n_262),
        .\ap_CS_fsm_reg[0]_1 (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\brmerge_reg_1617_reg[0] ({Sobel_U0_n_52,Sobel_U0_n_53,Sobel_U0_n_54,Sobel_U0_n_55}),
        .\brmerge_reg_1617_reg[0]_0 ({Sobel_U0_n_56,Sobel_U0_n_57,Sobel_U0_n_58,Sobel_U0_n_59}),
        .\brmerge_reg_1617_reg[0]_1 ({Sobel_U0_n_60,Sobel_U0_n_61,Sobel_U0_n_62,Sobel_U0_n_63}),
        .\brmerge_reg_1617_reg[0]_2 ({Sobel_U0_n_64,Sobel_U0_n_65,Sobel_U0_n_66,Sobel_U0_n_67}),
        .\brmerge_reg_1617_reg[0]_3 ({Sobel_U0_n_68,Sobel_U0_n_69,Sobel_U0_n_70,Sobel_U0_n_71}),
        .img_0_cols_V_c9_empty_n(img_0_cols_V_c9_empty_n),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_rows_V_c8_empty_n(img_0_rows_V_c8_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .internal_full_n_reg(Sobel_U0_n_267),
        .\k_buf_0_val_3_addr_reg_1624_reg[8] ({Sobel_U0_n_48,Sobel_U0_n_49,Sobel_U0_n_50,Sobel_U0_n_51}),
        .\k_buf_0_val_3_addr_reg_1624_reg[9] (\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 ),
        .\mOutPtr_reg[1] (Sobel_U0_n_265),
        .\or_cond_i_i_reg_1608_reg[0] ({\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ,Sobel_U0_n_73,Sobel_U0_n_74}),
        .\p_Val2_4_1_1_reg_1676_reg[7] ({Sobel_U0_n_248,Sobel_U0_n_249,Sobel_U0_n_250,Sobel_U0_n_251}),
        .\p_Val2_4_1_1_reg_1676_reg[7]_0 ({Sobel_U0_n_252,Sobel_U0_n_253,Sobel_U0_n_254}),
        .ram_reg(Sobel_U0_n_247),
        .ram_reg_0({img_0_data_stream_0_U_n_10,img_0_data_stream_0_U_n_11,img_0_data_stream_0_U_n_12,img_0_data_stream_0_U_n_13,img_0_data_stream_0_U_n_14,img_0_data_stream_0_U_n_15,img_0_data_stream_0_U_n_16,img_0_data_stream_0_U_n_17}),
        .ram_reg_1({img_0_data_stream_0_U_n_2,img_0_data_stream_0_U_n_3,img_0_data_stream_0_U_n_4,img_0_data_stream_0_U_n_5,img_0_data_stream_0_U_n_6,img_0_data_stream_0_U_n_7,img_0_data_stream_0_U_n_8,img_0_data_stream_0_U_n_9}),
        .\right_border_buf_0_3_fu_194_reg[7] (\grp_Filter2D_fu_96/k_buf_0_val_4_q0 ),
        .\row_assign_10_0_t_reg_1584_reg[1] (Sobel_U0_n_162),
        .\row_assign_10_0_t_reg_1584_reg[1]_0 ({Sobel_U0_n_163,Sobel_U0_n_164,Sobel_U0_n_165,Sobel_U0_n_166}),
        .\row_assign_10_0_t_reg_1584_reg[1]_1 ({Sobel_U0_n_167,Sobel_U0_n_168,Sobel_U0_n_169,Sobel_U0_n_170}),
        .\row_assign_10_0_t_reg_1584_reg[1]_2 ({Sobel_U0_n_171,Sobel_U0_n_172,Sobel_U0_n_173,Sobel_U0_n_174}),
        .\row_assign_10_0_t_reg_1584_reg[1]_3 ({Sobel_U0_n_175,Sobel_U0_n_176,Sobel_U0_n_177,Sobel_U0_n_178}),
        .\row_assign_10_0_t_reg_1584_reg[1]_4 ({Sobel_U0_n_179,Sobel_U0_n_180,Sobel_U0_n_181,Sobel_U0_n_182}),
        .\row_assign_10_0_t_reg_1584_reg[1]_5 ({Sobel_U0_n_183,Sobel_U0_n_184,Sobel_U0_n_185,Sobel_U0_n_186}),
        .\row_assign_10_0_t_reg_1584_reg[1]_6 ({\grp_Filter2D_fu_96/p_0_in ,Sobel_U0_n_188,Sobel_U0_n_189}),
        .\row_assign_10_0_t_reg_1584_reg[1]_7 (\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 ),
        .\row_assign_10_1_t_reg_1589_reg[1] (\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 ),
        .\row_assign_10_1_t_reg_1589_reg[1]_0 (\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .\row_assign_10_1_t_reg_1589_reg[1]_1 (\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 ),
        .\row_assign_10_2_t_reg_1594_reg[1] (\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 ),
        .\row_assign_10_2_t_reg_1594_reg[1]_0 (\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .\row_assign_10_2_t_reg_1594_reg[1]_1 (\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 ),
        .shiftReg_ce(shiftReg_ce_1),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n),
        .start_once_reg_reg_0(Sobel_U0_n_16),
        .\t_V_2_reg_334_reg[12] ({\k_buf_0_val_3_addr_reg_1624[9]_i_6_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_7_n_0 }),
        .\t_V_2_reg_334_reg[30] ({\k_buf_0_val_3_addr_reg_1624[7]_i_4_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_5_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_6_n_0 ,\k_buf_0_val_3_addr_reg_1624[7]_i_7_n_0 }),
        .\t_V_2_reg_334_reg[30]_0 (\grp_Filter2D_fu_96/tmp_11_fu_886_p2 ),
        .\t_V_reg_323_reg[30] (\grp_Filter2D_fu_96/tmp_21_fu_544_p2 ),
        .\t_V_reg_323_reg[30]_0 (\row_assign_10_0_t_reg_1584_reg[1]_i_6_n_2 ),
        .\t_V_reg_323_reg[30]_1 (\grp_Filter2D_fu_96/tmp_143_2_fu_668_p2 ),
        .\t_V_reg_323_reg[30]_2 (\row_assign_10_2_t_reg_1594_reg[1]_i_5_n_2 ),
        .\t_V_reg_323_reg[30]_3 (\grp_Filter2D_fu_96/tmp_143_1_fu_606_p2 ),
        .\t_V_reg_323_reg[30]_4 (\row_assign_10_1_t_reg_1589_reg[1]_i_13_n_2 ));
  VCC VCC
       (.P(\<const1> ));
  sobel_filter_2_fifo_w11_d2_A img_0_cols_V_c9_U
       (.E(Sobel_U0_n_268),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_cols_V_c9_empty_n(img_0_cols_V_c9_empty_n),
        .img_0_cols_V_c9_full_n(img_0_cols_V_c9_full_n));
  sobel_filter_2_fifo_w11_d2_A_0 img_0_cols_V_c_U
       (.E(img_0_cols_V_c_U_n_2),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .internal_full_n_reg_0(img_0_rows_V_c_U_n_2));
  sobel_filter_2_fifo_w8_d2_A img_0_data_stream_0_U
       (.D({AXIvideo2Mat_U0_n_8,AXIvideo2Mat_U0_n_9,AXIvideo2Mat_U0_n_10,AXIvideo2Mat_U0_n_11,AXIvideo2Mat_U0_n_12,AXIvideo2Mat_U0_n_13,AXIvideo2Mat_U0_n_14,AXIvideo2Mat_U0_n_15}),
        .DIADI(img_0_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_96/k_buf_0_val_3_q0 ),
        .E(shiftReg_ce),
        .\ap_CS_fsm_reg[4] (AXIvideo2Mat_U0_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Sobel_U0_n_267),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (Sobel_U0_n_247),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .ram_reg({img_0_data_stream_0_U_n_2,img_0_data_stream_0_U_n_3,img_0_data_stream_0_U_n_4,img_0_data_stream_0_U_n_5,img_0_data_stream_0_U_n_6,img_0_data_stream_0_U_n_7,img_0_data_stream_0_U_n_8,img_0_data_stream_0_U_n_9}),
        .ram_reg_0({img_0_data_stream_0_U_n_10,img_0_data_stream_0_U_n_11,img_0_data_stream_0_U_n_12,img_0_data_stream_0_U_n_13,img_0_data_stream_0_U_n_14,img_0_data_stream_0_U_n_15,img_0_data_stream_0_U_n_16,img_0_data_stream_0_U_n_17}),
        .ram_reg_1(\grp_Filter2D_fu_96/k_buf_0_val_4_q0 ));
  sobel_filter_2_fifo_w10_d2_A img_0_rows_V_c8_U
       (.E(Sobel_U0_n_268),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_rows_V_c8_empty_n(img_0_rows_V_c8_empty_n),
        .img_0_rows_V_c8_full_n(img_0_rows_V_c8_full_n));
  sobel_filter_2_fifo_w10_d2_A_1 img_0_rows_V_c_U
       (.E(img_0_cols_V_c_U_n_2),
        .\ap_CS_fsm_reg[0] (AXIvideo2Mat_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .img_0_cols_V_c_full_n(img_0_cols_V_c_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .img_0_rows_V_c_full_n(img_0_rows_V_c_full_n),
        .internal_full_n_reg_0(img_0_rows_V_c_U_n_2));
  sobel_filter_2_fifo_w8_d2_A_2 img_1_data_stream_0_U
       (.D(Sobel_U0_p_dst_data_stream_V_din),
        .DIADI(img_1_data_stream_0_dout),
        .DOBDO(\grp_Filter2D_fu_56/k_buf_0_val_3_q0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(Sobel_1_U0_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\exitcond388_i_reg_1599_pp0_iter1_reg_reg[0] (Sobel_1_U0_n_17),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .ram_reg({img_1_data_stream_0_U_n_2,img_1_data_stream_0_U_n_3,img_1_data_stream_0_U_n_4,img_1_data_stream_0_U_n_5,img_1_data_stream_0_U_n_6,img_1_data_stream_0_U_n_7,img_1_data_stream_0_U_n_8,img_1_data_stream_0_U_n_9}),
        .ram_reg_0({img_1_data_stream_0_U_n_10,img_1_data_stream_0_U_n_11,img_1_data_stream_0_U_n_12,img_1_data_stream_0_U_n_13,img_1_data_stream_0_U_n_14,img_1_data_stream_0_U_n_15,img_1_data_stream_0_U_n_16,img_1_data_stream_0_U_n_17}),
        .ram_reg_1(\grp_Filter2D_fu_56/k_buf_0_val_4_q0 ),
        .shiftReg_ce(shiftReg_ce_1));
  sobel_filter_2_fifo_w8_d2_A_3 img_2_data_stream_0_U
       (.AXI_video_strm_V_data_V_1_sel_wr038_out(AXI_video_strm_V_data_V_1_sel_wr038_out),
        .D({img_2_data_stream_0_U_n_2,img_2_data_stream_0_U_n_3,img_2_data_stream_0_U_n_4,img_2_data_stream_0_U_n_5,img_2_data_stream_0_U_n_6,img_2_data_stream_0_U_n_7,img_2_data_stream_0_U_n_8,img_2_data_stream_0_U_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_2_data_stream_0_empty_n(img_2_data_stream_0_empty_n),
        .img_2_data_stream_0_full_n(img_2_data_stream_0_full_n),
        .\p_Val2_s_reg_1706_reg[7] (Sobel_1_U0_p_dst_data_stream_V_din),
        .shiftReg_ce(shiftReg_ce_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_4 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [3]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_45),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_5 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [2]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_46),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[3]_i_6 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [1]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_47),
        .O(\k_buf_0_val_3_addr_reg_1624[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_4 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [7]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_49),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_5 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [6]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_50),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_6 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [5]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_51),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \k_buf_0_val_3_addr_reg_1624[7]_i_7 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [4]),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(Sobel_U0_n_44),
        .O(\k_buf_0_val_3_addr_reg_1624[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_10 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [31]),
        .I1(Sobel_U0_n_73),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [30]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_20 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [28]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [29]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_74),
        .I4(Sobel_U0_n_68),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_21 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [26]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [27]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_69),
        .I4(Sobel_U0_n_70),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_22 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [24]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [25]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_71),
        .I4(Sobel_U0_n_64),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_23 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [22]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [23]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_65),
        .I4(Sobel_U0_n_66),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_26 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [20]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [21]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_67),
        .I4(Sobel_U0_n_60),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_27 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [18]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [19]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_61),
        .I4(Sobel_U0_n_62),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_28 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [16]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [17]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_63),
        .I4(Sobel_U0_n_56),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_29 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [14]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [15]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_57),
        .I4(Sobel_U0_n_58),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_36 
       (.I0(Sobel_U0_n_55),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_37 
       (.I0(Sobel_U0_n_49),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [7]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_38 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [12]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [13]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_59),
        .I4(Sobel_U0_n_52),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_39 
       (.I0(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [10]),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [11]),
        .I2(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I3(Sobel_U0_n_53),
        .I4(Sobel_U0_n_54),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_40 
       (.I0(Sobel_U0_n_55),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [9]),
        .I2(Sobel_U0_n_48),
        .I3(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_41 
       (.I0(Sobel_U0_n_49),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [7]),
        .I2(Sobel_U0_n_50),
        .I3(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [6]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_6 
       (.I0(Sobel_U0_n_55),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [9]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_7 
       (.I0(Sobel_U0_n_48),
        .I1(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [8]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k_buf_0_val_3_addr_reg_1624[9]_i_9 
       (.I0(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I1(\grp_Filter2D_fu_96/p_assign_1_fu_872_p2 [31]),
        .O(\k_buf_0_val_3_addr_reg_1624[9]_i_9_n_0 ));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_19 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_26_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_27_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_28_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_29_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_25 
       (.CI(1'b0),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_36_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_37_n_0 }),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_25_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_38_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_39_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_40_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_41_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_3 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_0 ),
        .CO({\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3_CO_UNCONNECTED [3:1],\grp_Filter2D_fu_96/tmp_11_fu_886_p2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_9_n_0 }),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\k_buf_0_val_3_addr_reg_1624[9]_i_10_n_0 }));
  CARRY4 \k_buf_0_val_3_addr_reg_1624_reg[9]_i_8 
       (.CI(\k_buf_0_val_3_addr_reg_1624_reg[9]_i_19_n_0 ),
        .CO({\k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_0 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_1 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_2 ,\k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_k_buf_0_val_3_addr_reg_1624_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({\k_buf_0_val_3_addr_reg_1624[9]_i_20_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_21_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_22_n_0 ,\k_buf_0_val_3_addr_reg_1624[9]_i_23_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_12 
       (.I0(Sobel_U0_n_74),
        .I1(Sobel_U0_n_68),
        .O(\or_cond_i_i_reg_1608[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_13 
       (.I0(Sobel_U0_n_69),
        .I1(Sobel_U0_n_70),
        .O(\or_cond_i_i_reg_1608[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_14 
       (.I0(Sobel_U0_n_71),
        .I1(Sobel_U0_n_64),
        .O(\or_cond_i_i_reg_1608[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_15 
       (.I0(Sobel_U0_n_65),
        .I1(Sobel_U0_n_66),
        .O(\or_cond_i_i_reg_1608[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_22 
       (.I0(Sobel_U0_n_67),
        .I1(Sobel_U0_n_60),
        .O(\or_cond_i_i_reg_1608[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_23 
       (.I0(Sobel_U0_n_61),
        .I1(Sobel_U0_n_62),
        .O(\or_cond_i_i_reg_1608[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_24 
       (.I0(Sobel_U0_n_63),
        .I1(Sobel_U0_n_56),
        .O(\or_cond_i_i_reg_1608[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_25 
       (.I0(Sobel_U0_n_57),
        .I1(Sobel_U0_n_58),
        .O(\or_cond_i_i_reg_1608[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_31 
       (.I0(Sobel_U0_n_55),
        .O(\or_cond_i_i_reg_1608[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1608[0]_i_32 
       (.I0(Sobel_U0_n_49),
        .O(\or_cond_i_i_reg_1608[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_33 
       (.I0(Sobel_U0_n_59),
        .I1(Sobel_U0_n_52),
        .O(\or_cond_i_i_reg_1608[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_34 
       (.I0(Sobel_U0_n_53),
        .I1(Sobel_U0_n_54),
        .O(\or_cond_i_i_reg_1608[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_35 
       (.I0(Sobel_U0_n_55),
        .I1(Sobel_U0_n_48),
        .O(\or_cond_i_i_reg_1608[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1608[0]_i_36 
       (.I0(Sobel_U0_n_49),
        .I1(Sobel_U0_n_50),
        .O(\or_cond_i_i_reg_1608[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_i_i_reg_1608[0]_i_6 
       (.I0(\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 ),
        .I1(Sobel_U0_n_73),
        .O(\or_cond_i_i_reg_1608[0]_i_6_n_0 ));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_11 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_21_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_11_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_11_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_11_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_22_n_0 ,\or_cond_i_i_reg_1608[0]_i_23_n_0 ,\or_cond_i_i_reg_1608[0]_i_24_n_0 ,\or_cond_i_i_reg_1608[0]_i_25_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_21_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_21_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_21_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\or_cond_i_i_reg_1608[0]_i_31_n_0 ,\or_cond_i_i_reg_1608[0]_i_32_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_33_n_0 ,\or_cond_i_i_reg_1608[0]_i_34_n_0 ,\or_cond_i_i_reg_1608[0]_i_35_n_0 ,\or_cond_i_i_reg_1608[0]_i_36_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_3 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_5_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1608_reg[0]_i_3_CO_UNCONNECTED [3:1],\grp_Filter2D_fu_96/tmp_9_fu_853_p2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grp_Filter2D_fu_96/ImagLoc_x_fu_833_p2 }),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond_i_i_reg_1608[0]_i_6_n_0 }));
  CARRY4 \or_cond_i_i_reg_1608_reg[0]_i_5 
       (.CI(\or_cond_i_i_reg_1608_reg[0]_i_11_n_0 ),
        .CO({\or_cond_i_i_reg_1608_reg[0]_i_5_n_0 ,\or_cond_i_i_reg_1608_reg[0]_i_5_n_1 ,\or_cond_i_i_reg_1608_reg[0]_i_5_n_2 ,\or_cond_i_i_reg_1608_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond_i_i_reg_1608_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1608[0]_i_12_n_0 ,\or_cond_i_i_reg_1608[0]_i_13_n_0 ,\or_cond_i_i_reg_1608[0]_i_14_n_0 ,\or_cond_i_i_reg_1608[0]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_0_t_reg_1584[1]_i_19 
       (.I0(\grp_Filter2D_fu_96/p_0_in ),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [31]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \row_assign_10_0_t_reg_1584[1]_i_20 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [31]),
        .I1(Sobel_U0_n_188),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [30]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_21 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [28]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [29]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_189),
        .I4(Sobel_U0_n_183),
        .O(\row_assign_10_0_t_reg_1584[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_23 
       (.I0(Sobel_U0_n_184),
        .I1(Sobel_U0_n_185),
        .O(\row_assign_10_0_t_reg_1584[1]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_24 
       (.I0(Sobel_U0_n_186),
        .I1(Sobel_U0_n_179),
        .O(\row_assign_10_0_t_reg_1584[1]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_25 
       (.I0(Sobel_U0_n_180),
        .I1(Sobel_U0_n_181),
        .O(\row_assign_10_0_t_reg_1584[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_26 
       (.I0(Sobel_U0_n_182),
        .I1(Sobel_U0_n_175),
        .O(\row_assign_10_0_t_reg_1584[1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_33 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [26]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [27]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_184),
        .I4(Sobel_U0_n_185),
        .O(\row_assign_10_0_t_reg_1584[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_34 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [24]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [25]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_186),
        .I4(Sobel_U0_n_179),
        .O(\row_assign_10_0_t_reg_1584[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_35 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [22]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [23]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_180),
        .I4(Sobel_U0_n_181),
        .O(\row_assign_10_0_t_reg_1584[1]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_36 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [20]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [21]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_182),
        .I4(Sobel_U0_n_175),
        .O(\row_assign_10_0_t_reg_1584[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_39 
       (.I0(Sobel_U0_n_176),
        .I1(Sobel_U0_n_177),
        .O(\row_assign_10_0_t_reg_1584[1]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_40 
       (.I0(Sobel_U0_n_178),
        .I1(Sobel_U0_n_171),
        .O(\row_assign_10_0_t_reg_1584[1]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_41 
       (.I0(Sobel_U0_n_172),
        .I1(Sobel_U0_n_173),
        .O(\row_assign_10_0_t_reg_1584[1]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_42 
       (.I0(Sobel_U0_n_174),
        .I1(Sobel_U0_n_167),
        .O(\row_assign_10_0_t_reg_1584[1]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_49 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [18]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [19]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_176),
        .I4(Sobel_U0_n_177),
        .O(\row_assign_10_0_t_reg_1584[1]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_50 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [16]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [17]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_178),
        .I4(Sobel_U0_n_171),
        .O(\row_assign_10_0_t_reg_1584[1]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_51 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [14]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [15]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_172),
        .I4(Sobel_U0_n_173),
        .O(\row_assign_10_0_t_reg_1584[1]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_52 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [12]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [13]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_174),
        .I4(Sobel_U0_n_167),
        .O(\row_assign_10_0_t_reg_1584[1]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_59 
       (.I0(Sobel_U0_n_163),
        .I1(Sobel_U0_n_170),
        .O(\row_assign_10_0_t_reg_1584[1]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_10_0_t_reg_1584[1]_i_60 
       (.I0(Sobel_U0_n_164),
        .I1(Sobel_U0_n_165),
        .O(\row_assign_10_0_t_reg_1584[1]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_61 
       (.I0(Sobel_U0_n_166),
        .O(\row_assign_10_0_t_reg_1584[1]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_62 
       (.I0(Sobel_U0_n_168),
        .I1(Sobel_U0_n_169),
        .O(\row_assign_10_0_t_reg_1584[1]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_0_t_reg_1584[1]_i_63 
       (.I0(Sobel_U0_n_163),
        .I1(Sobel_U0_n_170),
        .O(\row_assign_10_0_t_reg_1584[1]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_0_t_reg_1584[1]_i_64 
       (.I0(Sobel_U0_n_165),
        .I1(Sobel_U0_n_164),
        .O(\row_assign_10_0_t_reg_1584[1]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_0_t_reg_1584[1]_i_65 
       (.I0(Sobel_U0_n_166),
        .I1(Sobel_U0_n_162),
        .O(\row_assign_10_0_t_reg_1584[1]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \row_assign_10_0_t_reg_1584[1]_i_72 
       (.I0(Sobel_U0_n_170),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [9]),
        .I2(Sobel_U0_n_163),
        .I3(\grp_Filter2D_fu_96/p_0_in ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [8]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \row_assign_10_0_t_reg_1584[1]_i_73 
       (.I0(Sobel_U0_n_164),
        .I1(Sobel_U0_n_165),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [7]),
        .I4(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [6]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \row_assign_10_0_t_reg_1584[1]_i_74 
       (.I0(Sobel_U0_n_166),
        .I1(\grp_Filter2D_fu_96/p_0_in ),
        .I2(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [5]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_0_t_reg_1584[1]_i_75 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [10]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [11]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_168),
        .I4(Sobel_U0_n_169),
        .O(\row_assign_10_0_t_reg_1584[1]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_0_t_reg_1584[1]_i_76 
       (.I0(Sobel_U0_n_163),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [8]),
        .I2(Sobel_U0_n_170),
        .I3(\grp_Filter2D_fu_96/p_0_in ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [9]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \row_assign_10_0_t_reg_1584[1]_i_77 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [6]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [7]),
        .I2(\grp_Filter2D_fu_96/p_0_in ),
        .I3(Sobel_U0_n_165),
        .I4(Sobel_U0_n_164),
        .O(\row_assign_10_0_t_reg_1584[1]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_0_t_reg_1584[1]_i_78 
       (.I0(Sobel_U0_n_166),
        .I1(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [5]),
        .I2(Sobel_U0_n_162),
        .I3(\grp_Filter2D_fu_96/p_0_in ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_fu_563_p2 [4]),
        .O(\row_assign_10_0_t_reg_1584[1]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_8 
       (.I0(\grp_Filter2D_fu_96/p_0_in ),
        .I1(Sobel_U0_n_188),
        .O(\row_assign_10_0_t_reg_1584[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_0_t_reg_1584[1]_i_9 
       (.I0(Sobel_U0_n_189),
        .I1(Sobel_U0_n_183),
        .O(\row_assign_10_0_t_reg_1584[1]_i_9_n_0 ));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_18 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_32_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_18_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_33_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_34_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_35_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_36_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_22 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_38_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_22_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_22_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_39_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_40_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_41_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_42_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_3 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_7_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_96/tmp_21_fu_544_p2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_Filter2D_fu_96/p_0_in ,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_8_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_9_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_32 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_48_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_32_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_32_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_49_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_50_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_51_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_52_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_38 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_38_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_0_t_reg_1584[1]_i_59_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_60_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_61_n_0 }),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_38_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_62_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_63_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_64_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_65_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_48 
       (.CI(1'b0),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_48_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_0_t_reg_1584[1]_i_72_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_73_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_74_n_0 }),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_48_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_75_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_76_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_77_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_78_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_6 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_18_n_0 ),
        .CO({\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6_CO_UNCONNECTED [3:2],\row_assign_10_0_t_reg_1584_reg[1]_i_6_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_19_n_0 ,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_0_t_reg_1584[1]_i_20_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_21_n_0 }));
  CARRY4 \row_assign_10_0_t_reg_1584_reg[1]_i_7 
       (.CI(\row_assign_10_0_t_reg_1584_reg[1]_i_22_n_0 ),
        .CO({\row_assign_10_0_t_reg_1584_reg[1]_i_7_n_0 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7_n_1 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7_n_2 ,\row_assign_10_0_t_reg_1584_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_0_t_reg_1584_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_0_t_reg_1584[1]_i_23_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_24_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_25_n_0 ,\row_assign_10_0_t_reg_1584[1]_i_26_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_16 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [27]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [26]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_17 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [25]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [24]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_18 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [23]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [22]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_19 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [21]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [20]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_1_t_reg_1589[1]_i_26 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [31]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \row_assign_10_1_t_reg_1589[1]_i_27 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [31]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [30]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [30]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_28 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [28]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [29]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [29]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [28]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_34 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [19]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [18]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_35 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [17]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [16]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_36 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [15]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [14]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_37 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [13]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [12]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_44 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [26]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [27]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [27]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [26]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_45 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [24]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [25]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [25]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [24]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_46 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [22]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [23]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [23]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [22]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_47 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [20]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [21]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [21]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [20]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_50 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [9]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_10_1_t_reg_1589[1]_i_51 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [7]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [6]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_52 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [5]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_53 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [11]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [10]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_1_t_reg_1589[1]_i_54 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [9]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_1_t_reg_1589[1]_i_55 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [6]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [7]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_1_t_reg_1589[1]_i_56 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [4]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_6 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [30]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_63 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [18]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [19]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [19]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [18]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_64 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [16]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [17]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [17]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [16]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_65 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [14]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [15]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [15]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [14]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_66 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [12]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [13]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [13]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [12]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_1_t_reg_1589[1]_i_7 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [29]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [28]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \row_assign_10_1_t_reg_1589[1]_i_82 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [9]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [9]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [8]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [8]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \row_assign_10_1_t_reg_1589[1]_i_83 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [7]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [6]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [7]),
        .I4(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [6]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \row_assign_10_1_t_reg_1589[1]_i_84 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [5]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_1_t_reg_1589[1]_i_85 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [10]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [11]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [11]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [10]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_85_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_1_t_reg_1589[1]_i_86 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [8]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [9]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [9]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_86_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \row_assign_10_1_t_reg_1589[1]_i_87 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [6]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [7]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [6]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [7]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_87_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_1_t_reg_1589[1]_i_88 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [5]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2__0 [4]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_1_fu_625_p2 [4]),
        .O(\row_assign_10_1_t_reg_1589[1]_i_88_n_0 ));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_13 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_25_n_0 ),
        .CO({\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_13_CO_UNCONNECTED [3:2],\row_assign_10_1_t_reg_1589_reg[1]_i_13_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_1_t_reg_1589[1]_i_26_n_0 ,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_1_t_reg_1589[1]_i_27_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_28_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_15 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_33_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_15_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_15_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_15_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_15_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_34_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_35_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_36_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_37_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_2 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_5_n_0 ),
        .CO({\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_2_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_96/tmp_143_1_fu_606_p2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_Filter2D_fu_96/p_assign_6_1_fu_586_p2 ,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_1_t_reg_1589[1]_i_6_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_7_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_25 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_43_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_25_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_25_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_25_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_25_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_44_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_45_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_46_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_47_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_33 
       (.CI(1'b0),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_33_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_33_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_33_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_1_t_reg_1589[1]_i_50_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_51_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_52_n_0 }),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_33_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_53_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_54_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_55_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_56_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_43 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_62_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_43_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_43_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_43_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_43_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_63_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_64_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_65_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_66_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_5 
       (.CI(\row_assign_10_1_t_reg_1589_reg[1]_i_15_n_0 ),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_5_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_5_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_5_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_16_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_17_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_18_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_19_n_0 }));
  CARRY4 \row_assign_10_1_t_reg_1589_reg[1]_i_62 
       (.CI(1'b0),
        .CO({\row_assign_10_1_t_reg_1589_reg[1]_i_62_n_0 ,\row_assign_10_1_t_reg_1589_reg[1]_i_62_n_1 ,\row_assign_10_1_t_reg_1589_reg[1]_i_62_n_2 ,\row_assign_10_1_t_reg_1589_reg[1]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_1_t_reg_1589[1]_i_82_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_83_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_84_n_0 }),
        .O(\NLW_row_assign_10_1_t_reg_1589_reg[1]_i_62_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_1_t_reg_1589[1]_i_85_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_86_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_87_n_0 ,\row_assign_10_1_t_reg_1589[1]_i_88_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_12 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [30]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_13 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [29]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [28]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1594[1]_i_15 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [31]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0353)) 
    \row_assign_10_2_t_reg_1594[1]_i_16 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [31]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [30]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [30]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_17 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [28]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [29]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [29]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [28]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_28 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [27]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [26]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_29 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [25]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [24]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_30 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [23]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [22]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_31 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [21]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [20]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_33 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [26]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [27]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [27]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [26]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_34 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [24]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [25]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [25]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [24]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_35 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [22]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [23]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [23]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [22]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_36 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [20]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [21]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [21]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [20]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_45 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [19]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [18]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_46 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [17]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [16]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_47 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [15]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [14]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_48 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [13]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [12]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_50 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [18]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [19]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [19]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [18]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_51 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [16]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [17]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [17]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [16]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_52 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [14]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [15]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [15]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [14]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_53 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [12]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [13]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [13]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [12]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_68 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \row_assign_10_2_t_reg_1594[1]_i_69 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [7]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [6]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_70 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [5]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \row_assign_10_2_t_reg_1594[1]_i_71 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [11]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [10]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_2_t_reg_1594[1]_i_72 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \row_assign_10_2_t_reg_1594[1]_i_73 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [6]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [7]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_10_2_t_reg_1594[1]_i_74 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [4]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \row_assign_10_2_t_reg_1594[1]_i_76 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [9]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [9]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [8]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [8]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \row_assign_10_2_t_reg_1594[1]_i_77 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [7]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [6]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [7]),
        .I4(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [6]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \row_assign_10_2_t_reg_1594[1]_i_78 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I2(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [5]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \row_assign_10_2_t_reg_1594[1]_i_79 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [10]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [11]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [11]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [10]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_2_t_reg_1594[1]_i_80 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [8]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [8]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [9]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [9]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \row_assign_10_2_t_reg_1594[1]_i_81 
       (.I0(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [6]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [7]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [6]),
        .I4(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [7]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \row_assign_10_2_t_reg_1594[1]_i_82 
       (.I0(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [5]),
        .I1(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [5]),
        .I2(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2__0 [4]),
        .I3(\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ),
        .I4(\grp_Filter2D_fu_96/p_assign_7_2_fu_687_p2 [4]),
        .O(\row_assign_10_2_t_reg_1594[1]_i_82_n_0 ));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_11 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_27_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_11_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_11_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_11_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_11_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_28_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_29_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_30_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_31_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_14 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_32_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_14_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_14_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_33_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_34_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_35_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_36_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_27 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_44_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_27_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_27_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_27_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_27_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_45_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_46_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_47_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_48_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_32 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_49_n_0 ),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_32_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_32_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_50_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_51_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_52_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_53_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_4 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_11_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_4_CO_UNCONNECTED [3:2],\grp_Filter2D_fu_96/tmp_143_2_fu_668_p2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grp_Filter2D_fu_96/p_assign_6_2_fu_648_p2 ,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_12_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_13_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_44 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_44_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_44_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_44_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_2_t_reg_1594[1]_i_68_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_69_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_70_n_0 }),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_44_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_71_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_72_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_73_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_74_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_49 
       (.CI(1'b0),
        .CO({\row_assign_10_2_t_reg_1594_reg[1]_i_49_n_0 ,\row_assign_10_2_t_reg_1594_reg[1]_i_49_n_1 ,\row_assign_10_2_t_reg_1594_reg[1]_i_49_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\row_assign_10_2_t_reg_1594[1]_i_76_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_77_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_78_n_0 }),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_49_O_UNCONNECTED [3:0]),
        .S({\row_assign_10_2_t_reg_1594[1]_i_79_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_80_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_81_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_82_n_0 }));
  CARRY4 \row_assign_10_2_t_reg_1594_reg[1]_i_5 
       (.CI(\row_assign_10_2_t_reg_1594_reg[1]_i_14_n_0 ),
        .CO({\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5_CO_UNCONNECTED [3:2],\row_assign_10_2_t_reg_1594_reg[1]_i_5_n_2 ,\row_assign_10_2_t_reg_1594_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_15_n_0 ,1'b0}),
        .O(\NLW_row_assign_10_2_t_reg_1594_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\row_assign_10_2_t_reg_1594[1]_i_16_n_0 ,\row_assign_10_2_t_reg_1594[1]_i_17_n_0 }));
  sobel_filter_2_start_for_Mat2AXIibs start_for_Mat2AXIibs_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Mat2AXIvideo_U0_n_2),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[0] (Sobel_1_U0_n_19),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat_U0_n_3),
        .\ap_CS_fsm_reg[0]_1 (Sobel_U0_n_263),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_Filter2D_fu_56_ap_start_reg_reg(start_for_Mat2AXIibs_U_n_3),
        .internal_empty_n_reg_0(Mat2AXIvideo_U0_n_4),
        .internal_empty_n_reg_1(start_for_Sobel_1hbi_U_n_2),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n),
        .start_once_reg_reg(Sobel_U0_n_16),
        .start_once_reg_reg_0(Sobel_1_U0_n_16));
  sobel_filter_2_start_for_Sobel_1hbi start_for_Sobel_1hbi_U
       (.Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[1] (Sobel_1_U0_n_18),
        .\ap_CS_fsm_reg[1]_0 (Sobel_1_U0_n_22),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Sobel_1hbi_U_n_2),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n),
        .start_once_reg_reg(Sobel_U0_n_16),
        .start_once_reg_reg_0(Sobel_1_U0_n_16));
  sobel_filter_2_start_for_Sobel_U0 start_for_Sobel_U0_U
       (.Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[0] (start_for_Sobel_U0_U_n_2),
        .\ap_CS_fsm_reg[0]_0 (start_for_Sobel_U0_U_n_3),
        .\ap_CS_fsm_reg[1] (Sobel_U0_n_262),
        .\ap_CS_fsm_reg[1]_0 (Sobel_U0_n_265),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .img_0_cols_V_c9_full_n(img_0_cols_V_c9_full_n),
        .img_0_cols_V_c_empty_n(img_0_cols_V_c_empty_n),
        .img_0_rows_V_c8_full_n(img_0_rows_V_c8_full_n),
        .img_0_rows_V_c_empty_n(img_0_rows_V_c_empty_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(AXIvideo2Mat_U0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[1]_i_3 
       (.I0(Sobel_U0_n_249),
        .I1(Sobel_U0_n_259),
        .O(\tmp28_reg_1696[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[1]_i_4 
       (.I0(Sobel_U0_n_250),
        .I1(Sobel_U0_n_260),
        .O(\tmp28_reg_1696[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[1]_i_5 
       (.I0(Sobel_U0_n_251),
        .I1(Sobel_U0_n_261),
        .O(\tmp28_reg_1696[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_6 
       (.I0(Sobel_U0_n_252),
        .I1(Sobel_U0_n_255),
        .O(\tmp28_reg_1696[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_7 
       (.I0(Sobel_U0_n_253),
        .I1(Sobel_U0_n_256),
        .O(\tmp28_reg_1696[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_8 
       (.I0(Sobel_U0_n_254),
        .I1(Sobel_U0_n_257),
        .O(\tmp28_reg_1696[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_9 
       (.I0(Sobel_U0_n_248),
        .I1(Sobel_U0_n_258),
        .O(\tmp28_reg_1696[7]_i_9_n_0 ));
  CARRY4 \tmp28_reg_1696_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp28_reg_1696_reg[1]_i_2_n_0 ,\tmp28_reg_1696_reg[1]_i_2_n_1 ,\tmp28_reg_1696_reg[1]_i_2_n_2 ,\tmp28_reg_1696_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Sobel_U0_n_249,Sobel_U0_n_250,Sobel_U0_n_251,1'b0}),
        .O({\grp_Filter2D_fu_96/PCOUT [3:1],\NLW_tmp28_reg_1696_reg[1]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp28_reg_1696[1]_i_3_n_0 ,\tmp28_reg_1696[1]_i_4_n_0 ,\tmp28_reg_1696[1]_i_5_n_0 ,1'b0}));
  CARRY4 \tmp28_reg_1696_reg[7]_i_5 
       (.CI(\tmp28_reg_1696_reg[1]_i_2_n_0 ),
        .CO({\NLW_tmp28_reg_1696_reg[7]_i_5_CO_UNCONNECTED [3],\tmp28_reg_1696_reg[7]_i_5_n_1 ,\tmp28_reg_1696_reg[7]_i_5_n_2 ,\tmp28_reg_1696_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Sobel_U0_n_253,Sobel_U0_n_254,Sobel_U0_n_248}),
        .O(\grp_Filter2D_fu_96/PCOUT [7:4]),
        .S({\tmp28_reg_1696[7]_i_6_n_0 ,\tmp28_reg_1696[7]_i_7_n_0 ,\tmp28_reg_1696[7]_i_8_n_0 ,\tmp28_reg_1696[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_g8j" *) 
module sobel_filter_2_sobel_filter_mac_g8j
   (D,
    \p_Val2_4_1_1_reg_1676_reg[11] ,
    E,
    ap_clk,
    \row_assign_10_2_t_reg_1594_reg[0] ,
    PCOUT,
    \A[0]__0 ,
    O,
    DI,
    \A[0]__0_0 );
  output [7:0]D;
  output [11:0]\p_Val2_4_1_1_reg_1676_reg[11] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]\row_assign_10_2_t_reg_1594_reg[0] ;
  input [47:0]PCOUT;
  input [3:0]\A[0]__0 ;
  input [3:0]O;
  input [1:0]DI;
  input [6:0]\A[0]__0_0 ;

  wire [3:0]\A[0]__0 ;
  wire [6:0]\A[0]__0_0 ;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [11:0]\p_Val2_4_1_1_reg_1676_reg[11] ;
  wire [7:0]\row_assign_10_2_t_reg_1594_reg[0] ;

  sobel_filter_2_sobel_filter_mac_g8j_DSP48_1 sobel_filter_mac_g8j_DSP48_1_U
       (.\A[0]__0 (\A[0]__0 ),
        .\A[0]__0_0 (\A[0]__0_0 ),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .\p_Val2_4_1_1_reg_1676_reg[11] (\p_Val2_4_1_1_reg_1676_reg[11] ),
        .\row_assign_10_2_t_reg_1594_reg[0] (\row_assign_10_2_t_reg_1594_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_g8j" *) 
module sobel_filter_2_sobel_filter_mac_g8j_14
   (P,
    E,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;

  sobel_filter_2_sobel_filter_mac_g8j_DSP48_1_15 sobel_filter_mac_g8j_DSP48_1_U
       (.D(D),
        .E(E),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_g8j_DSP48_1" *) 
module sobel_filter_2_sobel_filter_mac_g8j_DSP48_1
   (D,
    \p_Val2_4_1_1_reg_1676_reg[11] ,
    E,
    ap_clk,
    \row_assign_10_2_t_reg_1594_reg[0] ,
    PCOUT,
    \A[0]__0 ,
    O,
    DI,
    \A[0]__0_0 );
  output [7:0]D;
  output [11:0]\p_Val2_4_1_1_reg_1676_reg[11] ;
  input [0:0]E;
  input ap_clk;
  input [7:0]\row_assign_10_2_t_reg_1594_reg[0] ;
  input [47:0]PCOUT;
  input [3:0]\A[0]__0 ;
  input [3:0]O;
  input [1:0]DI;
  input [6:0]\A[0]__0_0 ;

  wire [3:0]\A[0]__0 ;
  wire [6:0]\A[0]__0_0 ;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire \p_Val2_4_1_1_reg_1676[11]_i_5_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_6_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[11]_i_7_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[3]_i_2_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[3]_i_3_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[3]_i_4_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_3_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_4_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_5_n_0 ;
  wire \p_Val2_4_1_1_reg_1676[7]_i_6_n_0 ;
  wire [11:0]\p_Val2_4_1_1_reg_1676_reg[11] ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_3 ;
  wire \p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_0 ;
  wire \p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_3 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_0 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_1 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_2 ;
  wire \p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_3 ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:0]\row_assign_10_2_t_reg_1594_reg[0] ;
  wire \tmp28_reg_1696[4]_i_2_n_0 ;
  wire \tmp28_reg_1696[4]_i_3_n_0 ;
  wire \tmp28_reg_1696[4]_i_4_n_0 ;
  wire \tmp28_reg_1696[4]_i_5_n_0 ;
  wire \tmp28_reg_1696[7]_i_2_n_0 ;
  wire \tmp28_reg_1696[7]_i_3_n_0 ;
  wire \tmp28_reg_1696[7]_i_4_n_0 ;
  wire \tmp28_reg_1696_reg[4]_i_1_n_0 ;
  wire \tmp28_reg_1696_reg[4]_i_1_n_1 ;
  wire \tmp28_reg_1696_reg[4]_i_1_n_2 ;
  wire \tmp28_reg_1696_reg[4]_i_1_n_3 ;
  wire \tmp28_reg_1696_reg[7]_i_1_n_2 ;
  wire \tmp28_reg_1696_reg[7]_i_1_n_3 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp28_reg_1696_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp28_reg_1696_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp28_reg_1696_reg[7]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\row_assign_10_2_t_reg_1594_reg[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:11],p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,D[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_4_1_1_reg_1676[11]_i_5 
       (.I0(DI[1]),
        .I1(p_n_95),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[11]_i_6 
       (.I0(DI[0]),
        .I1(p_n_96),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[11]_i_7 
       (.I0(O[3]),
        .I1(p_n_97),
        .O(\p_Val2_4_1_1_reg_1676[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[3]_i_2 
       (.I0(\A[0]__0 [2]),
        .I1(p_n_102),
        .O(\p_Val2_4_1_1_reg_1676[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[3]_i_3 
       (.I0(\A[0]__0 [1]),
        .I1(p_n_103),
        .O(\p_Val2_4_1_1_reg_1676[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[3]_i_4 
       (.I0(\A[0]__0 [0]),
        .I1(p_n_104),
        .O(\p_Val2_4_1_1_reg_1676[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_3 
       (.I0(O[2]),
        .I1(p_n_98),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_4 
       (.I0(O[1]),
        .I1(p_n_99),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_5 
       (.I0(O[0]),
        .I1(p_n_100),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_1_1_reg_1676[7]_i_6 
       (.I0(\A[0]__0 [3]),
        .I1(p_n_101),
        .O(\p_Val2_4_1_1_reg_1676[7]_i_6_n_0 ));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[11]_i_2 
       (.CI(\p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_0 ),
        .CO({\NLW_p_Val2_4_1_1_reg_1676_reg[11]_i_2_CO_UNCONNECTED [3],\p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_1 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_2 ,\p_Val2_4_1_1_reg_1676_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,O[3]}),
        .O(\p_Val2_4_1_1_reg_1676_reg[11] [11:8]),
        .S({1'b1,\p_Val2_4_1_1_reg_1676[11]_i_5_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_6_n_0 ,\p_Val2_4_1_1_reg_1676[11]_i_7_n_0 }));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_0 ,\p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_1 ,\p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_2 ,\p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\A[0]__0 [2:0],1'b0}),
        .O(\p_Val2_4_1_1_reg_1676_reg[11] [3:0]),
        .S({\p_Val2_4_1_1_reg_1676[3]_i_2_n_0 ,\p_Val2_4_1_1_reg_1676[3]_i_3_n_0 ,\p_Val2_4_1_1_reg_1676[3]_i_4_n_0 ,D[0]}));
  CARRY4 \p_Val2_4_1_1_reg_1676_reg[7]_i_1 
       (.CI(\p_Val2_4_1_1_reg_1676_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_0 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_1 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_2 ,\p_Val2_4_1_1_reg_1676_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({O[2:0],\A[0]__0 [3]}),
        .O(\p_Val2_4_1_1_reg_1676_reg[11] [7:4]),
        .S({\p_Val2_4_1_1_reg_1676[7]_i_3_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_4_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_5_n_0 ,\p_Val2_4_1_1_reg_1676[7]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[1]_i_1 
       (.I0(p_n_104),
        .I1(\A[0]__0_0 [0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[4]_i_2 
       (.I0(p_n_101),
        .I1(\A[0]__0_0 [3]),
        .O(\tmp28_reg_1696[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[4]_i_3 
       (.I0(p_n_102),
        .I1(\A[0]__0_0 [2]),
        .O(\tmp28_reg_1696[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[4]_i_4 
       (.I0(p_n_103),
        .I1(\A[0]__0_0 [1]),
        .O(\tmp28_reg_1696[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[4]_i_5 
       (.I0(p_n_104),
        .I1(\A[0]__0_0 [0]),
        .O(\tmp28_reg_1696[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_2 
       (.I0(p_n_98),
        .I1(\A[0]__0_0 [6]),
        .O(\tmp28_reg_1696[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_3 
       (.I0(p_n_99),
        .I1(\A[0]__0_0 [5]),
        .O(\tmp28_reg_1696[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp28_reg_1696[7]_i_4 
       (.I0(p_n_100),
        .I1(\A[0]__0_0 [4]),
        .O(\tmp28_reg_1696[7]_i_4_n_0 ));
  CARRY4 \tmp28_reg_1696_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp28_reg_1696_reg[4]_i_1_n_0 ,\tmp28_reg_1696_reg[4]_i_1_n_1 ,\tmp28_reg_1696_reg[4]_i_1_n_2 ,\tmp28_reg_1696_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_101,p_n_102,p_n_103,p_n_104}),
        .O({D[4:2],\NLW_tmp28_reg_1696_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp28_reg_1696[4]_i_2_n_0 ,\tmp28_reg_1696[4]_i_3_n_0 ,\tmp28_reg_1696[4]_i_4_n_0 ,\tmp28_reg_1696[4]_i_5_n_0 }));
  CARRY4 \tmp28_reg_1696_reg[7]_i_1 
       (.CI(\tmp28_reg_1696_reg[4]_i_1_n_0 ),
        .CO({\NLW_tmp28_reg_1696_reg[7]_i_1_CO_UNCONNECTED [3:2],\tmp28_reg_1696_reg[7]_i_1_n_2 ,\tmp28_reg_1696_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_n_99,p_n_100}),
        .O({\NLW_tmp28_reg_1696_reg[7]_i_1_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,\tmp28_reg_1696[7]_i_2_n_0 ,\tmp28_reg_1696[7]_i_3_n_0 ,\tmp28_reg_1696[7]_i_4_n_0 }));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_g8j_DSP48_1" *) 
module sobel_filter_2_sobel_filter_mac_g8j_DSP48_1_15
   (P,
    E,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIibs" *) 
module sobel_filter_2_start_for_Mat2AXIibs
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_idle,
    grp_Filter2D_fu_56_ap_start_reg_reg,
    ap_clk,
    Sobel_U0_ap_start,
    start_for_Sobel_1_U0_full_n,
    start_once_reg_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_rst_n,
    Q,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    start_once_reg_reg_0,
    Sobel_1_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output ap_idle;
  output grp_Filter2D_fu_56_ap_start_reg_reg;
  input ap_clk;
  input Sobel_U0_ap_start;
  input start_for_Sobel_1_U0_full_n;
  input start_once_reg_reg;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input [0:0]Q;
  input ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input start_once_reg_reg_0;
  input Sobel_1_U0_ap_start;
  input ap_rst_n_inv;

  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire Sobel_1_U0_ap_start;
  wire Sobel_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_idle_INST_0_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_Filter2D_fu_56_ap_start_reg_reg;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_1_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT5 #(
    .INIT(32'h08080888)) 
    ap_idle_INST_0
       (.I0(ap_idle_INST_0_i_1_n_0),
        .I1(grp_Filter2D_fu_56_ap_start_reg_reg),
        .I2(Sobel_U0_ap_start),
        .I3(start_for_Sobel_1_U0_full_n),
        .I4(start_once_reg_reg),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ap_idle_INST_0_i_1
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_idle_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ap_idle_INST_0_i_2
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(start_once_reg_reg_0),
        .I2(Sobel_1_U0_ap_start),
        .O(grp_Filter2D_fu_56_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__8
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_empty_n_reg_1),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(Sobel_1_U0_ap_start),
        .I2(start_once_reg_reg_0),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_reg_0),
        .I3(Sobel_1_U0_ap_start),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Sobel_1hbi" *) 
module sobel_filter_2_start_for_Sobel_1hbi
   (start_for_Sobel_1_U0_full_n,
    Sobel_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    Sobel_U0_ap_start,
    start_once_reg_reg,
    start_once_reg_reg_0,
    start_for_Mat2AXIvideo_U0_full_n,
    ap_rst_n_inv);
  output start_for_Sobel_1_U0_full_n;
  output Sobel_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input Sobel_U0_ap_start;
  input start_once_reg_reg;
  input start_once_reg_reg_0;
  input start_for_Mat2AXIvideo_U0_full_n;
  input ap_rst_n_inv;

  wire Sobel_1_U0_ap_start;
  wire Sobel_U0_ap_start;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_1_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(Sobel_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(Sobel_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2__0_n_0),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(internal_full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_Sobel_1_U0_full_n),
        .I1(Sobel_U0_ap_start),
        .I2(start_once_reg_reg),
        .O(internal_full_n_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2__1
       (.I0(Sobel_1_U0_ap_start),
        .I1(start_once_reg_reg_0),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(start_for_Sobel_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Sobel_1_U0_ap_start),
        .I2(start_for_Sobel_1_U0_full_n),
        .I3(Sobel_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFBAAA20004555)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_once_reg_reg),
        .I2(Sobel_U0_ap_start),
        .I3(start_for_Sobel_1_U0_full_n),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_Sobel_U0" *) 
module sobel_filter_2_start_for_Sobel_U0
   (start_for_Sobel_U0_full_n,
    Sobel_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    start_once_reg_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    img_0_cols_V_c_empty_n,
    img_0_cols_V_c9_full_n,
    img_0_rows_V_c8_full_n,
    img_0_rows_V_c_empty_n,
    start_once_reg,
    ap_start,
    ap_rst_n_inv);
  output start_for_Sobel_U0_full_n;
  output Sobel_U0_ap_start;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input start_once_reg_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input img_0_cols_V_c_empty_n;
  input img_0_cols_V_c9_full_n;
  input img_0_rows_V_c8_full_n;
  input img_0_rows_V_c_empty_n;
  input start_once_reg;
  input ap_start;
  input ap_rst_n_inv;

  wire Sobel_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire img_0_cols_V_c9_full_n;
  wire img_0_cols_V_c_empty_n;
  wire img_0_rows_V_c8_full_n;
  wire img_0_rows_V_c_empty_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(img_0_cols_V_c_empty_n),
        .I2(img_0_cols_V_c9_full_n),
        .I3(img_0_rows_V_c8_full_n),
        .I4(img_0_rows_V_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(start_once_reg_reg),
        .I4(Sobel_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(Sobel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_Sobel_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(start_once_reg_reg),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_Sobel_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \mOutPtr[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Sobel_U0_ap_start),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_Sobel_U0_full_n),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFAEAA08005155)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(start_for_Sobel_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \mOutPtr[1]_i_4 
       (.I0(start_for_Sobel_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
