{
  "module_name": "max98520.h",
  "hash_id": "86ea39d6bc8d5e593f66f96e121e4f040c02ae133b02233c466b0ea20432bc57",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98520.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98520_H\n#define _MAX98520_H\n\n#define MAX98520_R2000_SW_RESET 0x2000\n#define MAX98520_R2001_STATUS_1 0x2001\n#define MAX98520_R2002_STATUS_2 0x2002\n#define MAX98520_R2020_THERM_WARN_THRESH 0x2020\n#define MAX98520_R2021_THERM_SHDN_THRESH 0x2021\n#define MAX98520_R2022_THERM_HYSTERESIS 0x2022\n#define MAX98520_R2023_THERM_FOLDBACK_SET 0x2023\n#define MAX98520_R2027_THERM_FOLDBACK_EN 0x2027\n#define MAX98520_R2030_CLK_MON_CTRL 0x2030\n#define MAX98520_R2037_ERR_MON_CTRL 0x2037\n#define MAX98520_R2040_PCM_MODE_CFG\t0x2040\n#define MAX98520_R2041_PCM_CLK_SETUP 0x2041\n#define MAX98520_R2042_PCM_SR_SETUP 0x2042\n#define MAX98520_R2043_PCM_RX_SRC1 0x2043\n#define MAX98520_R2044_PCM_RX_SRC2 0x2044\n#define MAX98520_R204F_PCM_RX_EN 0x204F\n#define MAX98520_R2090_AMP_VOL_CTRL 0x2090\n#define MAX98520_R2091_AMP_PATH_GAIN 0x2091\n#define MAX98520_R2092_AMP_DSP_CFG 0x2092\n#define MAX98520_R2094_SSM_CFG 0x2094\n#define MAX98520_R2095_AMP_CFG 0x2095\n#define MAX98520_R209F_AMP_EN 0x209F\n#define MAX98520_R20B0_ADC_SR 0x20B0\n#define MAX98520_R20B1_ADC_RESOLUTION 0x20B1\n#define MAX98520_R20B2_ADC_PVDD0_CFG 0x20B2\n#define MAX98520_R20B3_ADC_THERMAL_CFG 0x20B3\n#define MAX98520_R20B4_ADC_READBACK_CTRL 0x20B4\n#define MAX98520_R20B5_ADC_READBACK_UPDATE 0x20B5\n#define MAX98520_R20B6_ADC_PVDD_READBACK_MSB 0x20B6\n#define MAX98520_R20B7_ADC_PVDD_READBACK_LSB 0x20B7\n#define MAX98520_R20B8_ADC_TEMP_READBACK_MSB 0x20B8\n#define MAX98520_R20B9_ADC_TEMP_READBACK_LSB 0x20B9\n#define MAX98520_R20BA_ADC_LOW_PVDD_READBACK_MSB 0x20BA\n#define MAX98520_R20BB_ADC_LOW_READBACK_LSB 0x20BB\n#define MAX98520_R20BC_ADC_HIGH_TEMP_READBACK_MSB 0x20BC\n#define MAX98520_R20BD_ADC_HIGH_TEMP_READBACK_LSB 0x20BD\n#define MAX98520_R20CF_MEAS_ADC_CFG 0x20CF\n#define MAX98520_R20D0_DHT_CFG1 0x20D0\n#define MAX98520_R20D1_LIMITER_CFG1 0x20D1\n#define MAX98520_R20D2_LIMITER_CFG2 0x20D2\n#define MAX98520_R20D3_DHT_CFG2 0x20D3\n#define MAX98520_R20D4_DHT_CFG3 0x20D4\n#define MAX98520_R20D5_DHT_CFG4 0x20D5\n#define MAX98520_R20D6_DHT_HYSTERESIS_CFG 0x20D6\n#define MAX98520_R20D8_DHT_EN 0x20D8\n#define MAX98520_R210E_AUTO_RESTART_BEHAVIOR 0x210E\n#define MAX98520_R210F_GLOBAL_EN 0x210F\n#define MAX98520_R2161_BOOST_TM1 0x2161\n#define MAX98520_R2162_BOOST_TM2 0x2162\n#define MAX98520_R2163_BOOST_TM3 0x2163\n#define MAX98520_R21FF_REVISION_ID 0x21FF\n\n \n#define MAX98520_CMON_AUTORESTART_SHIFT (0)\n\n \n#define MAX98520_CTRL_CMON_EN_SHIFT (0)\n\n \n#define MAX98520_PCM_MODE_CFG_FORMAT_MASK (0x7 << 3)\n#define MAX98520_PCM_MODE_CFG_FORMAT_SHIFT (3)\n#define MAX98520_PCM_TX_CH_INTERLEAVE_MASK (0x1 << 2)\n#define MAX98520_PCM_FORMAT_I2S (0x0 << 3)\n#define MAX98520_PCM_FORMAT_LJ (0x1 << 3)\n#define MAX98520_PCM_FORMAT_TDM_MODE0 (0x3 << 3)\n#define MAX98520_PCM_FORMAT_TDM_MODE1 (0x4 << 3)\n#define MAX98520_PCM_FORMAT_TDM_MODE2 (0x5 << 3)\n#define MAX98520_PCM_MODE_CFG_CHANSZ_MASK (0x3 << 6)\n#define MAX98520_PCM_MODE_CFG_CHANSZ_16 (0x1 << 6)\n#define MAX98520_PCM_MODE_CFG_CHANSZ_24 (0x2 << 6)\n#define MAX98520_PCM_MODE_CFG_CHANSZ_32 (0x3 << 6)\n\n \n#define MAX98520_PCM_MODE_CFG_PCM_BCLKEDGE (0x1 << 4)\n#define MAX98520_PCM_CLK_SETUP_BSEL_MASK (0xF << 0)\n\n \n#define MAX98520_PCM_SR_SHIFT (0)\n#define MAX98520_IVADC_SR_SHIFT (4)\n#define MAX98520_PCM_SR_MASK (0xF << MAX98520_PCM_SR_SHIFT)\n#define MAX98520_IVADC_SR_MASK (0xF << MAX98520_IVADC_SR_SHIFT)\n#define MAX98520_PCM_SR_8000 (0x0)\n#define MAX98520_PCM_SR_11025 (0x1)\n#define MAX98520_PCM_SR_12000 (0x2)\n#define MAX98520_PCM_SR_16000 (0x3)\n#define MAX98520_PCM_SR_22050 (0x4)\n#define MAX98520_PCM_SR_24000 (0x5)\n#define MAX98520_PCM_SR_32000 (0x6)\n#define MAX98520_PCM_SR_44100 (0x7)\n#define MAX98520_PCM_SR_48000 (0x8)\n#define MAX98520_PCM_SR_88200 (0x9)\n#define MAX98520_PCM_SR_96000 (0xA)\n#define MAX98520_PCM_SR_176400 (0xB)\n#define MAX98520_PCM_SR_192000 (0xC)\n\n \n#define MAX98520_PCM_DMIX_CH1_SHIFT (0xF << 0)\n#define MAX98520_PCM_DMIX_CH0_SRC_MASK (0xF << 0)\n#define MAX98520_PCM_DMIX_CH1_SRC_MASK (0xF << MAX98520_PCM_DMIX_CH1_SHIFT)\n\n \n#define MAX98520_PCM_RX_EN_MASK (0x1 << 0)\n#define MAX98520_PCM_RX_BYP_EN_MASK (0x1 << 1)\n\n \n#define MAX98520_DSP_SPK_DCBLK_EN_SHIFT (0)\n#define MAX98520_DSP_SPK_DITH_EN_SHIFT (1)\n#define MAX98520_DSP_SPK_INVERT_SHIFT (2)\n#define MAX98520_DSP_SPK_VOL_RMPUP_SHIFT (3)\n#define MAX98520_DSP_SPK_VOL_RMPDN_SHIFT (4)\n#define MAX98520_DSP_SPK_SAFE_EN_SHIFT (5)\n\n#define MAX98520_SPK_SAFE_EN_MASK (0x1 << MAX98520_DSP_SPK_SAFE_EN_SHIFT)\n\n \n#define MAX98520_SSM_EN_SHIFT (0)\n#define MAX98520_SSM_MOD_SHIFT (1)\n#define MAX98520_SSM_RCVR_MODE_SHIFT (3)\n\n \n#define MAX98520_CFG_DYN_MODE_SHIFT (4)\n#define MAX98520_CFG_SPK_MODE_SHIFT (3)\n\n \n#define MAX98520_DHT_VROT_PNT_SHIFT\t(0)\n\n \n#define MAX98520_DHT_SUPPLY_HR_SHIFT (0)\n\n \n#define MAX98520_DHT_LIMITER_MODE_SHIFT (0)\n#define MAX98520_DHT_LIMITER_THRESHOLD_SHIFT (1)\n\n \n#define MAX98520_DHT_MAX_ATTEN_SHIFT (0)\n\n \n#define MAX98520_DHT_HYSTERESIS_SWITCH_SHIFT (0)\n#define MAX98520_DHT_HYSTERESIS_SHIFT (1)\n\n \n#define MAX98520_FLT_EN_SHIFT (4)\n\nstruct max98520_priv {\n\tstruct regmap *regmap;\n\tstruct gpio_desc *reset_gpio;\n\tunsigned int ch_size;\n\tbool tdm_mode;\n};\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}