#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 25 12:08:19 2020
# Process ID: 936
# Current directory: C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.runs/synth_1
# Command line: vivado.exe -log testbench7_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench7_2_1.tcl
# Log file: C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.runs/synth_1/testbench7_2_1.vds
# Journal file: C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench7_2_1.tcl -notrace
Command: synth_design -top testbench7_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 863.551 ; gain = 235.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench7_2_1' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.runs/synth_1/.Xil/Vivado-936-Peacock-XPS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.runs/synth_1/.Xil/Vivado-936-Peacock-XPS/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'M1' of module 'clk_wiz_0' has 3 connections declared, but only 2 given [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v:30]
WARNING: [Synth 8-3848] Net locked in module/entity pulse_gen does not have driver. [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (2#1) [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/pulse_gen.v:23]
WARNING: [Synth 8-7023] instance 'DUT' of module 'pulse_gen' has 3 connections declared, but only 2 given [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v:30]
ERROR: [Synth 8-439] module 'clk_divider' not found [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v:31]
ERROR: [Synth 8-6156] failed synthesizing module 'testbench7_2_1' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_1/lab7_2_1.srcs/sources_1/new/testbench7_2_1.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 936.289 ; gain = 308.250
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 12:08:59 2020...
