

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sat Oct 18 16:27:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.990 us|  0.990 us|   88|   88|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 88, depth = 100


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 1
  Pipeline-0 : II = 88, D = 100, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 101 [1/1] (0.07ns)   --->   "%x_n = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:19]   --->   Operation 101 'read' 'x_n' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:21]   --->   Operation 102 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.54ns)   --->   "%switch_ln21 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb18, i2 1, void %sw.bb8, i2 2, void %sw.bb13" [FIR_HLS.cpp:21]   --->   Operation 103 'switch' 'switch_ln21' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_42_0_load = load i16 %p_ZL19H_filter_FIR_dec_42_0" [FIR_HLS.cpp:37]   --->   Operation 104 'load' 'p_ZL19H_filter_FIR_dec_42_0_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_42_1_load = load i16 %p_ZL19H_filter_FIR_dec_42_1" [FIR_HLS.cpp:37]   --->   Operation 105 'load' 'p_ZL19H_filter_FIR_dec_42_1_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln66_195 = sext i16 %p_ZL19H_filter_FIR_dec_42_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 106 'sext' 'sext_ln66_195' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.38ns)   --->   "%mul_ln66_23 = mul i24 %sext_ln66_195, i24 16777129" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 107 'mul' 'mul_ln66_23' <Predicate = (mod_value_load == 2)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln66_196 = sext i16 %p_ZL19H_filter_FIR_dec_42_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 108 'sext' 'sext_ln66_196' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_72)   --->   "%mul_ln66_24 = mul i23 %sext_ln66_196, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 109 'mul' 'mul_ln66_24' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %p_ZL19H_filter_FIR_dec_42_1_load, i16 %p_ZL19H_filter_FIR_dec_42_0" [FIR_HLS.cpp:37]   --->   Operation 110 'store' 'store_ln37' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.52ns)   --->   "%store_ln39 = store i2 3, i2 %mod_value" [FIR_HLS.cpp:39]   --->   Operation 111 'store' 'store_ln39' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_43_0_load = load i16 %p_ZL19H_filter_FIR_dec_43_0" [FIR_HLS.cpp:31]   --->   Operation 112 'load' 'p_ZL19H_filter_FIR_dec_43_0_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_43_1_load = load i16 %p_ZL19H_filter_FIR_dec_43_1" [FIR_HLS.cpp:31]   --->   Operation 113 'load' 'p_ZL19H_filter_FIR_dec_43_1_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln66_177 = sext i16 %p_ZL19H_filter_FIR_dec_43_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 114 'sext' 'sext_ln66_177' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.38ns)   --->   "%mul_ln66_13 = mul i27 %sext_ln66_177, i27 134216641" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 115 'mul' 'mul_ln66_13' <Predicate = (mod_value_load == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln66_178 = sext i16 %p_ZL19H_filter_FIR_dec_43_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 116 'sext' 'sext_ln66_178' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 117 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_64)   --->   "%mul_ln66_14 = mul i25 %sext_ln66_178, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 117 'mul' 'mul_ln66_14' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %p_ZL19H_filter_FIR_dec_43_1_load, i16 %p_ZL19H_filter_FIR_dec_43_0" [FIR_HLS.cpp:31]   --->   Operation 118 'store' 'store_ln31' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.52ns)   --->   "%store_ln33 = store i2 2, i2 %mod_value" [FIR_HLS.cpp:33]   --->   Operation 119 'store' 'store_ln33' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_41_0_load = load i16 %p_ZL19H_filter_FIR_dec_41_0" [FIR_HLS.cpp:43]   --->   Operation 120 'load' 'p_ZL19H_filter_FIR_dec_41_0_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_41_1_load = load i16 %p_ZL19H_filter_FIR_dec_41_1" [FIR_HLS.cpp:43]   --->   Operation 121 'load' 'p_ZL19H_filter_FIR_dec_41_1_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln66_159 = sext i16 %p_ZL19H_filter_FIR_dec_41_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 122 'sext' 'sext_ln66_159' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (2.38ns)   --->   "%mul_ln66_3 = mul i28 %sext_ln66_159, i28 2100" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 123 'mul' 'mul_ln66_3' <Predicate = (mod_value_load == 3)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln66_160 = sext i16 %p_ZL19H_filter_FIR_dec_41_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 124 'sext' 'sext_ln66_160' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 125 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_56)   --->   "%mul_ln66_4 = mul i26 %sext_ln66_160, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 125 'mul' 'mul_ln66_4' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %p_ZL19H_filter_FIR_dec_41_1_load, i16 %p_ZL19H_filter_FIR_dec_41_0" [FIR_HLS.cpp:43]   --->   Operation 126 'store' 'store_ln43' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.52ns)   --->   "%store_ln45 = store i2 0, i2 %mod_value" [FIR_HLS.cpp:45]   --->   Operation 127 'store' 'store_ln45' <Predicate = (mod_value_load == 3)> <Delay = 0.52>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_40_1_load = load i16 %p_ZL19H_filter_FIR_dec_40_1" [FIR_HLS.cpp:23]   --->   Operation 128 'load' 'p_ZL19H_filter_FIR_dec_40_1_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_40_2_load = load i16 %p_ZL19H_filter_FIR_dec_40_2" [FIR_HLS.cpp:23]   --->   Operation 129 'load' 'p_ZL19H_filter_FIR_dec_40_2_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_40_3_load = load i16 %p_ZL19H_filter_FIR_dec_40_3" [FIR_HLS.cpp:23]   --->   Operation 130 'load' 'p_ZL19H_filter_FIR_dec_40_3_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln66_145 = sext i16 %p_ZL19H_filter_FIR_dec_40_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 131 'sext' 'sext_ln66_145' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln66_146 = sext i16 %p_ZL19H_filter_FIR_dec_40_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 132 'sext' 'sext_ln66_146' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.39ns) (grouped into DSP with root node tmp1_i)   --->   "%tmp_i = add i17 %sext_ln66_146, i17 %sext_ln66_145" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 133 'add' 'tmp_i' <Predicate = (mod_value_load == 0)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node tmp1_i)   --->   "%tmp_i_cast = sext i17 %tmp_i" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 134 'sext' 'tmp_i_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 135 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i = mul i30 %tmp_i_cast, i30 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 135 'mul' 'tmp1_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %p_ZL19H_filter_FIR_dec_40_2_load, i16 %p_ZL19H_filter_FIR_dec_40_1" [FIR_HLS.cpp:23]   --->   Operation 136 'store' 'store_ln23' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %p_ZL19H_filter_FIR_dec_40_3_load, i16 %p_ZL19H_filter_FIR_dec_40_2" [FIR_HLS.cpp:23]   --->   Operation 137 'store' 'store_ln23' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.52ns)   --->   "%store_ln27 = store i2 1, i2 %mod_value" [FIR_HLS.cpp:27]   --->   Operation 138 'store' 'store_ln27' <Predicate = (mod_value_load == 0)> <Delay = 0.52>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_42_2_load = load i16 %p_ZL19H_filter_FIR_dec_42_2" [FIR_HLS.cpp:37]   --->   Operation 139 'load' 'p_ZL19H_filter_FIR_dec_42_2_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_42_3_load = load i16 %p_ZL19H_filter_FIR_dec_42_3" [FIR_HLS.cpp:37]   --->   Operation 140 'load' 'p_ZL19H_filter_FIR_dec_42_3_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln66_191 = sext i16 %x_n" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 141 'sext' 'sext_ln66_191' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_71)   --->   "%mul_ln66_20 = mul i23 %sext_ln66_191, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 142 'mul' 'mul_ln66_20' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln66_193 = sext i16 %p_ZL19H_filter_FIR_dec_42_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 143 'sext' 'sext_ln66_193' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (2.38ns)   --->   "%mul_ln66_21 = mul i24 %sext_ln66_193, i24 16777129" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 144 'mul' 'mul_ln66_21' <Predicate = (mod_value_load == 2)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_72)   --->   "%mul_ln66_24 = mul i23 %sext_ln66_196, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 145 'mul' 'mul_ln66_24' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %p_ZL19H_filter_FIR_dec_42_2_load, i16 %p_ZL19H_filter_FIR_dec_42_1" [FIR_HLS.cpp:37]   --->   Operation 146 'store' 'store_ln37' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %p_ZL19H_filter_FIR_dec_42_3_load, i16 %p_ZL19H_filter_FIR_dec_42_2" [FIR_HLS.cpp:37]   --->   Operation 147 'store' 'store_ln37' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %x_n, i16 %p_ZL19H_filter_FIR_dec_42_3" [FIR_HLS.cpp:37]   --->   Operation 148 'store' 'store_ln37' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_43_2_load = load i16 %p_ZL19H_filter_FIR_dec_43_2" [FIR_HLS.cpp:31]   --->   Operation 149 'load' 'p_ZL19H_filter_FIR_dec_43_2_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_43_3_load = load i16 %p_ZL19H_filter_FIR_dec_43_3" [FIR_HLS.cpp:31]   --->   Operation 150 'load' 'p_ZL19H_filter_FIR_dec_43_3_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln66_173 = sext i16 %x_n" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 151 'sext' 'sext_ln66_173' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 152 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_63)   --->   "%mul_ln66_10 = mul i26 %sext_ln66_173, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 152 'mul' 'mul_ln66_10' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln66_175 = sext i16 %p_ZL19H_filter_FIR_dec_43_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 153 'sext' 'sext_ln66_175' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.38ns)   --->   "%mul_ln66_11 = mul i28 %sext_ln66_175, i28 2100" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 154 'mul' 'mul_ln66_11' <Predicate = (mod_value_load == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_64)   --->   "%mul_ln66_14 = mul i25 %sext_ln66_178, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 155 'mul' 'mul_ln66_14' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %p_ZL19H_filter_FIR_dec_43_2_load, i16 %p_ZL19H_filter_FIR_dec_43_1" [FIR_HLS.cpp:31]   --->   Operation 156 'store' 'store_ln31' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %p_ZL19H_filter_FIR_dec_43_3_load, i16 %p_ZL19H_filter_FIR_dec_43_2" [FIR_HLS.cpp:31]   --->   Operation 157 'store' 'store_ln31' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %x_n, i16 %p_ZL19H_filter_FIR_dec_43_3" [FIR_HLS.cpp:31]   --->   Operation 158 'store' 'store_ln31' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_41_2_load = load i16 %p_ZL19H_filter_FIR_dec_41_2" [FIR_HLS.cpp:43]   --->   Operation 159 'load' 'p_ZL19H_filter_FIR_dec_41_2_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_41_3_load = load i16 %p_ZL19H_filter_FIR_dec_41_3" [FIR_HLS.cpp:43]   --->   Operation 160 'load' 'p_ZL19H_filter_FIR_dec_41_3_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln66_155 = sext i16 %x_n" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 161 'sext' 'sext_ln66_155' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 162 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_55)   --->   "%mul_ln66 = mul i25 %sext_ln66_155, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 162 'mul' 'mul_ln66' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln66_157 = sext i16 %p_ZL19H_filter_FIR_dec_41_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 163 'sext' 'sext_ln66_157' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.38ns)   --->   "%mul_ln66_1 = mul i27 %sext_ln66_157, i27 134216641" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 164 'mul' 'mul_ln66_1' <Predicate = (mod_value_load == 3)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_56)   --->   "%mul_ln66_4 = mul i26 %sext_ln66_160, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 165 'mul' 'mul_ln66_4' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %p_ZL19H_filter_FIR_dec_41_2_load, i16 %p_ZL19H_filter_FIR_dec_41_1" [FIR_HLS.cpp:43]   --->   Operation 166 'store' 'store_ln43' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %p_ZL19H_filter_FIR_dec_41_3_load, i16 %p_ZL19H_filter_FIR_dec_41_2" [FIR_HLS.cpp:43]   --->   Operation 167 'store' 'store_ln43' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %x_n, i16 %p_ZL19H_filter_FIR_dec_41_3" [FIR_HLS.cpp:43]   --->   Operation 168 'store' 'store_ln43' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_40_0_load = load i16 %p_ZL19H_filter_FIR_dec_40_0" [FIR_HLS.cpp:23]   --->   Operation 169 'load' 'p_ZL19H_filter_FIR_dec_40_0_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %x_n" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 170 'sext' 'sext_ln66' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%FIR_delays_read_assign_cast = sext i16 %p_ZL19H_filter_FIR_dec_40_0_load" [FIR_HLS.cpp:23]   --->   Operation 171 'sext' 'FIR_delays_read_assign_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 172 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i = mul i30 %tmp_i_cast, i30 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 172 'mul' 'tmp1_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (1.69ns) (grouped into DSP with root node add_ln66)   --->   "%tmp4_i = add i17 %FIR_delays_read_assign_cast, i17 %sext_ln66" [FIR_HLS.cpp:23]   --->   Operation 173 'add' 'tmp4_i' <Predicate = (mod_value_load == 0)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp4_i_cast = sext i17 %tmp4_i" [FIR_HLS.cpp:23]   --->   Operation 174 'sext' 'tmp4_i_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 175 [3/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5_i = mul i26 %tmp4_i_cast, i26 218" [FIR_HLS.cpp:23]   --->   Operation 175 'mul' 'tmp5_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %p_ZL19H_filter_FIR_dec_40_1_load, i16 %p_ZL19H_filter_FIR_dec_40_0" [FIR_HLS.cpp:23]   --->   Operation 176 'store' 'store_ln23' <Predicate = (mod_value_load == 0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 177 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_71)   --->   "%mul_ln66_20 = mul i23 %sext_ln66_191, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 177 'mul' 'mul_ln66_20' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln66_194 = sext i16 %p_ZL19H_filter_FIR_dec_42_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 178 'sext' 'sext_ln66_194' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 179 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_73)   --->   "%mul_ln66_22 = mul i30 %sext_ln66_194, i30 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 179 'mul' 'mul_ln66_22' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_72)   --->   "%mul_ln66_24 = mul i23 %sext_ln66_196, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 180 'mul' 'mul_ln66_24' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_72)   --->   "%sext_ln66_197 = sext i23 %mul_ln66_24" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 181 'sext' 'sext_ln66_197' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_72 = add i24 %mul_ln66_23, i24 %sext_ln66_197" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 182 'add' 'add_ln66_72' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_0_load = load i16 %p_ZL19H_filter_FIR_int_42_0" [FIR_HLS.cpp:38]   --->   Operation 183 'load' 'p_ZL19H_filter_FIR_int_42_0_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_1_load = load i16 %p_ZL19H_filter_FIR_int_42_1" [FIR_HLS.cpp:38]   --->   Operation 184 'load' 'p_ZL19H_filter_FIR_int_42_1_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln66_204 = sext i16 %p_ZL19H_filter_FIR_int_42_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 185 'sext' 'sext_ln66_204' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (2.38ns)   --->   "%mul_ln66_28 = mul i24 %sext_ln66_204, i24 16777129" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 186 'mul' 'mul_ln66_28' <Predicate = (mod_value_load == 2)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZL19H_filter_FIR_int_42_1_load, i16 %p_ZL19H_filter_FIR_int_42_0" [FIR_HLS.cpp:38]   --->   Operation 187 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 188 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_63)   --->   "%mul_ln66_10 = mul i26 %sext_ln66_173, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 188 'mul' 'mul_ln66_10' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln66_176 = sext i16 %p_ZL19H_filter_FIR_dec_43_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 189 'sext' 'sext_ln66_176' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 190 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_65)   --->   "%mul_ln66_12 = mul i30 %sext_ln66_176, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 190 'mul' 'mul_ln66_12' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_64)   --->   "%mul_ln66_14 = mul i25 %sext_ln66_178, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 191 'mul' 'mul_ln66_14' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_64)   --->   "%sext_ln66_179 = sext i25 %mul_ln66_14" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 192 'sext' 'sext_ln66_179' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_64 = add i27 %mul_ln66_13, i27 %sext_ln66_179" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 193 'add' 'add_ln66_64' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_0_load = load i16 %p_ZL19H_filter_FIR_int_41_0" [FIR_HLS.cpp:32]   --->   Operation 194 'load' 'p_ZL19H_filter_FIR_int_41_0_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_1_load = load i16 %p_ZL19H_filter_FIR_int_41_1" [FIR_HLS.cpp:32]   --->   Operation 195 'load' 'p_ZL19H_filter_FIR_int_41_1_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln66_186 = sext i16 %p_ZL19H_filter_FIR_int_41_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 196 'sext' 'sext_ln66_186' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (2.38ns)   --->   "%mul_ln66_18 = mul i28 %sext_ln66_186, i28 2100" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 197 'mul' 'mul_ln66_18' <Predicate = (mod_value_load == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %p_ZL19H_filter_FIR_int_41_1_load, i16 %p_ZL19H_filter_FIR_int_41_0" [FIR_HLS.cpp:32]   --->   Operation 198 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 199 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_55)   --->   "%mul_ln66 = mul i25 %sext_ln66_155, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 199 'mul' 'mul_ln66' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln66_158 = sext i16 %p_ZL19H_filter_FIR_dec_41_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 200 'sext' 'sext_ln66_158' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_57)   --->   "%mul_ln66_2 = mul i30 %sext_ln66_158, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 201 'mul' 'mul_ln66_2' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_56)   --->   "%mul_ln66_4 = mul i26 %sext_ln66_160, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 202 'mul' 'mul_ln66_4' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_56)   --->   "%sext_ln66_161 = sext i26 %mul_ln66_4" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 203 'sext' 'sext_ln66_161' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_56 = add i28 %mul_ln66_3, i28 %sext_ln66_161" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 204 'add' 'add_ln66_56' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_0_load = load i16 %p_ZL19H_filter_FIR_int_43_0" [FIR_HLS.cpp:44]   --->   Operation 205 'load' 'p_ZL19H_filter_FIR_int_43_0_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_1_load = load i16 %p_ZL19H_filter_FIR_int_43_1" [FIR_HLS.cpp:44]   --->   Operation 206 'load' 'p_ZL19H_filter_FIR_int_43_1_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln66_168 = sext i16 %p_ZL19H_filter_FIR_int_43_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 207 'sext' 'sext_ln66_168' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (2.38ns)   --->   "%mul_ln66_8 = mul i27 %sext_ln66_168, i27 134216641" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 208 'mul' 'mul_ln66_8' <Predicate = (mod_value_load == 3)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %p_ZL19H_filter_FIR_int_43_1_load, i16 %p_ZL19H_filter_FIR_int_43_0" [FIR_HLS.cpp:44]   --->   Operation 209 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_dec_40_4_load = load i16 %p_ZL19H_filter_FIR_dec_40_4" [FIR_HLS.cpp:23]   --->   Operation 210 'load' 'p_ZL19H_filter_FIR_dec_40_4_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln66_144 = sext i16 %p_ZL19H_filter_FIR_dec_40_4_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 211 'sext' 'sext_ln66_144' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln66_147 = sext i16 %p_ZL19H_filter_FIR_dec_40_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 212 'sext' 'sext_ln66_147' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 213 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i = mul i30 %tmp_i_cast, i30 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 213 'mul' 'tmp1_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp2_i = add i17 %sext_ln66_147, i17 %sext_ln66_144" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 214 'add' 'tmp2_i' <Predicate = (mod_value_load == 0)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp2_i_cast = sext i17 %tmp2_i" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 215 'sext' 'tmp2_i_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 216 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp3_i = mul i29 %tmp2_i_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 216 'mul' 'tmp3_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [2/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5_i = mul i26 %tmp4_i_cast, i26 218" [FIR_HLS.cpp:23]   --->   Operation 217 'mul' 'tmp5_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %p_ZL19H_filter_FIR_dec_40_4_load, i16 %p_ZL19H_filter_FIR_dec_40_3" [FIR_HLS.cpp:23]   --->   Operation 218 'store' 'store_ln23' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %x_n, i16 %p_ZL19H_filter_FIR_dec_40_4" [FIR_HLS.cpp:23]   --->   Operation 219 'store' 'store_ln23' <Predicate = (mod_value_load == 0)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_71)   --->   "%mul_ln66_20 = mul i23 %sext_ln66_191, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 220 'mul' 'mul_ln66_20' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_71)   --->   "%sext_ln66_192 = sext i23 %mul_ln66_20" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 221 'sext' 'sext_ln66_192' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_73)   --->   "%mul_ln66_22 = mul i30 %sext_ln66_194, i30 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 222 'mul' 'mul_ln66_22' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_71 = add i24 %mul_ln66_21, i24 %sext_ln66_192" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 223 'add' 'add_ln66_71' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_72 = add i24 %mul_ln66_23, i24 %sext_ln66_197" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 224 'add' 'add_ln66_72' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_2_load = load i16 %p_ZL19H_filter_FIR_int_42_2" [FIR_HLS.cpp:38]   --->   Operation 225 'load' 'p_ZL19H_filter_FIR_int_42_2_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_3_load = load i16 %p_ZL19H_filter_FIR_int_42_3" [FIR_HLS.cpp:38]   --->   Operation 226 'load' 'p_ZL19H_filter_FIR_int_42_3_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln66_202 = sext i16 %p_ZL19H_filter_FIR_int_42_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 227 'sext' 'sext_ln66_202' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.38ns)   --->   "%mul_ln66_26 = mul i24 %sext_ln66_202, i24 16777129" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 228 'mul' 'mul_ln66_26' <Predicate = (mod_value_load == 2)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln66_205 = sext i16 %p_ZL19H_filter_FIR_int_42_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 229 'sext' 'sext_ln66_205' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 230 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_76)   --->   "%mul_ln66_29 = mul i23 %sext_ln66_205, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 230 'mul' 'mul_ln66_29' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZL19H_filter_FIR_int_42_2_load, i16 %p_ZL19H_filter_FIR_int_42_1" [FIR_HLS.cpp:38]   --->   Operation 231 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZL19H_filter_FIR_int_42_3_load, i16 %p_ZL19H_filter_FIR_int_42_2" [FIR_HLS.cpp:38]   --->   Operation 232 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_4 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_63)   --->   "%mul_ln66_10 = mul i26 %sext_ln66_173, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 233 'mul' 'mul_ln66_10' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_63)   --->   "%sext_ln66_174 = sext i26 %mul_ln66_10" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 234 'sext' 'sext_ln66_174' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 235 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_65)   --->   "%mul_ln66_12 = mul i30 %sext_ln66_176, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 235 'mul' 'mul_ln66_12' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_63 = add i28 %mul_ln66_11, i28 %sext_ln66_174" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 236 'add' 'add_ln66_63' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_64 = add i27 %mul_ln66_13, i27 %sext_ln66_179" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 237 'add' 'add_ln66_64' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_2_load = load i16 %p_ZL19H_filter_FIR_int_41_2" [FIR_HLS.cpp:32]   --->   Operation 238 'load' 'p_ZL19H_filter_FIR_int_41_2_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_3_load = load i16 %p_ZL19H_filter_FIR_int_41_3" [FIR_HLS.cpp:32]   --->   Operation 239 'load' 'p_ZL19H_filter_FIR_int_41_3_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln66_184 = sext i16 %p_ZL19H_filter_FIR_int_41_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 240 'sext' 'sext_ln66_184' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (2.38ns)   --->   "%mul_ln66_16 = mul i27 %sext_ln66_184, i27 134216641" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 241 'mul' 'mul_ln66_16' <Predicate = (mod_value_load == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln66_187 = sext i16 %p_ZL19H_filter_FIR_int_41_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 242 'sext' 'sext_ln66_187' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 243 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_68)   --->   "%mul_ln66_19 = mul i26 %sext_ln66_187, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 243 'mul' 'mul_ln66_19' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %p_ZL19H_filter_FIR_int_41_2_load, i16 %p_ZL19H_filter_FIR_int_41_1" [FIR_HLS.cpp:32]   --->   Operation 244 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %p_ZL19H_filter_FIR_int_41_3_load, i16 %p_ZL19H_filter_FIR_int_41_2" [FIR_HLS.cpp:32]   --->   Operation 245 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_4 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_55)   --->   "%mul_ln66 = mul i25 %sext_ln66_155, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 246 'mul' 'mul_ln66' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_55)   --->   "%sext_ln66_156 = sext i25 %mul_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 247 'sext' 'sext_ln66_156' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 248 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_57)   --->   "%mul_ln66_2 = mul i30 %sext_ln66_158, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 248 'mul' 'mul_ln66_2' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 249 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_55 = add i27 %mul_ln66_1, i27 %sext_ln66_156" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 249 'add' 'add_ln66_55' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_56 = add i28 %mul_ln66_3, i28 %sext_ln66_161" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 250 'add' 'add_ln66_56' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_2_load = load i16 %p_ZL19H_filter_FIR_int_43_2" [FIR_HLS.cpp:44]   --->   Operation 251 'load' 'p_ZL19H_filter_FIR_int_43_2_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_3_load = load i16 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:44]   --->   Operation 252 'load' 'p_ZL19H_filter_FIR_int_43_3_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln66_166 = sext i16 %p_ZL19H_filter_FIR_int_43_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 253 'sext' 'sext_ln66_166' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (2.38ns)   --->   "%mul_ln66_6 = mul i28 %sext_ln66_166, i28 2100" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 254 'mul' 'mul_ln66_6' <Predicate = (mod_value_load == 3)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln66_169 = sext i16 %p_ZL19H_filter_FIR_int_43_0_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 255 'sext' 'sext_ln66_169' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 256 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_60)   --->   "%mul_ln66_9 = mul i25 %sext_ln66_169, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 256 'mul' 'mul_ln66_9' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %p_ZL19H_filter_FIR_int_43_2_load, i16 %p_ZL19H_filter_FIR_int_43_1" [FIR_HLS.cpp:44]   --->   Operation 257 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %p_ZL19H_filter_FIR_int_43_3_load, i16 %p_ZL19H_filter_FIR_int_43_2" [FIR_HLS.cpp:44]   --->   Operation 258 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_4 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1_i = mul i30 %tmp_i_cast, i30 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 259 'mul' 'tmp1_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 260 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp3_i = mul i29 %tmp2_i_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 260 'mul' 'tmp3_i' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/3] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5_i = mul i26 %tmp4_i_cast, i26 218" [FIR_HLS.cpp:23]   --->   Operation 261 'mul' 'tmp5_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%sext_ln66_148 = sext i26 %tmp5_i" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 262 'sext' 'sext_ln66_148' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_4 : Operation 263 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i30 %tmp1_i, i30 %sext_ln66_148" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 263 'add' 'add_ln66' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_73)   --->   "%mul_ln66_22 = mul i30 %sext_ln66_194, i30 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 264 'mul' 'mul_ln66_22' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 265 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_71 = add i24 %mul_ln66_21, i24 %sext_ln66_192" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 265 'add' 'add_ln66_71' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln66_199 = sext i24 %add_ln66_72" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 266 'sext' 'sext_ln66_199' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_5 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_73 = add i30 %sext_ln66_199, i30 %mul_ln66_22" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 267 'add' 'add_ln66_73' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 268 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_76)   --->   "%mul_ln66_29 = mul i23 %sext_ln66_205, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 268 'mul' 'mul_ln66_29' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_65)   --->   "%mul_ln66_12 = mul i30 %sext_ln66_176, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 269 'mul' 'mul_ln66_12' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_63 = add i28 %mul_ln66_11, i28 %sext_ln66_174" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 270 'add' 'add_ln66_63' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln66_181 = sext i27 %add_ln66_64" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 271 'sext' 'sext_ln66_181' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_5 : Operation 272 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_65 = add i30 %sext_ln66_181, i30 %mul_ln66_12" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 272 'add' 'add_ln66_65' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 273 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_68)   --->   "%mul_ln66_19 = mul i26 %sext_ln66_187, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 273 'mul' 'mul_ln66_19' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_57)   --->   "%mul_ln66_2 = mul i30 %sext_ln66_158, i30 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 274 'mul' 'mul_ln66_2' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_55 = add i27 %mul_ln66_1, i27 %sext_ln66_156" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 275 'add' 'add_ln66_55' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln66_163 = sext i28 %add_ln66_56" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 276 'sext' 'sext_ln66_163' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_57 = add i30 %sext_ln66_163, i30 %mul_ln66_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 277 'add' 'add_ln66_57' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 278 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_60)   --->   "%mul_ln66_9 = mul i25 %sext_ln66_169, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 278 'mul' 'mul_ln66_9' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp3_i = mul i29 %tmp2_i_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 279 'mul' 'tmp3_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_52)   --->   "%tmp3_i_cast = sext i29 %tmp3_i" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 280 'sext' 'tmp3_i_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_5 : Operation 281 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i30 %tmp1_i, i30 %sext_ln66_148" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 281 'add' 'add_ln66' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 282 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_52 = add i30 %add_ln66, i30 %tmp3_i_cast" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 282 'add' 'add_ln66_52' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln66_198 = sext i24 %add_ln66_71" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 283 'sext' 'sext_ln66_198' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_6 : Operation 284 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_73 = add i30 %sext_ln66_199, i30 %mul_ln66_22" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 284 'add' 'add_ln66_73' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 285 [1/1] (0.99ns)   --->   "%add_ln66_74 = add i30 %add_ln66_73, i30 %sext_ln66_198" [FIR_HLS.cpp:66->FIR_HLS.cpp:37]   --->   Operation 285 'add' 'add_ln66_74' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%y_3 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %add_ln66_74, i32 15, i32 29" [FIR_HLS.cpp:69->FIR_HLS.cpp:37]   --->   Operation 286 'partselect' 'y_3' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln37 = store i15 %y_3, i15 %y1_phase2" [FIR_HLS.cpp:37]   --->   Operation 287 'store' 'store_ln37' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln66_203 = sext i16 %p_ZL19H_filter_FIR_int_42_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 288 'sext' 'sext_ln66_203' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_6 : Operation 289 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_77)   --->   "%mul_ln66_27 = mul i29 %sext_ln66_203, i29 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 289 'mul' 'mul_ln66_27' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_76)   --->   "%mul_ln66_29 = mul i23 %sext_ln66_205, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 290 'mul' 'mul_ln66_29' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_76)   --->   "%sext_ln66_206 = sext i23 %mul_ln66_29" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 291 'sext' 'sext_ln66_206' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_6 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_76 = add i24 %mul_ln66_28, i24 %sext_ln66_206" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 292 'add' 'add_ln66_76' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln66_180 = sext i28 %add_ln66_63" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 293 'sext' 'sext_ln66_180' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_6 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_65 = add i30 %sext_ln66_181, i30 %mul_ln66_12" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 294 'add' 'add_ln66_65' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 295 [1/1] (0.99ns)   --->   "%add_ln66_66 = add i30 %add_ln66_65, i30 %sext_ln66_180" [FIR_HLS.cpp:66->FIR_HLS.cpp:31]   --->   Operation 295 'add' 'add_ln66_66' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%y_2 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %add_ln66_66, i32 15, i32 29" [FIR_HLS.cpp:69->FIR_HLS.cpp:31]   --->   Operation 296 'partselect' 'y_2' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln31 = store i15 %y_2, i15 %y1_phase1" [FIR_HLS.cpp:31]   --->   Operation 297 'store' 'store_ln31' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln66_185 = sext i16 %p_ZL19H_filter_FIR_int_41_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 298 'sext' 'sext_ln66_185' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_6 : Operation 299 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_69)   --->   "%mul_ln66_17 = mul i29 %sext_ln66_185, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 299 'mul' 'mul_ln66_17' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 300 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_68)   --->   "%mul_ln66_19 = mul i26 %sext_ln66_187, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 300 'mul' 'mul_ln66_19' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_68)   --->   "%sext_ln66_188 = sext i26 %mul_ln66_19" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 301 'sext' 'sext_ln66_188' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_6 : Operation 302 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_68 = add i28 %mul_ln66_18, i28 %sext_ln66_188" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 302 'add' 'add_ln66_68' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln66_162 = sext i27 %add_ln66_55" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 303 'sext' 'sext_ln66_162' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_6 : Operation 304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_57 = add i30 %sext_ln66_163, i30 %mul_ln66_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 304 'add' 'add_ln66_57' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 305 [1/1] (0.99ns)   --->   "%add_ln66_58 = add i30 %add_ln66_57, i30 %sext_ln66_162" [FIR_HLS.cpp:66->FIR_HLS.cpp:43]   --->   Operation 305 'add' 'add_ln66_58' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%y_1 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %add_ln66_58, i32 15, i32 29" [FIR_HLS.cpp:69->FIR_HLS.cpp:43]   --->   Operation 306 'partselect' 'y_1' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln43 = store i15 %y_1, i15 %y1_phase3" [FIR_HLS.cpp:43]   --->   Operation 307 'store' 'store_ln43' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln66_167 = sext i16 %p_ZL19H_filter_FIR_int_43_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 308 'sext' 'sext_ln66_167' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_6 : Operation 309 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_61)   --->   "%mul_ln66_7 = mul i29 %sext_ln66_167, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 309 'mul' 'mul_ln66_7' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 310 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_60)   --->   "%mul_ln66_9 = mul i25 %sext_ln66_169, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 310 'mul' 'mul_ln66_9' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 311 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_60)   --->   "%sext_ln66_170 = sext i25 %mul_ln66_9" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 311 'sext' 'sext_ln66_170' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_6 : Operation 312 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_60 = add i27 %mul_ln66_8, i27 %sext_ln66_170" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 312 'add' 'add_ln66_60' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 313 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_52 = add i30 %add_ln66, i30 %tmp3_i_cast" [FIR_HLS.cpp:66->FIR_HLS.cpp:23]   --->   Operation 313 'add' 'add_ln66_52' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%y = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %add_ln66_52, i32 15, i32 29" [FIR_HLS.cpp:69->FIR_HLS.cpp:23]   --->   Operation 314 'partselect' 'y' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i15 %y" [FIR_HLS.cpp:69->FIR_HLS.cpp:23]   --->   Operation 315 'sext' 'sext_ln69' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i15 %y1_phase1" [FIR_HLS.cpp:24]   --->   Operation 316 'load' 'y1_phase1_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %y1_phase1_load" [FIR_HLS.cpp:24]   --->   Operation 317 'sext' 'sext_ln24' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i15 %y1_phase2" [FIR_HLS.cpp:24]   --->   Operation 318 'load' 'y1_phase2_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i15 %y1_phase2_load" [FIR_HLS.cpp:24]   --->   Operation 319 'sext' 'sext_ln24_1' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i15 %y1_phase3" [FIR_HLS.cpp:24]   --->   Operation 320 'load' 'y1_phase3_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i15 %y1_phase3_load" [FIR_HLS.cpp:24]   --->   Operation 321 'sext' 'sext_ln24_2' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i16 %sext_ln24, i16 %sext_ln24_1" [FIR_HLS.cpp:24]   --->   Operation 322 'add' 'add_ln24' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 323 [1/1] (0.84ns)   --->   "%add_ln24_1 = add i16 %sext_ln24_2, i16 %sext_ln69" [FIR_HLS.cpp:24]   --->   Operation 323 'add' 'add_ln24_1' <Predicate = (mod_value_load == 0)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln24_2 = add i16 %add_ln24_1, i16 %add_ln24" [FIR_HLS.cpp:24]   --->   Operation 324 'add' 'add_ln24_2' <Predicate = (mod_value_load == 0)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 325 [88/88] (1.23ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 325 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 5.48>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:17]   --->   Operation 326 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [FIR_HLS.cpp:13]   --->   Operation 327 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:13]   --->   Operation 328 'specinterface' 'specinterface_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 330 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 332 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%x_n_2 = load i16 %y2" [FIR_HLS.cpp:32]   --->   Operation 333 'load' 'x_n_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln66_200 = sext i16 %x_n_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 334 'sext' 'sext_ln66_200' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_7 : Operation 335 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_75)   --->   "%mul_ln66_25 = mul i23 %sext_ln66_200, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 335 'mul' 'mul_ln66_25' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 336 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_77)   --->   "%mul_ln66_27 = mul i29 %sext_ln66_203, i29 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 336 'mul' 'mul_ln66_27' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 337 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_76 = add i24 %mul_ln66_28, i24 %sext_ln66_206" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 337 'add' 'add_ln66_76' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %x_n_2, i16 %p_ZL19H_filter_FIR_int_42_3" [FIR_HLS.cpp:38]   --->   Operation 338 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln66_182 = sext i16 %x_n_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 339 'sext' 'sext_ln66_182' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_7 : Operation 340 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_67)   --->   "%mul_ln66_15 = mul i25 %sext_ln66_182, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 340 'mul' 'mul_ln66_15' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 341 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_69)   --->   "%mul_ln66_17 = mul i29 %sext_ln66_185, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 341 'mul' 'mul_ln66_17' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_68 = add i28 %mul_ln66_18, i28 %sext_ln66_188" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 342 'add' 'add_ln66_68' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %x_n_2, i16 %p_ZL19H_filter_FIR_int_41_3" [FIR_HLS.cpp:32]   --->   Operation 343 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln66_164 = sext i16 %x_n_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 344 'sext' 'sext_ln66_164' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_7 : Operation 345 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_59)   --->   "%mul_ln66_5 = mul i26 %sext_ln66_164, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 345 'mul' 'mul_ln66_5' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 346 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_61)   --->   "%mul_ln66_7 = mul i29 %sext_ln66_167, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 346 'mul' 'mul_ln66_7' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 347 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_60 = add i27 %mul_ln66_8, i27 %sext_ln66_170" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 347 'add' 'add_ln66_60' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %x_n_2, i16 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:44]   --->   Operation 348 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_7 : Operation 349 [87/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 349 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 5.48>
ST_8 : Operation 350 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_75)   --->   "%mul_ln66_25 = mul i23 %sext_ln66_200, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 350 'mul' 'mul_ln66_25' <Predicate = (mod_value_load == 2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 351 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_77)   --->   "%mul_ln66_27 = mul i29 %sext_ln66_203, i29 8285" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 351 'mul' 'mul_ln66_27' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln66_208 = sext i24 %add_ln66_76" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 352 'sext' 'sext_ln66_208' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_8 : Operation 353 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_77 = add i29 %sext_ln66_208, i29 %mul_ln66_27" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 353 'add' 'add_ln66_77' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 354 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_67)   --->   "%mul_ln66_15 = mul i25 %sext_ln66_182, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 354 'mul' 'mul_ln66_15' <Predicate = (mod_value_load == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 355 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_69)   --->   "%mul_ln66_17 = mul i29 %sext_ln66_185, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 355 'mul' 'mul_ln66_17' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln66_190 = sext i28 %add_ln66_68" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 356 'sext' 'sext_ln66_190' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_8 : Operation 357 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_69 = add i29 %sext_ln66_190, i29 %mul_ln66_17" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 357 'add' 'add_ln66_69' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 358 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_59)   --->   "%mul_ln66_5 = mul i26 %sext_ln66_164, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 358 'mul' 'mul_ln66_5' <Predicate = (mod_value_load == 3)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 359 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_61)   --->   "%mul_ln66_7 = mul i29 %sext_ln66_167, i29 7338" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 359 'mul' 'mul_ln66_7' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln66_172 = sext i27 %add_ln66_60" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 360 'sext' 'sext_ln66_172' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_8 : Operation 361 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_61 = add i29 %sext_ln66_172, i29 %mul_ln66_7" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 361 'add' 'add_ln66_61' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 362 [86/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 362 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_75)   --->   "%mul_ln66_25 = mul i23 %sext_ln66_200, i23 50" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 363 'mul' 'mul_ln66_25' <Predicate = (mod_value_load == 2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 364 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_75)   --->   "%sext_ln66_201 = sext i23 %mul_ln66_25" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 364 'sext' 'sext_ln66_201' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_9 : Operation 365 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_75 = add i24 %mul_ln66_26, i24 %sext_ln66_201" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 365 'add' 'add_ln66_75' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 366 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_77 = add i29 %sext_ln66_208, i29 %mul_ln66_27" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 366 'add' 'add_ln66_77' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_67)   --->   "%mul_ln66_15 = mul i25 %sext_ln66_182, i25 247" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 367 'mul' 'mul_ln66_15' <Predicate = (mod_value_load == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 368 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_67)   --->   "%sext_ln66_183 = sext i25 %mul_ln66_15" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 368 'sext' 'sext_ln66_183' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_9 : Operation 369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_67 = add i27 %mul_ln66_16, i27 %sext_ln66_183" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 369 'add' 'add_ln66_67' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 370 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_69 = add i29 %sext_ln66_190, i29 %mul_ln66_17" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 370 'add' 'add_ln66_69' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_59)   --->   "%mul_ln66_5 = mul i26 %sext_ln66_164, i26 67108402" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 371 'mul' 'mul_ln66_5' <Predicate = (mod_value_load == 3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 372 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_59)   --->   "%sext_ln66_165 = sext i26 %mul_ln66_5" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 372 'sext' 'sext_ln66_165' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_9 : Operation 373 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_59 = add i28 %mul_ln66_6, i28 %sext_ln66_165" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 373 'add' 'add_ln66_59' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_61 = add i29 %sext_ln66_172, i29 %mul_ln66_7" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 374 'add' 'add_ln66_61' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 375 [85/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 375 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 376 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_75 = add i24 %mul_ln66_26, i24 %sext_ln66_201" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 376 'add' 'add_ln66_75' <Predicate = (mod_value_load == 2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln66_207 = sext i24 %add_ln66_75" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 377 'sext' 'sext_ln66_207' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.98ns)   --->   "%add_ln66_78 = add i29 %add_ln66_77, i29 %sext_ln66_207" [FIR_HLS.cpp:66->FIR_HLS.cpp:38]   --->   Operation 378 'add' 'add_ln66_78' <Predicate = (mod_value_load == 2)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (0.52ns)   --->   "%br_ln41 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:41]   --->   Operation 379 'br' 'br_ln41' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_10 : Operation 380 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_67 = add i27 %mul_ln66_16, i27 %sext_ln66_183" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 380 'add' 'add_ln66_67' <Predicate = (mod_value_load == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln66_189 = sext i27 %add_ln66_67" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 381 'sext' 'sext_ln66_189' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.98ns)   --->   "%add_ln66_70 = add i29 %add_ln66_69, i29 %sext_ln66_189" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 382 'add' 'add_ln66_70' <Predicate = (mod_value_load == 1)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [1/1] (0.52ns)   --->   "%br_ln35 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:35]   --->   Operation 383 'br' 'br_ln35' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_10 : Operation 384 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_59 = add i28 %mul_ln66_6, i28 %sext_ln66_165" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 384 'add' 'add_ln66_59' <Predicate = (mod_value_load == 3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln66_171 = sext i28 %add_ln66_59" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 385 'sext' 'sext_ln66_171' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.98ns)   --->   "%add_ln66_62 = add i29 %add_ln66_61, i29 %sext_ln66_171" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 386 'add' 'add_ln66_62' <Predicate = (mod_value_load == 3)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.52ns)   --->   "%br_ln47 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:47]   --->   Operation 387 'br' 'br_ln47' <Predicate = (mod_value_load == 3)> <Delay = 0.52>
ST_10 : Operation 388 [84/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 388 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 389 [83/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 389 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 5.48>
ST_12 : Operation 390 [82/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 390 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 5.48>
ST_13 : Operation 391 [81/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 391 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 5.48>
ST_14 : Operation 392 [80/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 392 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 5.48>
ST_15 : Operation 393 [79/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 393 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 5.48>
ST_16 : Operation 394 [78/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 394 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 5.48>
ST_17 : Operation 395 [77/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 395 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 5.48>
ST_18 : Operation 396 [76/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 396 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 5.48>
ST_19 : Operation 397 [75/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 397 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 5.48>
ST_20 : Operation 398 [74/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 398 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 5.48>
ST_21 : Operation 399 [73/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 399 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 5.48>
ST_22 : Operation 400 [72/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 400 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 5.48>
ST_23 : Operation 401 [71/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 401 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 5.48>
ST_24 : Operation 402 [70/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 402 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 5.48>
ST_25 : Operation 403 [69/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 403 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 5.48>
ST_26 : Operation 404 [68/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 404 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 5.48>
ST_27 : Operation 405 [67/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 405 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 5.48>
ST_28 : Operation 406 [66/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 406 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 5.48>
ST_29 : Operation 407 [65/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 407 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 5.48>
ST_30 : Operation 408 [64/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 408 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 5.48>
ST_31 : Operation 409 [63/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 409 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 5.48>
ST_32 : Operation 410 [62/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 410 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 5.48>
ST_33 : Operation 411 [61/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 411 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 5.48>
ST_34 : Operation 412 [60/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 412 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 5.48>
ST_35 : Operation 413 [59/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 413 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 5.48>
ST_36 : Operation 414 [58/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 414 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 5.48>
ST_37 : Operation 415 [57/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 415 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 5.48>
ST_38 : Operation 416 [56/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 416 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 5.48>
ST_39 : Operation 417 [55/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 417 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 5.48>
ST_40 : Operation 418 [54/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 418 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 5.48>
ST_41 : Operation 419 [53/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 419 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 5.48>
ST_42 : Operation 420 [52/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 420 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 5.48>
ST_43 : Operation 421 [51/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 421 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 5.48>
ST_44 : Operation 422 [50/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 422 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 5.48>
ST_45 : Operation 423 [49/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 423 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 5.48>
ST_46 : Operation 424 [48/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 424 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 5.48>
ST_47 : Operation 425 [47/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 425 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 5.48>
ST_48 : Operation 426 [46/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 426 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 5.48>
ST_49 : Operation 427 [45/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 427 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 5.48>
ST_50 : Operation 428 [44/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 428 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 5.48>
ST_51 : Operation 429 [43/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 429 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 5.48>
ST_52 : Operation 430 [42/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 430 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 5.48>
ST_53 : Operation 431 [41/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 431 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 5.48>
ST_54 : Operation 432 [40/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 432 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 5.48>
ST_55 : Operation 433 [39/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 433 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 5.48>
ST_56 : Operation 434 [38/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 434 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 5.48>
ST_57 : Operation 435 [37/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 435 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 5.48>
ST_58 : Operation 436 [36/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 436 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 5.48>
ST_59 : Operation 437 [35/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 437 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 5.48>
ST_60 : Operation 438 [34/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 438 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 5.48>
ST_61 : Operation 439 [33/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 439 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 5.48>
ST_62 : Operation 440 [32/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 440 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 5.48>
ST_63 : Operation 441 [31/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 441 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 5.48>
ST_64 : Operation 442 [30/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 442 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 5.48>
ST_65 : Operation 443 [29/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 443 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 65> <Delay = 5.48>
ST_66 : Operation 444 [28/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 444 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 67 <SV = 66> <Delay = 5.48>
ST_67 : Operation 445 [27/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 445 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 68 <SV = 67> <Delay = 5.48>
ST_68 : Operation 446 [26/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 446 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 68> <Delay = 5.48>
ST_69 : Operation 447 [25/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 447 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 70 <SV = 69> <Delay = 5.48>
ST_70 : Operation 448 [24/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 448 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 71 <SV = 70> <Delay = 5.48>
ST_71 : Operation 449 [23/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 449 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 72 <SV = 71> <Delay = 5.48>
ST_72 : Operation 450 [22/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 450 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 72> <Delay = 5.48>
ST_73 : Operation 451 [21/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 451 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 74 <SV = 73> <Delay = 5.48>
ST_74 : Operation 452 [20/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 452 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 75 <SV = 74> <Delay = 5.48>
ST_75 : Operation 453 [19/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 453 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 75> <Delay = 5.48>
ST_76 : Operation 454 [18/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 454 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 76> <Delay = 5.48>
ST_77 : Operation 455 [17/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 455 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 77> <Delay = 5.48>
ST_78 : Operation 456 [16/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 456 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 79 <SV = 78> <Delay = 5.48>
ST_79 : Operation 457 [15/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 457 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 80 <SV = 79> <Delay = 5.48>
ST_80 : Operation 458 [14/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 458 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 80> <Delay = 5.48>
ST_81 : Operation 459 [13/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 459 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 81> <Delay = 5.48>
ST_82 : Operation 460 [12/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 460 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 82> <Delay = 5.48>
ST_83 : Operation 461 [11/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 461 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 84 <SV = 83> <Delay = 5.48>
ST_84 : Operation 462 [10/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 462 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 85 <SV = 84> <Delay = 5.48>
ST_85 : Operation 463 [9/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 463 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 86 <SV = 85> <Delay = 5.48>
ST_86 : Operation 464 [8/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 464 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 87 <SV = 86> <Delay = 5.48>
ST_87 : Operation 465 [7/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 465 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 88 <SV = 87> <Delay = 5.48>
ST_88 : Operation 466 [6/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 466 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 89 <SV = 88> <Delay = 5.48>
ST_89 : Operation 467 [5/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 467 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 89> <Delay = 5.48>
ST_90 : Operation 468 [4/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 468 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 469 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_1_load = load i16 %p_ZL19H_filter_FIR_int_40_1" [FIR_HLS.cpp:26]   --->   Operation 469 'load' 'p_ZL19H_filter_FIR_int_40_1_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 470 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_2_load = load i16 %p_ZL19H_filter_FIR_int_40_2" [FIR_HLS.cpp:26]   --->   Operation 470 'load' 'p_ZL19H_filter_FIR_int_40_2_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 471 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_3_load = load i16 %p_ZL19H_filter_FIR_int_40_3" [FIR_HLS.cpp:26]   --->   Operation 471 'load' 'p_ZL19H_filter_FIR_int_40_3_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln66_151 = sext i16 %p_ZL19H_filter_FIR_int_40_3_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 472 'sext' 'sext_ln66_151' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln66_152 = sext i16 %p_ZL19H_filter_FIR_int_40_2_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 473 'sext' 'sext_ln66_152' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 474 [1/1] (2.39ns) (grouped into DSP with root node tmp1_i89)   --->   "%tmp_i88 = add i17 %sext_ln66_152, i17 %sext_ln66_151" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 474 'add' 'tmp_i88' <Predicate = (mod_value_load == 0)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 475 [1/1] (0.00ns) (grouped into DSP with root node tmp1_i89)   --->   "%tmp_i88_cast = sext i17 %tmp_i88" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 475 'sext' 'tmp_i88_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 476 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i89 = mul i29 %tmp_i88_cast, i29 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 476 'mul' 'tmp1_i89' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %p_ZL19H_filter_FIR_int_40_2_load, i16 %p_ZL19H_filter_FIR_int_40_1" [FIR_HLS.cpp:26]   --->   Operation 477 'store' 'store_ln26' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_90 : Operation 478 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %p_ZL19H_filter_FIR_int_40_3_load, i16 %p_ZL19H_filter_FIR_int_40_2" [FIR_HLS.cpp:26]   --->   Operation 478 'store' 'store_ln26' <Predicate = (mod_value_load == 0)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 5.48>
ST_91 : Operation 479 [3/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 479 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core
ST_91 : Operation 480 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i89 = mul i29 %tmp_i88_cast, i29 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 480 'mul' 'tmp1_i89' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 91> <Delay = 5.48>
ST_92 : Operation 481 [2/88] (5.48ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 481 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 5.48> <CoreType = "Generic">   --->   Generic Core
ST_92 : Operation 482 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1_i89 = mul i29 %tmp_i88_cast, i29 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 482 'mul' 'tmp1_i89' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 92> <Delay = 2.69>
ST_93 : Operation 483 [1/88] (0.00ns)   --->   "%x_n_1 = call i16 @FIR_filter, i16 %add_ln24_2, i16 %H_filter_FIR_kernel" [FIR_HLS.cpp:25]   --->   Operation 483 'call' 'x_n_1' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_93 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln25 = store i16 %x_n_1, i16 %y2" [FIR_HLS.cpp:25]   --->   Operation 484 'store' 'store_ln25' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_93 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_0_load = load i16 %p_ZL19H_filter_FIR_int_40_0" [FIR_HLS.cpp:26]   --->   Operation 485 'load' 'p_ZL19H_filter_FIR_int_40_0_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_93 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln66_149 = sext i16 %x_n_1" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 486 'sext' 'sext_ln66_149' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_93 : Operation 487 [1/1] (0.00ns)   --->   "%FIR_delays_read_assign_5_cast = sext i16 %p_ZL19H_filter_FIR_int_40_0_load" [FIR_HLS.cpp:26]   --->   Operation 487 'sext' 'FIR_delays_read_assign_5_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_93 : Operation 488 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1_i89 = mul i29 %tmp_i88_cast, i29 4930" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 488 'mul' 'tmp1_i89' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 489 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_53)   --->   "%tmp4_i92 = add i17 %FIR_delays_read_assign_5_cast, i17 %sext_ln66_149" [FIR_HLS.cpp:26]   --->   Operation 489 'add' 'tmp4_i92' <Predicate = (mod_value_load == 0)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 490 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_53)   --->   "%tmp4_i92_cast = sext i17 %tmp4_i92" [FIR_HLS.cpp:26]   --->   Operation 490 'sext' 'tmp4_i92_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_93 : Operation 491 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_53)   --->   "%tmp5_i93 = mul i26 %tmp4_i92_cast, i26 218" [FIR_HLS.cpp:26]   --->   Operation 491 'mul' 'tmp5_i93' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 492 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %p_ZL19H_filter_FIR_int_40_1_load, i16 %p_ZL19H_filter_FIR_int_40_0" [FIR_HLS.cpp:26]   --->   Operation 492 'store' 'store_ln26' <Predicate = (mod_value_load == 0)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.99>
ST_94 : Operation 493 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_53)   --->   "%tmp5_i93 = mul i26 %tmp4_i92_cast, i26 218" [FIR_HLS.cpp:26]   --->   Operation 493 'mul' 'tmp5_i93' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 0.64>
ST_95 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_53)   --->   "%tmp5_i93 = mul i26 %tmp4_i92_cast, i26 218" [FIR_HLS.cpp:26]   --->   Operation 494 'mul' 'tmp5_i93' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 495 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_53)   --->   "%sext_ln66_154 = sext i26 %tmp5_i93" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 495 'sext' 'sext_ln66_154' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_95 : Operation 496 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_53 = add i29 %tmp1_i89, i29 %sext_ln66_154" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 496 'add' 'add_ln66_53' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 2.69>
ST_96 : Operation 497 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_4_load = load i16 %p_ZL19H_filter_FIR_int_40_4" [FIR_HLS.cpp:26]   --->   Operation 497 'load' 'p_ZL19H_filter_FIR_int_40_4_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_96 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln66_150 = sext i16 %p_ZL19H_filter_FIR_int_40_4_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 498 'sext' 'sext_ln66_150' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_96 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln66_153 = sext i16 %p_ZL19H_filter_FIR_int_40_1_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 499 'sext' 'sext_ln66_153' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_96 : Operation 500 [1/1] (1.69ns) (grouped into DSP with root node add_ln66_54)   --->   "%tmp2_i90 = add i17 %sext_ln66_153, i17 %sext_ln66_150" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 500 'add' 'tmp2_i90' <Predicate = (mod_value_load == 0)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 501 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_54)   --->   "%tmp2_i90_cast = sext i17 %tmp2_i90" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 501 'sext' 'tmp2_i90_cast' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_96 : Operation 502 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_54)   --->   "%tmp3_i91 = mul i29 %tmp2_i90_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 502 'mul' 'tmp3_i91' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 503 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_53 = add i29 %tmp1_i89, i29 %sext_ln66_154" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 503 'add' 'add_ln66_53' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 504 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %p_ZL19H_filter_FIR_int_40_4_load, i16 %p_ZL19H_filter_FIR_int_40_3" [FIR_HLS.cpp:26]   --->   Operation 504 'store' 'store_ln26' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_96 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %x_n_1, i16 %p_ZL19H_filter_FIR_int_40_4" [FIR_HLS.cpp:26]   --->   Operation 505 'store' 'store_ln26' <Predicate = (mod_value_load == 0)> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.99>
ST_97 : Operation 506 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_54)   --->   "%tmp3_i91 = mul i29 %tmp2_i90_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 506 'mul' 'tmp3_i91' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 97> <Delay = 0.64>
ST_98 : Operation 507 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_54)   --->   "%tmp3_i91 = mul i29 %tmp2_i90_cast, i29 536869885" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 507 'mul' 'tmp3_i91' <Predicate = (mod_value_load == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 508 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_54 = add i29 %add_ln66_53, i29 %tmp3_i91" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 508 'add' 'add_ln66_54' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 98> <Delay = 1.62>
ST_99 : Operation 509 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_54 = add i29 %add_ln66_53, i29 %tmp3_i91" [FIR_HLS.cpp:66->FIR_HLS.cpp:26]   --->   Operation 509 'add' 'add_ln66_54' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 510 [1/1] (0.52ns)   --->   "%br_ln29 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:29]   --->   Operation 510 'br' 'br_ln29' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_99 : Operation 511 [1/1] (0.00ns)   --->   "%data_out_load_in_in = phi i29 %add_ln66_62, void %sw.bb18, i29 %add_ln66_78, void %sw.bb13, i29 %add_ln66_70, void %sw.bb8, i29 %add_ln66_54, void %sw.bb" [FIR_HLS.cpp:66->FIR_HLS.cpp:44]   --->   Operation 511 'phi' 'data_out_load_in_in' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 512 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %data_out_load_in_in, i32 15, i32 28" [FIR_HLS.cpp:50]   --->   Operation 512 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 513 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp, i2 0" [FIR_HLS.cpp:50]   --->   Operation 513 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 514 [2/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 514 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 100 <SV = 99> <Delay = 0.45>
ST_100 : Operation 515 [1/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 515 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_100 : Operation 516 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [FIR_HLS.cpp:51]   --->   Operation 516 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.392ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays', FIR_HLS.cpp:23) on static variable 'p_ZL19H_filter_FIR_dec_40_2' [228]  (0.000 ns)
	'add' operation 17 bit of DSP[239] ('tmp_i', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [237]  (2.396 ns)
	'mul' operation 30 bit of DSP[239] ('tmp1_i', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [239]  (0.996 ns)

 <State 2>: 2.692ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays', FIR_HLS.cpp:23) on static variable 'p_ZL19H_filter_FIR_dec_40_0' [226]  (0.000 ns)
	'add' operation 17 bit of DSP[248] ('tmp4_i', FIR_HLS.cpp:23) [244]  (1.696 ns)
	'mul' operation 26 bit of DSP[248] ('tmp5_i', FIR_HLS.cpp:23) [246]  (0.996 ns)

 <State 3>: 2.692ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays', FIR_HLS.cpp:23) on static variable 'p_ZL19H_filter_FIR_dec_40_4' [230]  (0.000 ns)
	'add' operation 17 bit of DSP[249] ('tmp2_i', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [240]  (1.696 ns)
	'mul' operation 29 bit of DSP[249] ('tmp3_i', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [242]  (0.996 ns)

 <State 4>: 2.380ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays', FIR_HLS.cpp:32) on static variable 'p_ZL19H_filter_FIR_int_41_3' [143]  (0.000 ns)
	'mul' operation 27 bit ('mul_ln66_16', FIR_HLS.cpp:66->FIR_HLS.cpp:32) [148]  (2.380 ns)

 <State 5>: 1.290ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[248] ('add_ln66', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [248]  (0.645 ns)
	'add' operation 30 bit of DSP[249] ('add_ln66_52', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [249]  (0.645 ns)

 <State 6>: 3.411ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[249] ('add_ln66_52', FIR_HLS.cpp:66->FIR_HLS.cpp:23) [249]  (0.645 ns)
	'add' operation 16 bit ('add_ln24_1', FIR_HLS.cpp:24) [264]  (0.842 ns)
	'add' operation 16 bit ('add_ln24_2', FIR_HLS.cpp:24) [265]  (0.687 ns)
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (1.237 ns)

 <State 7>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 8>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 9>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 10>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 11>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 12>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 13>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 14>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 15>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 16>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 17>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 18>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 19>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 20>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 21>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 22>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 23>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 24>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 25>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 26>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 27>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 28>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 29>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 30>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 31>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 32>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 33>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 34>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 35>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 36>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 37>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 38>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 39>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 40>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 41>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 42>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 43>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 44>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 45>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 46>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 47>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 48>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 49>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 50>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 51>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 52>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 53>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 54>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 55>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 56>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 57>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 58>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 59>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 60>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 61>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 62>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 63>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 64>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 65>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 66>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 67>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 68>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 69>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 70>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 71>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 72>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 73>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 74>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 75>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 76>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 77>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 78>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 79>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 80>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 81>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 82>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 83>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 84>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 85>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 86>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 87>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 88>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 89>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 90>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 91>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 92>: 5.482ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (5.482 ns)

 <State 93>: 2.692ns
The critical path consists of the following:
	'call' operation 16 bit ('x_n', FIR_HLS.cpp:25) to 'FIR_filter' [266]  (0.000 ns)
	'add' operation 17 bit of DSP[289] ('tmp4_i92', FIR_HLS.cpp:26) [285]  (1.696 ns)
	'mul' operation 26 bit of DSP[289] ('tmp5_i93', FIR_HLS.cpp:26) [287]  (0.996 ns)

 <State 94>: 0.996ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[289] ('tmp5_i93', FIR_HLS.cpp:26) [287]  (0.996 ns)

 <State 95>: 0.645ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[289] ('tmp5_i93', FIR_HLS.cpp:26) [287]  (0.000 ns)
	'add' operation 29 bit of DSP[289] ('add_ln66_53', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [289]  (0.645 ns)

 <State 96>: 2.692ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays', FIR_HLS.cpp:26) on static variable 'p_ZL19H_filter_FIR_int_40_4' [272]  (0.000 ns)
	'add' operation 17 bit of DSP[290] ('tmp2_i90', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [282]  (1.696 ns)
	'mul' operation 29 bit of DSP[290] ('tmp3_i91', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [284]  (0.996 ns)

 <State 97>: 0.996ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[290] ('tmp3_i91', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [284]  (0.996 ns)

 <State 98>: 0.645ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[290] ('tmp3_i91', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [284]  (0.000 ns)
	'add' operation 29 bit of DSP[290] ('add_ln66_54', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [290]  (0.645 ns)

 <State 99>: 1.623ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[290] ('add_ln66_54', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [290]  (0.645 ns)
	multiplexor before 'phi' operation 29 bit ('data_out_load_in_in', FIR_HLS.cpp:66->FIR_HLS.cpp:44) with incoming values : ('add_ln66_78', FIR_HLS.cpp:66->FIR_HLS.cpp:38) ('add_ln66_70', FIR_HLS.cpp:66->FIR_HLS.cpp:32) ('add_ln66_62', FIR_HLS.cpp:66->FIR_HLS.cpp:44) ('add_ln66_54', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [299]  (0.525 ns)
	'phi' operation 29 bit ('data_out_load_in_in', FIR_HLS.cpp:66->FIR_HLS.cpp:44) with incoming values : ('add_ln66_78', FIR_HLS.cpp:66->FIR_HLS.cpp:38) ('add_ln66_70', FIR_HLS.cpp:66->FIR_HLS.cpp:32) ('add_ln66_62', FIR_HLS.cpp:66->FIR_HLS.cpp:44) ('add_ln66_54', FIR_HLS.cpp:66->FIR_HLS.cpp:26) [299]  (0.000 ns)
	axis write operation ('write_ln50', FIR_HLS.cpp:50) on port 'output_r' (FIR_HLS.cpp:50) [302]  (0.453 ns)

 <State 100>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln50', FIR_HLS.cpp:50) on port 'output_r' (FIR_HLS.cpp:50) [302]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
