INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'input1' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'input2' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'output' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_MVM_opcion7_super_mejorada.cpp
   Compiling test_dataflow_example2.cpp_pre.cpp.tb.cpp
   Compiling data_flow_example2_prueba1.cpp_pre.cpp.tb.cpp
   Compiling apatb_MVM_opcion7_super_mejorada_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
PASSED
The maximum depth reached by any of the 3 hls::stream() instances in the design is 2048
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_MVM_opcion7_super_mejorada_top glbl -prj MVM_opcion7_super_mejorada.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s MVM_opcion7_super_mejorada -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_ddiv_57_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_ddiv_57_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dsub_5_full_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_dsub_5_full_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fmul_2_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dadd_5_full_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_dadd_5_full_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fptrunc_0_no_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_fptrunc_0_no_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fpext_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_fpext_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/ip/xil_defaultlib/MVM_opcion7_super_mejorada_ap_fadd_3_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_mul_32ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_start_for_layer1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_start_for_layer1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_start_for_layer1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_start_for_consumer_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_start_for_consumer_U0_shiftReg
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_start_for_consumer_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_producer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_producer3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dsub_64ns_64ns_64_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_dsub_64ns_64ns_64_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dexp_64ns_64ns_64_21_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_dexp_64ns_64ns_64_21_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_mul_32ns_32ns_62_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_consumer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_consumer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_MVM_opcion7_super_mejorada_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_ddiv_64ns_64ns_64_59_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_ddiv_64ns_64ns_64_59_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_dadd_64ns_64ns_64_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_dadd_64ns_64ns_64_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_fptrunc_64ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_fptrunc_64ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MVM_opcion7_super_mejorada_layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_contr...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_gmem_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_mul_3...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_mul_3...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_mul_3...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_mul_3...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_produ...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_fa...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fadd_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_fm...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fmul_...
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_fp...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fptru...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_fp...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fpext...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=55)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_11.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_11.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_ds...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_dsub_...
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_da...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_dadd_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=54,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=55,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=53,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=52,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=53,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=52,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_dd...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ddiv_...
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=104)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=49,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=59,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=59,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=17,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=18)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=52,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=13,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=67,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=67)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(result_width=67...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=68,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=69)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=66,length=5)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=58,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=71,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.multadd [\multadd(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=2)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=11)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=64)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_exp [\flt_exp(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_ap_de...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_dexp_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_layer...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_consu...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fifo_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fifo_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fifo_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_fifo_...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_start...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_start...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_start...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada_start...
Compiling module xil_defaultlib.MVM_opcion7_super_mejorada
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_MVM_opcion7_super_mejorada...
Compiling module work.glbl
Built simulation snapshot MVM_opcion7_super_mejorada

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/xsim.dir/MVM_opcion7_super_mejorada/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May  4 09:49:36 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/MVM_opcion7_super_mejorada/xsim_script.tcl
# xsim {MVM_opcion7_super_mejorada} -view {{MVM_opcion7_super_mejorada_dataflow_ana.wcfg}} -tclbatch {MVM_opcion7_super_mejorada.tcl} -protoinst {MVM_opcion7_super_mejorada.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file MVM_opcion7_super_mejorada.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada//AESL_inst_MVM_opcion7_super_mejorada_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/consumer_U0/consumer_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/layer1_U0/layer1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/producer3_U0/producer3_U0_activity
Time resolution is 1 ps
open_wave_config MVM_opcion7_super_mejorada_dataflow_ana.wcfg
source MVM_opcion7_super_mejorada.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set input1__input2__output_group [add_wave_group input1__input2__output(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $input1__input2__output_group]
## set wdata_group [add_wave_group "Write Channel" -into $input1__input2__output_group]
## set ctrl_group [add_wave_group "Handshakes" -into $input1__input2__output_group]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set input1__input2__output_r__MM__NN__return_group [add_wave_group input1__input2__output_r__MM__NN__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/interrupt -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_BRESP -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_BREADY -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_BVALID -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_RRESP -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_RDATA -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_RREADY -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_RVALID -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_ARREADY -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_ARVALID -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_ARADDR -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_WSTRB -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_WDATA -into $input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_WREADY -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_WVALID -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_AWREADY -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_AWVALID -into $input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/s_axi_control_AWADDR -into $input1__input2__output_r__MM__NN__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_done -into $blocksiggroup
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_idle -into $blocksiggroup
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_ready -into $blocksiggroup
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_input1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_input2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_MM -into $tb_portdepth_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/LENGTH_NN -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_input1__input2__output_group [add_wave_group input1__input2__output(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_input1__input2__output_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_input1__input2__output_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_input1__input2__output_group]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_input1__input2__output_r__MM__NN__return_group [add_wave_group input1__input2__output_r__MM__NN__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_INTERRUPT -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_BRESP -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_BREADY -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_BVALID -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_RRESP -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_RDATA -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_RREADY -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_RVALID -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_ARREADY -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_ARVALID -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_ARADDR -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_WSTRB -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_WDATA -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_WREADY -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_WVALID -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_AWREADY -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_AWVALID -into $tb_input1__input2__output_r__MM__NN__return_group -color #ffff00 -radix hex
## add_wave /apatb_MVM_opcion7_super_mejorada_top/control_AWADDR -into $tb_input1__input2__output_r__MM__NN__return_group -radix hex
## save_wave_config MVM_opcion7_super_mejorada.wcfg
## run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/layer1_U0/dexp_64ns_64ns_64_21_full_dsp_1_U23/MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /opt/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_MVM_opcion7_super_mejorada_top/AESL_inst_MVM_opcion7_super_mejorada/layer1_U0/dexp_64ns_64ns_64_21_full_dsp_1_U23/MVM_opcion7_super_mejorada_ap_dexp_19_full_dsp_64_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /opt/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "116335000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 116375 ns : File "/home/rgadea/pruebas_HLS_XILINX_2022/rgadea/systolic_arrays/solution1/sim/verilog/MVM_opcion7_super_mejorada.autotb.v" Line 444
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2817.539 ; gain = 0.000 ; free physical = 855 ; free virtual = 12253
## quit
INFO: [Common 17-206] Exiting xsim at Wed May  4 09:50:38 2022...
PASSED
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
