
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099933                       # Number of seconds simulated
sim_ticks                                 99932987000                       # Number of ticks simulated
final_tick                               22509292878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28620                       # Simulator instruction rate (inst/s)
host_op_rate                                    49238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28600718                       # Simulator tick rate (ticks/s)
host_mem_usage                                2349340                       # Number of bytes of host memory used
host_seconds                                  3494.07                       # Real time elapsed on the host
sim_insts                                   100000007                       # Number of instructions simulated
sim_ops                                     172039688                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1070528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1079232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         8576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8640                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          134                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        16727                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16863                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        85818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     10712459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10799557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        85818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              86458                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        85818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     10712459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               10799557                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 99932978                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         17360467                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     17360467                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       695318                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      10379603                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10257907                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     16137965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              127976842                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            17360467                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10257907                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35142671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6226087                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       43108110                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15669796                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        159593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     99919066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.222670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.279821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         64833846     64.89%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1709602      1.71%     66.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1242712      1.24%     67.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1805061      1.81%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1733279      1.73%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5225322      5.23%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2303105      2.30%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2930532      2.93%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18135607     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     99919066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.173721                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.280627                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         23804921                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      35900918                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          24247435                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10435465                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5530320                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      219836579                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        5530320                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         28498262                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3005252                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           19                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          29866742                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      33018464                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      217276584                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           154                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       30500633                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1349412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           91                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    266321238                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     551746229                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    551744966                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1263                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     211379024                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         54942112                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          62720892                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     38966926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16730992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       475386                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        85102                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          213830883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         180445380                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8962871                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     41535630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     88307520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     99919066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.805915                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.588603                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9494225      9.50%      9.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       404302      0.40%      9.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     90020539     90.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     99919066                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       168995      0.09%      0.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     132805049     73.60%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          336      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     33419844     18.52%     92.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14051156      7.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      180445380                       # Type of FU issued
system.switch_cpus.iq.rate                   1.805664                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    469771899                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    255366404                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    180033599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          796                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          662                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          393                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      180275992                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             393                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2964938                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      6845848                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3154882                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5530320                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           15251                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          3905                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    213830987                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          118                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      38966926                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     16730992                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          449                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       424544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       281945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       706489                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     180226772                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      33256614                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       218606                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             47267824                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         13793380                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14011210                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.803476                       # Inst execution rate
system.switch_cpus.iew.wb_sent              180113732                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             180033992                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         143346225                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         252276688                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.801547                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.568210                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     41791245                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       695318                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     94388746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.822672                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.151470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     23400553     24.79%     24.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     35687307     37.81%     62.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     14297563     15.15%     77.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9287281      9.84%     87.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1917054      2.03%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       995538      1.05%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1353542      1.43%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       471019      0.50%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6978889      7.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     94388746                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      172039679                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45697172                       # Number of memory references committed
system.switch_cpus.commit.loads              32121069                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           13149771                       # Number of branches committed
system.switch_cpus.commit.fp_insts                384                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171872157                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       6978889                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            301240781                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           433219843                       # The number of ROB writes
system.switch_cpus.timesIdled                     908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   13912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             172039679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.999330                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.999330                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.000671                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.000671                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        381691069                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       220865076                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               672                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              409                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        73804172                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                      11830.541821                       # Cycle average of tags in use
system.l2.total_refs                           367956                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16819                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.877401                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6924.633871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     117.926850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4786.916154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.064946                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.211323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.003599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.146085                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.361039                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       191306                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  191306                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           188487                       # number of Writeback hits
system.l2.Writeback_hits::total                188487                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        28739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28739                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        220045                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220045                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       220045                       # number of overall hits
system.l2.overall_hits::total                  220045                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          134                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6260                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6396                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10467                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        16727                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16863                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          134                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        16727                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 16863                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      7069000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    329859000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       336928000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    544293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     544293000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      7069000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    874152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        881221000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      7069000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    874152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       881221000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       197566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              197702                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       188487                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            188487                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        39206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39206                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       236772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               236908                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       236772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              236908                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.031686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.032352                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.266974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266974                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.070646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071180                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.070646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071180                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52753.731343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52693.130990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52677.923702                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52000.859845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52000.859845                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52753.731343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52259.939021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52257.664710                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52753.731343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52259.939021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52257.664710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6394                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10467                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        16727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16861                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        16727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16861                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      5461000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    254734000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    260195000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    418689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    418689000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      5461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    673423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    678884000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      5461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    673423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    678884000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.031686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.032342                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.266974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266974                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.070646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.070646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071171                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40753.731343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40692.332268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40693.619018                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40000.859845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40000.859845                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40753.731343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40259.640103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40263.566811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40753.731343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40259.640103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40263.566811                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           3                       # Number of instructions committed
system.cpu.committedOps                             9                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  19                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                118.926833                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15669639                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    135                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               116071.400000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   117.926834                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.230326                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.232279                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15669635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15669639                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15669635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15669639                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15669635                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        15669639                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           162                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          161                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           162                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      8750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8750000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      8750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      8750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8750000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15669796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15669801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15669796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15669801                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15669796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15669801                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 54347.826087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54012.345679                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 54347.826087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54012.345679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 54347.826087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54012.345679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7339000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7339000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54768.656716                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54768.656716                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54768.656716                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54768.656716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54768.656716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54768.656716                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 235749                       # number of replacements
system.cpu.dcache.tagsinuse               1021.242252                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 43536620                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 236773                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 183.874935                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           22418057452000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1021.177313                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.064938                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.997243                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000063                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997307                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     29999722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29999724                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13536896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13536896                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     43536618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43536620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     43536618                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::total        43536620                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       291946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        291947                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        39206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39206                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       331152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         331153                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       331152                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total        331153                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4825458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4825458000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1027835000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1027835000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5853293000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5853293000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5853293000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5853293000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     30291668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30291671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13576102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13576102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     43867770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43867773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     43867770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43867773                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009638                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002888                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16528.597754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16528.541139                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26216.267918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26216.267918                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17675.547785                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17675.494409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17675.547785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17675.494409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       188487                       # number of writebacks
system.cpu.dcache.writebacks::total            188487                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        94380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        94380                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        94380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        94380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94380                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       197566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197566                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        39206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39206                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       236772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       236772                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       236772                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       236772                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2647334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2647334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    910217000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    910217000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   3557551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3557551000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   3557551000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3557551000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005397                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13399.744895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13399.744895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23216.267918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23216.267918                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15025.218354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15025.218354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15025.218354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15025.218354                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
