// Seed: 4170359156
module module_0 #(
    parameter id_1 = 32'd2
);
  logic [1 : -1] _id_1, id_2, id_3;
  assign module_1.id_1 = 0;
  logic [(  1  <  id_1  ) : 1] id_4 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
);
  assign id_1 = id_0 - id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_4[1] = id_1 - id_7;
endmodule
