
;; Function int command_line(Preprocess*, IOFiles*, Procpar_info*, int, char**, int*, int*, int*, bool*, bool*) (_Z12command_lineP10PreprocessP7IOFilesP12Procpar_infoiPPcPiS7_S7_PbS8_, funcdef_no=2, decl_uid=5280, cgraph_uid=2)


********** Local #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=896, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=864, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=0)
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 2:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 3:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 4:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 7:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 11:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 12:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 13:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 14:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 15:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 16:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 17:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 18:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 19:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 21:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 23:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 24:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=762, assigning class GENERAL_REGS to r762
   24: r762:DI=0x6e656c6946206f4e
    Inserting insn reload after:
 1820: [r450:DI]=r762:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1820:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 25:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=763, assigning class GENERAL_REGS to r763
   25: r763:DI=0x6961764120656d61
    Inserting insn reload after:
 1821: [r450:DI+0x8]=r763:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1821:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 26:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 28:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 29:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 30:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=764, assigning class GENERAL_REGS to r764
   30: r764:DI=0x6e656c6946206f4e
    Inserting insn reload after:
 1822: [r452:DI]=r764:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1822:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 31:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=765, assigning class GENERAL_REGS to r765
   31: r765:DI=0x6961764120656d61
    Inserting insn reload after:
 1823: [r452:DI+0x8]=r765:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1823:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 33:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 34:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 35:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 36:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=766, assigning class GENERAL_REGS to r766
   36: r766:DI=0x6e656c6946206f4e
    Inserting insn reload after:
 1824: [r454:DI]=r766:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1824:  (0) m  (1) re {*movdi_internal_rex64}
          alt=1,overall=18,losers=2,rld_nregs=2
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=9,losers=1,rld_nregs=1
          alt=4,overall=10,losers=1 -- reject
          alt=5,overall=16,losers=2 -- reject
          alt=6,overall=16,losers=1 -- reject
          alt=7,overall=15,losers=1 -- reject
          alt=9,overall=10,losers=1 -- reject
          alt=10,overall=16,losers=2 -- reject
          alt=11,overall=10,losers=1 -- reject
          alt=12,overall=10,losers=1 -- reject
          alt=13,overall=15,losers=1 -- reject
          alt=15,overall=16,losers=1 -- reject
	 Choosing alt 2 in insn 37:  (0) r  (1) i {*movdi_internal_rex64}
      Creating newreg=767, assigning class GENERAL_REGS to r767
   37: r767:DI=0x6961764120656d61
    Inserting insn reload after:
 1825: [r454:DI+0x8]=r767:DI

          alt=1,overall=10,losers=1,rld_nregs=1
          alt=3,overall=1,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1825:  (0) m  (1) re {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 39:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 51:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 54:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 55
	 Choosing alt 0 in insn 55:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 56:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 58:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 67:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 68
	 Choosing alt 0 in insn 68:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 69:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 71:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 75:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 80:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 82:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 83:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 85:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 90:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 94:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 95
	 Choosing alt 0 in insn 95:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 96:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 97:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 98:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 104:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 107:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 108
	 Choosing alt 0 in insn 108:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 109:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 110:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 111:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 115:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 120:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 121
	 Choosing alt 0 in insn 121:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 122:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 123:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 124:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 127:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 128:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 129:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 133:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 134
	 Choosing alt 0 in insn 134:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 135:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 137:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 139:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 146:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 148:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 149:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 151:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 153:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 154:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 155:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 157:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 161
	 Choosing alt 0 in insn 161:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 162:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 164:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 167:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 169:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 173:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 174
	 Choosing alt 0 in insn 174:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 175:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 176:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 177:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 179:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 183:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 186:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 187
	 Choosing alt 0 in insn 187:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 188:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 189:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 190:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 195:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 199:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 200
	 Choosing alt 0 in insn 200:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 201:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 203:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 205:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 206:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 208:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 209:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 212:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 213:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 214:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 215:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 216:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 217:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 219:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 220:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 221:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 226:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 227
	 Choosing alt 0 in insn 227:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 228:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 230:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 232:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 233:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 235:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 239:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 240
	 Choosing alt 0 in insn 240:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 241:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 242:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 243:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 245:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 246:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 247:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 248:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 249:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 252:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 253
	 Choosing alt 0 in insn 253:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 254:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 256:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 259:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 260:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 265:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 266
	 Choosing alt 0 in insn 266:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 267:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 269:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 271:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 272:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 273:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 274:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 275:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 278:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 279
	 Choosing alt 0 in insn 279:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 280:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 281:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 282:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 284:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 285:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 291:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 292
	 Choosing alt 0 in insn 292:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 293:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 294:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 301:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 302:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 303:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 308:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 309:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 310:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 311
	 Choosing alt 0 in insn 311:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 312:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 313:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 314:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 317:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 320:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 325:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 326:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 327:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 328:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 329
	 Choosing alt 0 in insn 329:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 330:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 331:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 332:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 333:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 334:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 335:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 338:  (1) rzw {*call_value}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 339:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 344:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 345:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 346:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 347:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 348
	 Choosing alt 0 in insn 348:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 349:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 350:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 352:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 354:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 357:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 358:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 359:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 360:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 361
	 Choosing alt 0 in insn 361:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 362:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 363:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 365:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 367:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 370:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 371:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 372:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 373:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 374
	 Choosing alt 0 in insn 374:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 375:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 376:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 378:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 380:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 384:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 385:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 386:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 389:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 394:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 395:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 396:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 397:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 398:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 399:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 400
	 Choosing alt 0 in insn 400:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 401:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 402:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 404:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 406:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 409:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 410:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 411:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 414:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 415:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 416:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 417:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 420:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 421
	 Choosing alt 0 in insn 421:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 422:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 423:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 424:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 425:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 427:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 429:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 430:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 431:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 433:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 436:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 437
	 Choosing alt 0 in insn 437:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 438:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 441:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 442:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 443:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 444:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 445
	 Choosing alt 0 in insn 445:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 446:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 447:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 449:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 451:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 454:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 456:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 458:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 459:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 460:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 462:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 465:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 466
	 Choosing alt 0 in insn 466:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 467:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 468:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 469:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 470:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 471:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 472:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 473
	 Choosing alt 0 in insn 473:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 474:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 476:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 479:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 482:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 483:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 484:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 486:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 487:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 489:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 490:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 493:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 494:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 495:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 496:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 497:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 498:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 499
	 Choosing alt 0 in insn 499:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 500:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 502:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 505:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 506:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 507:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 508:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 509:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 510:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 512:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 513:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 514:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 515:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 516:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 519:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 520:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 521:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 522:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 523:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 524:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 525
	 Choosing alt 0 in insn 525:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 526:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 528:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 530:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 531:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 532:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 533:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 534:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 536:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 537:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 538:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 539:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 540:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 543:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 544
	 Choosing alt 0 in insn 544:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 545:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 550:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 555:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 556:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 557:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 558:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 559
	 Choosing alt 0 in insn 559:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 560:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 561:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 563:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 565:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 568:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 569:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 570:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 572:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 573:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 574:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 575:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 576:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 579:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 580
	 Choosing alt 0 in insn 580:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 581:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 582:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 583:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 584:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 585:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 586:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 587
	 Choosing alt 0 in insn 587:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 588:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 590:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 593:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 596:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 597:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 598:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 600:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 601:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 602:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 603:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 604:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 607:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 608:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 609:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 610:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 611:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 612:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 613
	 Choosing alt 0 in insn 613:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 614:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 616:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 618:  (0) =rm  (1) 0  (2) cI {*ashlsi3_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 619:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 629:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 630:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 631:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 632:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 633:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 634
	 Choosing alt 0 in insn 634:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 635:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 637:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 640:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 624:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 643:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 644:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 645:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 647:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 648:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 649:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 650:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 651:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 654:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 655:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 656:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 657:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 658:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 659:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 660
	 Choosing alt 0 in insn 660:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 661:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 663:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 665:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 666:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 667:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 668:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 669:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 670:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 671:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 673:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 674:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 675:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 676:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 677:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 680:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 681:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 682:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 683:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 684:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 685:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 686:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 687:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 689:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 690:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 691:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 692:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 693:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 696:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=6,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 697:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 698:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 699:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 700:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 701:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 702
	 Choosing alt 0 in insn 702:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 703:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 705:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 707:  (0) =x  (1) xm {*truncdfsf_fast_sse}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=618,losers=2 -- reject
          alt=6,overall=9,losers=1,rld_nregs=1
          alt=7,overall=17,losers=2 -- reject
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 708:  (0) m  (1) x {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 709:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 710:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=14,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 711:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 713:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=8,losers=1 -- reject
          alt=1,overall=8,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 714:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 715:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=6,losers=1 -- reject
          alt=1,overall=6,losers=1 -- reject
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 716:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 717:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 720:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 721
	 Choosing alt 0 in insn 721:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 722:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 727:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 736:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 737:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 738:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 739:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 740
	 Choosing alt 0 in insn 740:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 741:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 742:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 744:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 746:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 749:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 750:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 751:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 752:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 756:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 757:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 758:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 759:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 760
	 Choosing alt 0 in insn 760:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 761:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 762:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 764:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 766:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 769:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 770:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 771:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 772:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 776:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 777:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 778:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 779:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 780
	 Choosing alt 0 in insn 780:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 781:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 782:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 784:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 786:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 789:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 790:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 791:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 792:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 795:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 796:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 797:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 798:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 799:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 804:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 809:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 810:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 811:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 812:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 813
	 Choosing alt 0 in insn 813:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 814:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 815:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 817:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 819:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 822:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 823:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 824:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 825:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 826:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 829:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 830:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 831:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 832:  (0) m  (1) re {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 833:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 834:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=614,losers=2,rld_nregs=1
          alt=1,overall=619,losers=2 -- reject
          alt=3,overall=6,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 835:  (0) ?r  (1) rmF {*movsf_internal}
          alt=0,overall=1223,losers=3,rld_nregs=2
          alt=1,overall=613,losers=2,rld_nregs=1
          alt=3,overall=615,losers=1 -- reject
          alt=4,overall=6,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 836:  (0) ?m  (1) rF {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 841:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 846:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 847:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 848:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 849:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 850
	 Choosing alt 0 in insn 850:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 851:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 852:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 854:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 856:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 859:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 860:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 861:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 862:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 865:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 866:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 867:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 868:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 869:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 870:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 871:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 872
	 Choosing alt 0 in insn 872:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 873:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 875:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 878:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 881:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 882:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 883:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 884:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 885:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 886:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 887
	 Choosing alt 0 in insn 887:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 888:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 890:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 892:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 893:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 898:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 903:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 908:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 909:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 910:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 911:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 912
	 Choosing alt 0 in insn 912:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 913:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 914:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 916:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 918:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 921:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 922:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 923:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 924:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 925:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 928:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 929:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 930:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 931:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 932:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 933:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 934:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 935:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 936:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 937
	 Choosing alt 0 in insn 937:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 938:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 940:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 943:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 946:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 947:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 948:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 949:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 950:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 951:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 952:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 953
	 Choosing alt 0 in insn 953:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 954:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 956:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 958:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 959:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 964:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 969:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 974:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 975:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 976:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 977:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 978
	 Choosing alt 0 in insn 978:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 979:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 980:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 982:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 984:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 987:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 988:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 989:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 990:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 991:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 992
	 Choosing alt 0 in insn 992:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 993:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 995:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 998:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1001:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1002:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1003:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1004:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1005:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1006:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1007
	 Choosing alt 0 in insn 1007:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1008:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1010:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1012:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1013:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1018:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1023:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1024:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1025:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1026:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1027
	 Choosing alt 0 in insn 1027:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1028:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1029:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1031:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1033:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1036:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1037:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1038:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1039:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1044:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1045:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1046:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1047:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1048
	 Choosing alt 0 in insn 1048:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1049:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1050:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1052:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1054:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1057:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1058:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1059:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1064:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1065:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1066:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1067:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1068
	 Choosing alt 0 in insn 1068:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1069:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1070:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1072:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1074:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1077:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1078:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1079:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1080:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1081:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1086:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1087:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1088:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1089:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1090
	 Choosing alt 0 in insn 1090:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1091:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1092:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1094:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1096:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1099:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1100:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1101:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1106:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1107:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1108:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1109:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1110
	 Choosing alt 0 in insn 1110:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1111:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1112:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1114:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1116:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1119:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1120:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1121:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1122:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1123:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1128:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1129:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1130:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1131:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1132
	 Choosing alt 0 in insn 1132:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1133:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1134:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1136:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1138:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1141:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1142:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1143:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1144:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1147:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1152:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1153:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1158:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1159:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1160:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1161:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1162
	 Choosing alt 0 in insn 1162:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1163:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1164:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1166:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1168:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1171:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1172:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1173:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1174:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1175:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1178:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1183:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1184:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1185:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1190:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1191:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1192:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1193:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1194
	 Choosing alt 0 in insn 1194:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1195:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1196:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1198:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1200:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1203:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1204:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1205:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1206:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1209:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1214:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1215:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1220:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1221:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1222:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1223:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1224
	 Choosing alt 0 in insn 1224:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1225:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1226:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1228:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1230:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1233:  (0) m  (1) qn {*movqi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1234:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1235:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1236:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1237:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1240:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1245:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1246:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1247:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1252:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1253:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1254:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1255:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1256
	 Choosing alt 0 in insn 1256:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1257:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1258:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1260:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1262:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1265:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1266:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1271:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1272:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1273:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1274:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1275
	 Choosing alt 0 in insn 1275:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1276:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1277:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1279:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1281:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1284:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1285:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1290:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1291:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1292:  (0) r  (1) l  (2) M {*ashldi3_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1293:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1294
	 Choosing alt 0 in insn 1294:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1295:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1296:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1298:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1300:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1303:  (0) rzw {*call}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1304:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1305:  (0) rzw {*call}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1309:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1310:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1311:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1312:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=9,losers=1 -- reject
          alt=1,overall=17,losers=2 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 1 in insn 1317:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1321:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1322:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1325:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1328:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1331:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1335:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1340:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1341:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1342:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1345:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1346:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1347:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1350:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1351:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1352:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1353:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1356:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1361:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1362:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1363:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1366:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1368:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1371:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1376:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1379:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1380:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1381:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1384:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1385:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1386:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1389:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1390:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1391:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1392:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1395:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1396:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1397:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1398:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1399:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1402:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1405:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1406:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1407:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1412:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1415:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1416:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1417:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1420:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1421:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1422:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1427:  (1) rzw {*call_value}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1429:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1430:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1433:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1438:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=18,losers=2 -- reject
          alt=3,overall=18,losers=2 -- reject
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=15,losers=1 -- reject
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1441:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1448:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1449:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1450:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1453:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1454:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1455:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1458:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1459:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1460:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1463:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1468:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1471:  (0) ?mq {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1475:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1476:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1477:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1478:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1481:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1490:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1493:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1494:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1495:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1498:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1499:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1500:  (0) q {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1503:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1504:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1505:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1508:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1513:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1516:  (0) ?mq {*cmpqi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1520:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1521:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=9,losers=1 -- reject
          alt=2,overall=11,losers=1 -- reject
	 Choosing alt 0 in insn 1522:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1523:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1526:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1531:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1536:  (0) ?mr {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1539:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1540:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1543:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1544:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1545:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1546:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1549:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1550:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1551:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1552:  (0) r {*cmpsi_ccno_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1555:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1556:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1557:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1560:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1563:  (0) rm  (1) re {*cmpsi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1566:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1567:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1568:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1571:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1572:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1573:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1574:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1575:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1578:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1579:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1580:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1581:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1582:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1583:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1586:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1587:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1588:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1589:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1590:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1593:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1594:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1595:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1596:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1597:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1600:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1605:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1606:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1607:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1608:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1611:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1612:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1613:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1614:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1615:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1618:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1619:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1620:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1621:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1622:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1623:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1626:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1627:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1628:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1629:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1630:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1633:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1634:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1635:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=10,losers=1,rld_nregs=1
          alt=1,overall=10,losers=1,rld_nregs=1
          alt=2,overall=11,losers=1 -- reject
          alt=3,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 3 in insn 1636:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1637:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1640:  (1) rzw {*call_value}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1645:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1646:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1648:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1650:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1653:  (0) =r  (1) g {*movsi_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1658:  (0) r  (1) rem {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
          alt=0,overall=11,losers=1 -- reject
          alt=1,overall=11,losers=1 -- reject
          alt=2,overall=9,losers=1 -- reject
          alt=3,overall=9,losers=1 -- reject
	 Choosing alt 0 in insn 1659:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1660:  (0) =r  (1) Z {*movdi_internal_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1662:  (1) rzw {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1664:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1667:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1672:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1675:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1680:  (0) ?mq {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1683:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1688:  (0) =r  (1) g {*movsi_internal}

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47
EBB 48
EBB 49
EBB 50
EBB 51
EBB 52
EBB 53
EBB 54
EBB 55
EBB 56
EBB 57
EBB 58
EBB 59
EBB 60
EBB 61
EBB 62
EBB 63
EBB 64
EBB 65
EBB 66
EBB 67
EBB 68
EBB 69
EBB 70
EBB 71
EBB 72
EBB 73
EBB 74
EBB 75
EBB 76
EBB 77
EBB 78
EBB 79
EBB 80
EBB 81
EBB 82
EBB 83
EBB 84
EBB 85
EBB 86
EBB 87
EBB 88
EBB 89
EBB 90
EBB 91
EBB 92
EBB 93
EBB 94
EBB 95
EBB 96
EBB 97
EBB 98
EBB 99
EBB 100
EBB 101
EBB 102
EBB 103
EBB 104
EBB 105
EBB 106
EBB 107
EBB 108
EBB 109
EBB 110
EBB 111
EBB 112
EBB 113
EBB 114
EBB 115
EBB 116
EBB 117
EBB 118
EBB 119
EBB 120
EBB 121
EBB 122
EBB 123
EBB 124
EBB 125
EBB 126
EBB 127
EBB 128
EBB 129
EBB 130
EBB 131
EBB 132
EBB 133
EBB 134
EBB 135
EBB 136
EBB 137
EBB 138
EBB 139
EBB 140
EBB 141
EBB 142
EBB 143
EBB 144
EBB 145
EBB 146
EBB 147
EBB 148
EBB 149
EBB 150

********** Pseudo live ranges #1: **********

  BB 30
   Insn 752: point = 0
   Insn 751: point = 0
   Insn 750: point = 0
   Insn 749: point = 0
  BB 32
   Insn 772: point = 0
   Insn 771: point = 0
   Insn 770: point = 0
   Insn 769: point = 0
  BB 88
   Insn 1305: point = 0
   Insn 1304: point = 0
   Insn 1303: point = 0
  BB 150
   Insn 1700: point = 0
   Insn 1697: point = 0
   Insn 1693: point = 1
  BB 148
   Insn 1818: point = 4
   Insn 1683: point = 4
  BB 144
   Insn 1814: point = 5
   Insn 1667: point = 5
  BB 142
   Insn 1812: point = 6
   Insn 1653: point = 6
  BB 134
   Insn 1808: point = 7
   Insn 1531: point = 7
  BB 133
   Insn 1806: point = 8
   Insn 1526: point = 8
  BB 132
   Insn 1524: point = 9
   Insn 1523: point = 9
   Insn 1522: point = 10
   Insn 1521: point = 12
   Insn 1520: point = 14
  BB 131
   Insn 1517: point = 15
   Insn 1516: point = 15
  BB 130
   Insn 1514: point = 15
   Insn 1513: point = 15
  BB 129
   Insn 1804: point = 15
   Insn 1508: point = 15
  BB 128
   Insn 1506: point = 16
   Insn 1505: point = 16
   Insn 1504: point = 17
   Insn 1503: point = 19
  BB 127
   Insn 1501: point = 20
   Insn 1500: point = 20
   Insn 1499: point = 21
   Insn 1498: point = 23
  BB 126
   Insn 1496: point = 24
   Insn 1495: point = 24
   Insn 1494: point = 25
   Insn 1493: point = 27
  BB 124
   Insn 1802: point = 28
   Insn 1481: point = 28
  BB 120
   Insn 1800: point = 29
   Insn 1463: point = 29
  BB 101
   Insn 1790: point = 30
   Insn 1371: point = 30
  BB 99
   Insn 1788: point = 31
   Insn 1356: point = 31
  BB 95
   Insn 1786: point = 32
   Insn 1335: point = 32
  BB 89
   Insn 1784: point = 33
   Insn 1312: point = 33
   Insn 1311: point = 34
   Insn 1310: point = 35
   Insn 1309: point = 36
  BB 87
   Insn 1301: point = 37
   Insn 1300: point = 37
   Insn 1299: point = 38
   Insn 1298: point = 39
   Insn 1297: point = 39
   Insn 1296: point = 40
   Insn 1295: point = 40
   Insn 1294: point = 42
   Insn 1293: point = 44
   Insn 1292: point = 45
   Insn 1291: point = 47
   Insn 1290: point = 49
  BB 81
   Insn 1776: point = 50
   Insn 1240: point = 50
  BB 77
   Insn 1772: point = 51
   Insn 1209: point = 51
  BB 73
   Insn 1768: point = 52
   Insn 1178: point = 52
  BB 69
   Insn 1764: point = 53
   Insn 1147: point = 53
  BB 56
   Insn 1752: point = 54
   Insn 1018: point = 54
  BB 52
   Insn 1748: point = 55
   Insn 969: point = 55
  BB 51
   Insn 1746: point = 56
   Insn 964: point = 56
  BB 46
   Insn 1742: point = 57
   Insn 903: point = 57
  BB 45
   Insn 1740: point = 58
   Insn 898: point = 58
  BB 40
   Insn 1736: point = 59
   Insn 841: point = 59
  BB 36
   Insn 1732: point = 60
   Insn 804: point = 60
  BB 27
   Insn 1726: point = 61
   Insn 727: point = 61
  BB 25
   Insn 1722: point = 62
   Insn 624: point = 62
  BB 20
   Insn 1716: point = 63
   Insn 550: point = 63
  BB 14
   Insn 1712: point = 64
   Insn 389: point = 64
  BB 8
   Insn 1708: point = 65
   Insn 320: point = 65
  BB 146
   Insn 1816: point = 66
   Insn 1675: point = 66
  BB 149
   Insn 1688: point = 67
  BB 147
   Insn 1681: point = 68
   Insn 1680: point = 68
  BB 145
   Insn 1673: point = 68
   Insn 1672: point = 68
  BB 143
   Insn 1665: point = 68
   Insn 1664: point = 68
   Insn 1663: point = 69
   Insn 1662: point = 70
   Insn 1661: point = 70
   Insn 1660: point = 71
   Insn 1659: point = 71
   Insn 1658: point = 73
  BB 141
   Insn 1651: point = 74
   Insn 1650: point = 74
   Insn 1649: point = 75
   Insn 1648: point = 76
   Insn 1647: point = 76
   Insn 1646: point = 77
   Insn 1645: point = 77
  BB 139
   Insn 1810: point = 78
   Insn 1600: point = 78
   Insn 1599: point = 78
   Insn 1598: point = 79
   Insn 1597: point = 80
   Insn 1596: point = 82
   Insn 1595: point = 83
   Insn 1594: point = 85
   Insn 1593: point = 86
   Insn 1592: point = 86
   Insn 1591: point = 87
   Insn 1590: point = 88
   Insn 1589: point = 90
   Insn 1588: point = 91
   Insn 1587: point = 93
   Insn 1586: point = 94
   Insn 1585: point = 94
   Insn 1584: point = 95
   Insn 1583: point = 96
   Insn 1582: point = 98
   Insn 1581: point = 100
   Insn 1580: point = 101
   Insn 1579: point = 103
   Insn 1578: point = 104
   Insn 1577: point = 104
   Insn 1576: point = 105
   Insn 1575: point = 106
   Insn 1574: point = 108
   Insn 1573: point = 109
   Insn 1572: point = 111
   Insn 1571: point = 112
   Insn 1570: point = 112
   Insn 1569: point = 113
   Insn 1568: point = 114
   Insn 1567: point = 116
   Insn 1566: point = 117
  BB 140
   Insn 1640: point = 118
   Insn 1639: point = 118
   Insn 1638: point = 119
   Insn 1637: point = 120
   Insn 1636: point = 122
   Insn 1635: point = 123
   Insn 1634: point = 125
   Insn 1633: point = 126
   Insn 1632: point = 126
   Insn 1631: point = 127
   Insn 1630: point = 128
   Insn 1629: point = 130
   Insn 1628: point = 131
   Insn 1627: point = 133
   Insn 1626: point = 134
   Insn 1625: point = 134
   Insn 1624: point = 135
   Insn 1623: point = 136
   Insn 1622: point = 138
   Insn 1621: point = 139
   Insn 1620: point = 141
   Insn 1619: point = 143
   Insn 1618: point = 144
   Insn 1617: point = 144
   Insn 1616: point = 145
   Insn 1615: point = 146
   Insn 1614: point = 148
   Insn 1613: point = 149
   Insn 1612: point = 151
   Insn 1611: point = 152
   Insn 1610: point = 152
   Insn 1609: point = 153
   Insn 1608: point = 154
   Insn 1607: point = 156
   Insn 1606: point = 157
   Insn 1605: point = 159
  BB 138
   Insn 1564: point = 160
   Insn 1563: point = 160
  BB 137
   Insn 1560: point = 160
   Insn 1559: point = 160
   Insn 1558: point = 161
   Insn 1557: point = 162
   Insn 1556: point = 163
   Insn 1555: point = 165
  BB 136
   Insn 1553: point = 166
   Insn 1552: point = 166
   Insn 1551: point = 167
   Insn 1550: point = 169
   Insn 1549: point = 170
   Insn 1548: point = 170
   Insn 1547: point = 171
   Insn 1546: point = 172
   Insn 1545: point = 173
   Insn 1544: point = 175
   Insn 1543: point = 176
   Insn 1542: point = 176
   Insn 1541: point = 177
   Insn 1540: point = 178
   Insn 1539: point = 179
  BB 135
   Insn 1537: point = 180
   Insn 1536: point = 180
  BB 116
   Insn 1798: point = 180
   Insn 1703: point = 180
  BB 113
   Insn 1796: point = 180
   Insn 1433: point = 180
  BB 111
   Insn 1794: point = 180
   Insn 1422: point = 180
   Insn 1421: point = 180
   Insn 1420: point = 180
  BB 108
   Insn 1792: point = 180
   Insn 1407: point = 180
   Insn 1406: point = 180
   Insn 1405: point = 180
  BB 115
   Insn 1441: point = 180
  BB 114
   Insn 1439: point = 180
   Insn 1438: point = 180
  BB 112
   Insn 1431: point = 180
   Insn 1430: point = 180
   Insn 1429: point = 180
   Insn 1428: point = 181
   Insn 1427: point = 182
  BB 110
   Insn 1418: point = 182
   Insn 1417: point = 182
   Insn 1416: point = 183
   Insn 1415: point = 185
  BB 109
   Insn 1413: point = 186
   Insn 1412: point = 186
  BB 107
   Insn 1403: point = 186
   Insn 1402: point = 186
  BB 106
   Insn 1400: point = 186
   Insn 1399: point = 186
   Insn 1398: point = 187
   Insn 1397: point = 189
   Insn 1396: point = 190
   Insn 1395: point = 191
  BB 125
   Insn 1491: point = 192
   Insn 1490: point = 192
  BB 123
   Insn 1479: point = 192
   Insn 1478: point = 192
   Insn 1477: point = 193
   Insn 1476: point = 195
   Insn 1475: point = 197
  BB 122
   Insn 1472: point = 198
   Insn 1471: point = 198
  BB 121
   Insn 1469: point = 198
   Insn 1468: point = 198
  BB 119
   Insn 1461: point = 198
   Insn 1460: point = 198
   Insn 1459: point = 199
   Insn 1458: point = 201
  BB 118
   Insn 1456: point = 202
   Insn 1455: point = 202
   Insn 1454: point = 203
   Insn 1453: point = 205
  BB 117
   Insn 1451: point = 206
   Insn 1450: point = 206
   Insn 1449: point = 207
   Insn 1448: point = 209
  BB 105
   Insn 1393: point = 210
   Insn 1392: point = 210
   Insn 1391: point = 211
   Insn 1390: point = 213
   Insn 1389: point = 215
  BB 104
   Insn 1387: point = 216
   Insn 1386: point = 216
   Insn 1385: point = 217
   Insn 1384: point = 219
  BB 103
   Insn 1382: point = 220
   Insn 1381: point = 220
   Insn 1380: point = 221
   Insn 1379: point = 223
  BB 102
   Insn 1377: point = 224
   Insn 1376: point = 224
  BB 100
   Insn 1369: point = 224
   Insn 1368: point = 224
   Insn 1367: point = 225
   Insn 1366: point = 226
   Insn 1365: point = 226
   Insn 1364: point = 227
   Insn 1363: point = 228
   Insn 1362: point = 229
   Insn 1361: point = 231
  BB 98
   Insn 1354: point = 232
   Insn 1353: point = 232
   Insn 1352: point = 233
   Insn 1351: point = 235
   Insn 1350: point = 237
  BB 97
   Insn 1348: point = 238
   Insn 1347: point = 238
   Insn 1346: point = 239
   Insn 1345: point = 241
  BB 96
   Insn 1343: point = 242
   Insn 1342: point = 242
   Insn 1341: point = 243
   Insn 1340: point = 245
  BB 94
   Insn 1332: point = 246
   Insn 1331: point = 246
  BB 93
   Insn 1329: point = 246
   Insn 1328: point = 246
  BB 92
   Insn 1326: point = 246
   Insn 1325: point = 246
  BB 91
   Insn 1323: point = 246
   Insn 1322: point = 246
   Insn 1321: point = 247
  BB 5
   Insn 1706: point = 248
   Insn 303: point = 248
   Insn 302: point = 249
   Insn 301: point = 250
  BB 4
   Insn 299: point = 250
   Insn 298: point = 250
  BB 2
   Insn 1704: point = 250
   Insn 40: point = 250
   Insn 39: point = 250
   Insn 38: point = 251
   Insn 1825: point = 251
   Insn 37: point = 252
   Insn 1824: point = 253
   Insn 36: point = 254
   Insn 35: point = 255
   Insn 34: point = 257
   Insn 33: point = 258
   Insn 32: point = 259
   Insn 1823: point = 259
   Insn 31: point = 260
   Insn 1822: point = 261
   Insn 30: point = 262
   Insn 29: point = 263
   Insn 28: point = 265
   Insn 27: point = 266
   Insn 26: point = 267
   Insn 1821: point = 267
   Insn 25: point = 268
   Insn 1820: point = 269
   Insn 24: point = 270
   Insn 23: point = 271
   Insn 22: point = 272
   Insn 21: point = 272
   Insn 20: point = 272
   Insn 19: point = 272
   Insn 18: point = 272
   Insn 17: point = 272
   Insn 16: point = 272
   Insn 15: point = 272
   Insn 14: point = 272
   Insn 13: point = 272
   Insn 12: point = 272
   Insn 11: point = 272
   Insn 7: point = 272
   Insn 6: point = 272
   Insn 5: point = 272
   Insn 4: point = 272
   Insn 3: point = 272
   Insn 2: point = 272
  BB 3
   Insn 294: point = 272
   Insn 293: point = 272
   Insn 292: point = 273
   Insn 291: point = 275
   Insn 290: point = 276
   Insn 289: point = 278
   Insn 288: point = 280
   Insn 287: point = 282
   Insn 286: point = 283
   Insn 285: point = 283
   Insn 284: point = 283
   Insn 283: point = 283
   Insn 282: point = 284
   Insn 281: point = 286
   Insn 280: point = 287
   Insn 279: point = 288
   Insn 278: point = 290
   Insn 277: point = 291
   Insn 276: point = 293
   Insn 275: point = 295
   Insn 274: point = 297
   Insn 273: point = 298
   Insn 272: point = 298
   Insn 271: point = 298
   Insn 270: point = 298
   Insn 269: point = 299
   Insn 268: point = 301
   Insn 267: point = 302
   Insn 266: point = 303
   Insn 265: point = 305
   Insn 264: point = 306
   Insn 263: point = 308
   Insn 262: point = 310
   Insn 261: point = 312
   Insn 260: point = 313
   Insn 259: point = 313
   Insn 258: point = 313
   Insn 257: point = 313
   Insn 256: point = 314
   Insn 255: point = 316
   Insn 254: point = 317
   Insn 253: point = 318
   Insn 252: point = 320
   Insn 251: point = 321
   Insn 250: point = 323
   Insn 249: point = 325
   Insn 248: point = 327
   Insn 247: point = 328
   Insn 246: point = 328
   Insn 245: point = 328
   Insn 244: point = 328
   Insn 243: point = 329
   Insn 242: point = 331
   Insn 241: point = 332
   Insn 240: point = 333
   Insn 239: point = 335
   Insn 238: point = 336
   Insn 237: point = 338
   Insn 236: point = 340
   Insn 235: point = 342
   Insn 234: point = 343
   Insn 233: point = 343
   Insn 232: point = 343
   Insn 231: point = 343
   Insn 230: point = 344
   Insn 229: point = 346
   Insn 228: point = 347
   Insn 227: point = 348
   Insn 226: point = 350
   Insn 225: point = 351
   Insn 224: point = 353
   Insn 223: point = 355
   Insn 222: point = 357
   Insn 221: point = 358
   Insn 220: point = 358
   Insn 219: point = 358
   Insn 218: point = 358
   Insn 217: point = 359
   Insn 216: point = 361
   Insn 215: point = 362
   Insn 214: point = 363
   Insn 213: point = 364
   Insn 212: point = 366
   Insn 211: point = 367
   Insn 210: point = 369
   Insn 209: point = 371
   Insn 208: point = 373
   Insn 207: point = 374
   Insn 206: point = 374
   Insn 205: point = 374
   Insn 204: point = 374
   Insn 203: point = 375
   Insn 202: point = 377
   Insn 201: point = 378
   Insn 200: point = 379
   Insn 199: point = 381
   Insn 198: point = 382
   Insn 197: point = 384
   Insn 196: point = 386
   Insn 195: point = 388
   Insn 194: point = 389
   Insn 193: point = 389
   Insn 192: point = 389
   Insn 191: point = 389
   Insn 190: point = 390
   Insn 189: point = 392
   Insn 188: point = 393
   Insn 187: point = 394
   Insn 186: point = 396
   Insn 185: point = 397
   Insn 184: point = 399
   Insn 183: point = 401
   Insn 182: point = 403
   Insn 181: point = 404
   Insn 180: point = 404
   Insn 179: point = 404
   Insn 178: point = 404
   Insn 177: point = 405
   Insn 176: point = 407
   Insn 175: point = 408
   Insn 174: point = 409
   Insn 173: point = 411
   Insn 172: point = 412
   Insn 171: point = 414
   Insn 170: point = 416
   Insn 169: point = 418
   Insn 168: point = 419
   Insn 167: point = 419
   Insn 166: point = 419
   Insn 165: point = 419
   Insn 164: point = 420
   Insn 163: point = 422
   Insn 162: point = 423
   Insn 161: point = 424
   Insn 160: point = 426
   Insn 159: point = 427
   Insn 158: point = 429
   Insn 157: point = 431
   Insn 156: point = 433
   Insn 155: point = 434
   Insn 154: point = 434
   Insn 153: point = 434
   Insn 152: point = 434
   Insn 151: point = 435
   Insn 150: point = 437
   Insn 149: point = 438
   Insn 148: point = 439
   Insn 147: point = 440
   Insn 146: point = 442
   Insn 145: point = 443
   Insn 144: point = 445
   Insn 143: point = 447
   Insn 142: point = 449
   Insn 141: point = 450
   Insn 140: point = 450
   Insn 139: point = 450
   Insn 138: point = 450
   Insn 137: point = 451
   Insn 136: point = 453
   Insn 135: point = 454
   Insn 134: point = 455
   Insn 133: point = 457
   Insn 132: point = 458
   Insn 131: point = 460
   Insn 130: point = 462
   Insn 129: point = 464
   Insn 128: point = 465
   Insn 127: point = 465
   Insn 126: point = 465
   Insn 125: point = 465
   Insn 124: point = 466
   Insn 123: point = 468
   Insn 122: point = 469
   Insn 121: point = 470
   Insn 120: point = 472
   Insn 119: point = 473
   Insn 118: point = 475
   Insn 117: point = 477
   Insn 116: point = 479
   Insn 115: point = 480
   Insn 114: point = 480
   Insn 113: point = 480
   Insn 112: point = 480
   Insn 111: point = 481
   Insn 110: point = 483
   Insn 109: point = 484
   Insn 108: point = 485
   Insn 107: point = 487
   Insn 106: point = 488
   Insn 105: point = 490
   Insn 104: point = 492
   Insn 103: point = 494
   Insn 102: point = 495
   Insn 101: point = 495
   Insn 100: point = 495
   Insn 99: point = 495
   Insn 98: point = 496
   Insn 97: point = 498
   Insn 96: point = 499
   Insn 95: point = 500
   Insn 94: point = 502
   Insn 93: point = 503
   Insn 92: point = 505
   Insn 91: point = 507
   Insn 90: point = 509
   Insn 89: point = 510
   Insn 88: point = 510
   Insn 87: point = 510
   Insn 86: point = 510
   Insn 85: point = 511
   Insn 84: point = 513
   Insn 83: point = 514
   Insn 82: point = 515
   Insn 81: point = 516
   Insn 80: point = 518
   Insn 79: point = 519
   Insn 78: point = 521
   Insn 77: point = 523
   Insn 76: point = 525
   Insn 75: point = 526
   Insn 74: point = 526
   Insn 73: point = 526
   Insn 72: point = 526
   Insn 71: point = 527
   Insn 70: point = 529
   Insn 69: point = 530
   Insn 68: point = 531
   Insn 67: point = 533
   Insn 66: point = 534
   Insn 65: point = 536
   Insn 64: point = 538
   Insn 63: point = 540
   Insn 62: point = 541
   Insn 61: point = 541
   Insn 60: point = 541
   Insn 59: point = 541
   Insn 58: point = 542
   Insn 57: point = 544
   Insn 56: point = 545
   Insn 55: point = 546
   Insn 54: point = 548
   Insn 53: point = 549
   Insn 52: point = 551
   Insn 51: point = 553
   Insn 50: point = 555
   Insn 49: point = 556
   Insn 48: point = 556
   Insn 47: point = 556
   Insn 46: point = 556
   Insn 45: point = 557
   Insn 44: point = 559
  BB 90
   Insn 1317: point = 560
  BB 86
   Insn 1782: point = 560
   Insn 1285: point = 560
   Insn 1284: point = 561
  BB 85
   Insn 1282: point = 562
   Insn 1281: point = 562
   Insn 1280: point = 563
   Insn 1279: point = 564
   Insn 1278: point = 564
   Insn 1277: point = 565
   Insn 1276: point = 565
   Insn 1275: point = 567
   Insn 1274: point = 569
   Insn 1273: point = 570
   Insn 1272: point = 572
   Insn 1271: point = 574
  BB 82
   Insn 1778: point = 575
   Insn 1247: point = 575
   Insn 1246: point = 576
   Insn 1245: point = 578
  BB 80
   Insn 1238: point = 579
   Insn 1237: point = 579
   Insn 1236: point = 580
   Insn 1235: point = 582
   Insn 1234: point = 584
   Insn 1233: point = 585
  BB 78
   Insn 1774: point = 585
   Insn 1215: point = 585
   Insn 1214: point = 586
  BB 76
   Insn 1207: point = 587
   Insn 1206: point = 587
   Insn 1205: point = 588
   Insn 1204: point = 590
   Insn 1203: point = 591
  BB 74
   Insn 1770: point = 591
   Insn 1185: point = 591
   Insn 1184: point = 592
   Insn 1183: point = 594
  BB 72
   Insn 1176: point = 595
   Insn 1175: point = 595
   Insn 1174: point = 596
   Insn 1173: point = 598
   Insn 1172: point = 600
   Insn 1171: point = 601
  BB 70
   Insn 1766: point = 601
   Insn 1153: point = 601
   Insn 1152: point = 602
  BB 68
   Insn 1145: point = 603
   Insn 1144: point = 603
   Insn 1143: point = 604
   Insn 1142: point = 606
   Insn 1141: point = 607
  BB 66
   Insn 1762: point = 607
   Insn 1123: point = 607
   Insn 1122: point = 608
   Insn 1121: point = 610
   Insn 1120: point = 611
   Insn 1119: point = 611
  BB 64
   Insn 1760: point = 611
   Insn 1101: point = 611
   Insn 1100: point = 612
   Insn 1099: point = 613
  BB 62
   Insn 1758: point = 613
   Insn 1081: point = 613
   Insn 1080: point = 614
   Insn 1079: point = 616
   Insn 1078: point = 617
   Insn 1077: point = 617
  BB 60
   Insn 1756: point = 617
   Insn 1059: point = 617
   Insn 1058: point = 618
   Insn 1057: point = 619
  BB 58
   Insn 1754: point = 619
   Insn 1039: point = 619
   Insn 1038: point = 620
   Insn 1037: point = 622
   Insn 1036: point = 623
  BB 55
   Insn 1750: point = 623
   Insn 1013: point = 623
   Insn 1012: point = 623
   Insn 1011: point = 623
   Insn 1010: point = 624
   Insn 1009: point = 624
   Insn 1008: point = 625
   Insn 1007: point = 627
   Insn 1006: point = 629
   Insn 1005: point = 630
   Insn 1004: point = 632
   Insn 1003: point = 634
   Insn 1002: point = 635
   Insn 1001: point = 637
  BB 54
   Insn 999: point = 638
   Insn 998: point = 638
   Insn 997: point = 639
   Insn 996: point = 641
   Insn 995: point = 642
   Insn 994: point = 642
   Insn 993: point = 643
   Insn 992: point = 645
   Insn 991: point = 647
   Insn 990: point = 648
   Insn 989: point = 650
   Insn 988: point = 652
   Insn 987: point = 653
  BB 50
   Insn 1744: point = 653
   Insn 959: point = 653
   Insn 958: point = 653
   Insn 957: point = 653
   Insn 956: point = 654
   Insn 955: point = 654
   Insn 954: point = 655
   Insn 953: point = 657
   Insn 952: point = 659
   Insn 951: point = 660
   Insn 950: point = 662
   Insn 949: point = 664
   Insn 948: point = 665
   Insn 947: point = 667
   Insn 946: point = 669
  BB 49
   Insn 944: point = 670
   Insn 943: point = 670
   Insn 942: point = 671
   Insn 941: point = 673
   Insn 940: point = 674
   Insn 939: point = 674
   Insn 938: point = 675
   Insn 937: point = 677
   Insn 936: point = 679
   Insn 935: point = 680
   Insn 934: point = 682
   Insn 933: point = 684
   Insn 932: point = 685
   Insn 931: point = 685
   Insn 930: point = 686
   Insn 929: point = 688
   Insn 928: point = 689
  BB 48
   Insn 926: point = 689
   Insn 925: point = 689
   Insn 924: point = 690
   Insn 923: point = 692
   Insn 922: point = 694
   Insn 921: point = 695
  BB 44
   Insn 1738: point = 695
   Insn 893: point = 695
   Insn 892: point = 695
   Insn 891: point = 695
   Insn 890: point = 696
   Insn 889: point = 696
   Insn 888: point = 697
   Insn 887: point = 699
   Insn 886: point = 701
   Insn 885: point = 702
   Insn 884: point = 704
   Insn 883: point = 706
   Insn 882: point = 707
   Insn 881: point = 709
  BB 43
   Insn 879: point = 710
   Insn 878: point = 710
   Insn 877: point = 711
   Insn 876: point = 713
   Insn 875: point = 714
   Insn 874: point = 714
   Insn 873: point = 715
   Insn 872: point = 717
   Insn 871: point = 719
   Insn 870: point = 720
   Insn 869: point = 722
   Insn 868: point = 724
   Insn 867: point = 725
   Insn 866: point = 725
   Insn 865: point = 726
  BB 42
   Insn 863: point = 727
   Insn 862: point = 727
   Insn 861: point = 728
   Insn 860: point = 730
   Insn 859: point = 731
  BB 39
   Insn 1734: point = 731
   Insn 836: point = 731
   Insn 835: point = 732
   Insn 834: point = 733
   Insn 833: point = 735
   Insn 832: point = 736
   Insn 831: point = 737
   Insn 830: point = 739
   Insn 829: point = 740
  BB 38
   Insn 827: point = 740
   Insn 826: point = 740
   Insn 825: point = 741
   Insn 824: point = 743
   Insn 823: point = 745
   Insn 822: point = 746
  BB 35
   Insn 1730: point = 746
   Insn 799: point = 746
   Insn 798: point = 747
   Insn 797: point = 748
   Insn 796: point = 749
   Insn 795: point = 750
  BB 34
   Insn 793: point = 751
   Insn 792: point = 751
   Insn 791: point = 752
   Insn 790: point = 754
   Insn 789: point = 755
  BB 28
   Insn 1728: point = 755
  BB 26
   Insn 1724: point = 755
   Insn 722: point = 755
   Insn 721: point = 756
   Insn 720: point = 758
   Insn 719: point = 759
   Insn 718: point = 761
   Insn 717: point = 763
   Insn 716: point = 765
   Insn 715: point = 766
   Insn 714: point = 766
   Insn 713: point = 766
   Insn 712: point = 766
   Insn 711: point = 767
   Insn 710: point = 769
   Insn 709: point = 771
   Insn 708: point = 772
   Insn 707: point = 773
   Insn 706: point = 775
   Insn 705: point = 776
   Insn 704: point = 776
   Insn 703: point = 777
   Insn 702: point = 779
   Insn 701: point = 781
   Insn 700: point = 782
   Insn 699: point = 784
   Insn 698: point = 786
   Insn 697: point = 787
   Insn 696: point = 789
   Insn 695: point = 790
   Insn 694: point = 792
   Insn 693: point = 794
   Insn 692: point = 796
   Insn 691: point = 797
   Insn 690: point = 797
   Insn 689: point = 797
   Insn 688: point = 797
   Insn 687: point = 798
   Insn 686: point = 800
   Insn 685: point = 802
   Insn 684: point = 803
   Insn 683: point = 804
   Insn 682: point = 806
   Insn 681: point = 807
   Insn 680: point = 809
   Insn 679: point = 810
   Insn 678: point = 812
   Insn 677: point = 814
   Insn 676: point = 816
   Insn 675: point = 817
   Insn 674: point = 817
   Insn 673: point = 817
   Insn 672: point = 817
   Insn 671: point = 818
   Insn 670: point = 820
   Insn 669: point = 822
   Insn 668: point = 823
   Insn 667: point = 824
   Insn 666: point = 825
   Insn 665: point = 826
   Insn 664: point = 828
   Insn 663: point = 829
   Insn 662: point = 829
   Insn 661: point = 830
   Insn 660: point = 832
   Insn 659: point = 834
   Insn 658: point = 835
   Insn 657: point = 837
   Insn 656: point = 839
   Insn 655: point = 840
   Insn 654: point = 842
   Insn 653: point = 843
   Insn 652: point = 845
   Insn 651: point = 847
   Insn 650: point = 849
   Insn 649: point = 850
   Insn 648: point = 850
   Insn 647: point = 850
   Insn 646: point = 850
   Insn 645: point = 851
   Insn 644: point = 853
   Insn 643: point = 855
  BB 24
   Insn 1720: point = 856
  BB 23
   Insn 641: point = 856
   Insn 640: point = 856
   Insn 639: point = 857
   Insn 638: point = 859
   Insn 637: point = 860
   Insn 636: point = 860
   Insn 635: point = 861
   Insn 634: point = 863
   Insn 633: point = 865
   Insn 632: point = 866
   Insn 631: point = 868
   Insn 630: point = 870
   Insn 629: point = 871
   Insn 619: point = 871
   Insn 618: point = 872
   Insn 617: point = 874
   Insn 616: point = 875
   Insn 615: point = 875
   Insn 614: point = 876
   Insn 613: point = 878
   Insn 612: point = 880
   Insn 611: point = 881
   Insn 610: point = 883
   Insn 609: point = 885
   Insn 608: point = 886
   Insn 607: point = 888
   Insn 606: point = 889
   Insn 605: point = 891
   Insn 604: point = 893
   Insn 603: point = 895
   Insn 602: point = 896
   Insn 601: point = 896
   Insn 600: point = 896
   Insn 599: point = 896
   Insn 598: point = 897
   Insn 597: point = 899
   Insn 596: point = 901
  BB 22
   Insn 594: point = 902
   Insn 593: point = 902
   Insn 592: point = 903
   Insn 591: point = 905
   Insn 590: point = 906
   Insn 589: point = 906
   Insn 588: point = 907
   Insn 587: point = 909
   Insn 586: point = 911
   Insn 585: point = 912
   Insn 584: point = 914
   Insn 583: point = 916
   Insn 582: point = 917
   Insn 581: point = 917
   Insn 580: point = 918
   Insn 579: point = 920
   Insn 578: point = 921
   Insn 577: point = 923
   Insn 576: point = 925
   Insn 575: point = 927
   Insn 574: point = 928
   Insn 573: point = 928
   Insn 572: point = 928
   Insn 571: point = 928
   Insn 570: point = 929
   Insn 569: point = 931
   Insn 568: point = 933
  BB 21
   Insn 566: point = 934
   Insn 565: point = 934
   Insn 564: point = 935
   Insn 563: point = 936
   Insn 562: point = 936
   Insn 561: point = 937
   Insn 560: point = 937
   Insn 559: point = 939
   Insn 558: point = 941
   Insn 557: point = 942
   Insn 556: point = 944
   Insn 555: point = 946
  BB 19
   Insn 1714: point = 947
   Insn 545: point = 947
   Insn 544: point = 948
   Insn 543: point = 950
   Insn 542: point = 951
   Insn 541: point = 953
   Insn 540: point = 955
   Insn 539: point = 957
   Insn 538: point = 958
   Insn 537: point = 958
   Insn 536: point = 958
   Insn 535: point = 958
   Insn 534: point = 959
   Insn 533: point = 961
   Insn 532: point = 963
   Insn 531: point = 964
   Insn 530: point = 965
   Insn 529: point = 967
   Insn 528: point = 968
   Insn 527: point = 968
   Insn 526: point = 969
   Insn 525: point = 971
   Insn 524: point = 973
   Insn 523: point = 974
   Insn 522: point = 976
   Insn 521: point = 978
   Insn 520: point = 979
   Insn 519: point = 981
   Insn 518: point = 982
   Insn 517: point = 984
   Insn 516: point = 986
   Insn 515: point = 988
   Insn 514: point = 989
   Insn 513: point = 989
   Insn 512: point = 989
   Insn 511: point = 989
   Insn 510: point = 990
   Insn 509: point = 992
   Insn 508: point = 994
   Insn 507: point = 995
   Insn 506: point = 996
   Insn 505: point = 997
   Insn 504: point = 998
   Insn 503: point = 1000
   Insn 502: point = 1001
   Insn 501: point = 1001
   Insn 500: point = 1002
   Insn 499: point = 1004
   Insn 498: point = 1006
   Insn 497: point = 1007
   Insn 496: point = 1009
   Insn 495: point = 1011
   Insn 494: point = 1012
   Insn 493: point = 1014
   Insn 492: point = 1015
   Insn 491: point = 1017
   Insn 490: point = 1019
   Insn 489: point = 1021
   Insn 488: point = 1022
   Insn 487: point = 1022
   Insn 486: point = 1022
   Insn 485: point = 1022
   Insn 484: point = 1023
   Insn 483: point = 1025
   Insn 482: point = 1027
  BB 18
   Insn 480: point = 1028
   Insn 479: point = 1028
   Insn 478: point = 1029
   Insn 477: point = 1031
   Insn 476: point = 1032
   Insn 475: point = 1032
   Insn 474: point = 1033
   Insn 473: point = 1035
   Insn 472: point = 1037
   Insn 471: point = 1038
   Insn 470: point = 1040
   Insn 469: point = 1042
   Insn 468: point = 1043
   Insn 467: point = 1043
   Insn 466: point = 1044
   Insn 465: point = 1046
   Insn 464: point = 1047
   Insn 463: point = 1049
   Insn 462: point = 1051
   Insn 461: point = 1053
   Insn 460: point = 1054
   Insn 459: point = 1054
   Insn 458: point = 1054
   Insn 457: point = 1054
   Insn 456: point = 1055
   Insn 455: point = 1057
   Insn 454: point = 1059
  BB 17
   Insn 452: point = 1060
   Insn 451: point = 1060
   Insn 450: point = 1061
   Insn 449: point = 1062
   Insn 448: point = 1062
   Insn 447: point = 1063
   Insn 446: point = 1063
   Insn 445: point = 1065
   Insn 444: point = 1067
   Insn 443: point = 1068
   Insn 442: point = 1070
   Insn 441: point = 1072
  BB 16
   Insn 438: point = 1073
   Insn 437: point = 1074
   Insn 436: point = 1076
   Insn 435: point = 1077
   Insn 434: point = 1079
   Insn 433: point = 1081
   Insn 432: point = 1083
   Insn 431: point = 1084
   Insn 430: point = 1084
   Insn 429: point = 1084
   Insn 428: point = 1084
   Insn 427: point = 1085
   Insn 426: point = 1087
   Insn 425: point = 1089
   Insn 424: point = 1090
   Insn 423: point = 1091
   Insn 422: point = 1092
   Insn 421: point = 1093
   Insn 420: point = 1095
   Insn 419: point = 1096
   Insn 418: point = 1098
   Insn 417: point = 1100
   Insn 416: point = 1102
   Insn 415: point = 1103
   Insn 414: point = 1103
   Insn 413: point = 1103
   Insn 412: point = 1103
   Insn 411: point = 1104
   Insn 410: point = 1106
   Insn 409: point = 1108
  BB 15
   Insn 407: point = 1109
   Insn 406: point = 1109
   Insn 405: point = 1110
   Insn 404: point = 1111
   Insn 403: point = 1111
   Insn 402: point = 1112
   Insn 401: point = 1112
   Insn 400: point = 1114
   Insn 399: point = 1116
   Insn 398: point = 1117
   Insn 397: point = 1119
   Insn 396: point = 1121
   Insn 395: point = 1122
   Insn 394: point = 1123
  BB 13
   Insn 387: point = 1124
   Insn 386: point = 1124
   Insn 385: point = 1125
   Insn 384: point = 1127
  BB 9
   Insn 1710: point = 1128
   Insn 339: point = 1128
   Insn 338: point = 1128
   Insn 337: point = 1128
   Insn 336: point = 1129
   Insn 335: point = 1130
   Insn 334: point = 1132
   Insn 333: point = 1134
   Insn 332: point = 1136
   Insn 331: point = 1137
   Insn 330: point = 1138
   Insn 329: point = 1140
   Insn 328: point = 1142
   Insn 327: point = 1143
   Insn 326: point = 1145
   Insn 325: point = 1147
  BB 7
   Insn 318: point = 1148
   Insn 317: point = 1148
  BB 84
   Insn 1780: point = 1148
   Insn 1266: point = 1148
   Insn 1265: point = 1149
  BB 83
   Insn 1263: point = 1150
   Insn 1262: point = 1150
   Insn 1261: point = 1151
   Insn 1260: point = 1152
   Insn 1259: point = 1152
   Insn 1258: point = 1153
   Insn 1257: point = 1153
   Insn 1256: point = 1155
   Insn 1255: point = 1157
   Insn 1254: point = 1158
   Insn 1253: point = 1160
   Insn 1252: point = 1162
  BB 79
   Insn 1231: point = 1163
   Insn 1230: point = 1163
   Insn 1229: point = 1164
   Insn 1228: point = 1165
   Insn 1227: point = 1165
   Insn 1226: point = 1166
   Insn 1225: point = 1166
   Insn 1224: point = 1168
   Insn 1223: point = 1170
   Insn 1222: point = 1171
   Insn 1221: point = 1173
   Insn 1220: point = 1175
  BB 75
   Insn 1201: point = 1176
   Insn 1200: point = 1176
   Insn 1199: point = 1177
   Insn 1198: point = 1178
   Insn 1197: point = 1178
   Insn 1196: point = 1179
   Insn 1195: point = 1179
   Insn 1194: point = 1181
   Insn 1193: point = 1183
   Insn 1192: point = 1184
   Insn 1191: point = 1186
   Insn 1190: point = 1188
  BB 71
   Insn 1169: point = 1189
   Insn 1168: point = 1189
   Insn 1167: point = 1190
   Insn 1166: point = 1191
   Insn 1165: point = 1191
   Insn 1164: point = 1192
   Insn 1163: point = 1192
   Insn 1162: point = 1194
   Insn 1161: point = 1196
   Insn 1160: point = 1197
   Insn 1159: point = 1199
   Insn 1158: point = 1201
  BB 67
   Insn 1139: point = 1202
   Insn 1138: point = 1202
   Insn 1137: point = 1203
   Insn 1136: point = 1204
   Insn 1135: point = 1204
   Insn 1134: point = 1205
   Insn 1133: point = 1205
   Insn 1132: point = 1207
   Insn 1131: point = 1209
   Insn 1130: point = 1210
   Insn 1129: point = 1212
   Insn 1128: point = 1214
  BB 65
   Insn 1117: point = 1215
   Insn 1116: point = 1215
   Insn 1115: point = 1216
   Insn 1114: point = 1217
   Insn 1113: point = 1217
   Insn 1112: point = 1218
   Insn 1111: point = 1218
   Insn 1110: point = 1220
   Insn 1109: point = 1222
   Insn 1108: point = 1223
   Insn 1107: point = 1225
   Insn 1106: point = 1227
  BB 63
   Insn 1097: point = 1228
   Insn 1096: point = 1228
   Insn 1095: point = 1229
   Insn 1094: point = 1230
   Insn 1093: point = 1230
   Insn 1092: point = 1231
   Insn 1091: point = 1231
   Insn 1090: point = 1233
   Insn 1089: point = 1235
   Insn 1088: point = 1236
   Insn 1087: point = 1238
   Insn 1086: point = 1240
  BB 61
   Insn 1075: point = 1241
   Insn 1074: point = 1241
   Insn 1073: point = 1242
   Insn 1072: point = 1243
   Insn 1071: point = 1243
   Insn 1070: point = 1244
   Insn 1069: point = 1244
   Insn 1068: point = 1246
   Insn 1067: point = 1248
   Insn 1066: point = 1249
   Insn 1065: point = 1251
   Insn 1064: point = 1253
  BB 59
   Insn 1055: point = 1254
   Insn 1054: point = 1254
   Insn 1053: point = 1255
   Insn 1052: point = 1256
   Insn 1051: point = 1256
   Insn 1050: point = 1257
   Insn 1049: point = 1257
   Insn 1048: point = 1259
   Insn 1047: point = 1261
   Insn 1046: point = 1262
   Insn 1045: point = 1264
   Insn 1044: point = 1266
  BB 57
   Insn 1034: point = 1267
   Insn 1033: point = 1267
   Insn 1032: point = 1268
   Insn 1031: point = 1269
   Insn 1030: point = 1269
   Insn 1029: point = 1270
   Insn 1028: point = 1270
   Insn 1027: point = 1272
   Insn 1026: point = 1274
   Insn 1025: point = 1275
   Insn 1024: point = 1277
   Insn 1023: point = 1279
  BB 53
   Insn 985: point = 1280
   Insn 984: point = 1280
   Insn 983: point = 1281
   Insn 982: point = 1282
   Insn 981: point = 1282
   Insn 980: point = 1283
   Insn 979: point = 1283
   Insn 978: point = 1285
   Insn 977: point = 1287
   Insn 976: point = 1288
   Insn 975: point = 1290
   Insn 974: point = 1292
  BB 47
   Insn 919: point = 1293
   Insn 918: point = 1293
   Insn 917: point = 1294
   Insn 916: point = 1295
   Insn 915: point = 1295
   Insn 914: point = 1296
   Insn 913: point = 1296
   Insn 912: point = 1298
   Insn 911: point = 1300
   Insn 910: point = 1301
   Insn 909: point = 1303
   Insn 908: point = 1305
  BB 41
   Insn 857: point = 1306
   Insn 856: point = 1306
   Insn 855: point = 1307
   Insn 854: point = 1308
   Insn 853: point = 1308
   Insn 852: point = 1309
   Insn 851: point = 1309
   Insn 850: point = 1311
   Insn 849: point = 1313
   Insn 848: point = 1314
   Insn 847: point = 1316
   Insn 846: point = 1318
  BB 37
   Insn 820: point = 1319
   Insn 819: point = 1319
   Insn 818: point = 1320
   Insn 817: point = 1321
   Insn 816: point = 1321
   Insn 815: point = 1322
   Insn 814: point = 1322
   Insn 813: point = 1324
   Insn 812: point = 1326
   Insn 811: point = 1327
   Insn 810: point = 1329
   Insn 809: point = 1331
  BB 33
   Insn 787: point = 1332
   Insn 786: point = 1332
   Insn 785: point = 1333
   Insn 784: point = 1334
   Insn 783: point = 1334
   Insn 782: point = 1335
   Insn 781: point = 1335
   Insn 780: point = 1337
   Insn 779: point = 1339
   Insn 778: point = 1340
   Insn 777: point = 1342
   Insn 776: point = 1344
  BB 31
   Insn 767: point = 1345
   Insn 766: point = 1345
   Insn 765: point = 1346
   Insn 764: point = 1347
   Insn 763: point = 1347
   Insn 762: point = 1348
   Insn 761: point = 1348
   Insn 760: point = 1350
   Insn 759: point = 1352
   Insn 758: point = 1353
   Insn 757: point = 1355
   Insn 756: point = 1357
  BB 29
   Insn 747: point = 1358
   Insn 746: point = 1358
   Insn 745: point = 1359
   Insn 744: point = 1360
   Insn 743: point = 1360
   Insn 742: point = 1361
   Insn 741: point = 1361
   Insn 740: point = 1363
   Insn 739: point = 1365
   Insn 738: point = 1366
   Insn 737: point = 1368
   Insn 736: point = 1370
  BB 12
   Insn 381: point = 1371
   Insn 380: point = 1371
   Insn 379: point = 1372
   Insn 378: point = 1373
   Insn 377: point = 1373
   Insn 376: point = 1374
   Insn 375: point = 1374
   Insn 374: point = 1376
   Insn 373: point = 1378
   Insn 372: point = 1379
   Insn 371: point = 1381
   Insn 370: point = 1383
  BB 11
   Insn 368: point = 1384
   Insn 367: point = 1384
   Insn 366: point = 1385
   Insn 365: point = 1386
   Insn 364: point = 1386
   Insn 363: point = 1387
   Insn 362: point = 1387
   Insn 361: point = 1389
   Insn 360: point = 1391
   Insn 359: point = 1392
   Insn 358: point = 1394
   Insn 357: point = 1396
  BB 10
   Insn 355: point = 1397
   Insn 354: point = 1397
   Insn 353: point = 1398
   Insn 352: point = 1399
   Insn 351: point = 1399
   Insn 350: point = 1400
   Insn 349: point = 1400
   Insn 348: point = 1402
   Insn 347: point = 1404
   Insn 346: point = 1405
   Insn 345: point = 1407
   Insn 344: point = 1409
  BB 6
   Insn 315: point = 1410
   Insn 314: point = 1410
   Insn 313: point = 1411
   Insn 312: point = 1413
   Insn 311: point = 1415
   Insn 310: point = 1417
   Insn 309: point = 1418
   Insn 308: point = 1420
   Insn 307: point = 1422
 r59: [50..67] [28..33] [15..15] [2..8]
 r60: [555..557]
 r61: [547..549]
 r62: [545..546]
 r63: [540..542]
 r64: [532..534]
 r65: [530..531]
 r66: [525..527]
 r67: [517..519]
 r68: [514..516]
 r69: [509..511]
 r70: [501..503]
 r71: [499..500]
 r72: [494..496]
 r73: [486..488]
 r74: [484..485]
 r75: [479..481]
 r76: [471..473]
 r77: [469..470]
 r78: [464..466]
 r79: [456..458]
 r80: [454..455]
 r81: [449..451]
 r82: [441..443]
 r83: [438..440]
 r84: [433..435]
 r85: [425..427]
 r86: [423..424]
 r87: [418..420]
 r88: [410..412]
 r89: [408..409]
 r90: [403..405]
 r91: [395..397]
 r92: [393..394]
 r93: [388..390]
 r94: [380..382]
 r95: [378..379]
 r96: [373..375]
 r97: [365..367]
 r98: [362..364]
 r99: [357..359]
 r100: [349..351]
 r101: [347..348]
 r102: [342..344]
 r103: [334..336]
 r104: [332..333]
 r105: [327..329]
 r106: [319..321]
 r107: [317..318]
 r108: [312..314]
 r109: [304..306]
 r110: [302..303]
 r111: [297..299]
 r112: [289..291]
 r113: [287..288]
 r114: [282..284]
 r115: [274..276]
 r116: [272..273]
 r117: [1419..1420]
 r118: [1416..1418]
 r119: [1414..1415]
 r120: [1412..1413]
 r121: [1410..1411]
 r122: [1144..1145]
 r123: [1141..1143]
 r124: [1139..1140]
 r125: [1129..1138]
 r126: [1128..1130]
 r127: [1406..1407]
 r128: [1403..1405]
 r129: [1401..1402]
 r130: [1399..1400]
 r131: [1397..1398]
 r132: [1393..1394]
 r133: [1390..1392]
 r134: [1388..1389]
 r135: [1386..1387]
 r136: [1384..1385]
 r137: [1380..1381]
 r138: [1377..1379]
 r139: [1375..1376]
 r140: [1373..1374]
 r141: [1371..1372]
 r142: [1367..1368]
 r143: [1364..1366]
 r144: [1362..1363]
 r145: [1360..1361]
 r146: [1358..1359]
 r147: [1354..1355]
 r148: [1351..1353]
 r149: [1349..1350]
 r150: [1347..1348]
 r151: [1345..1346]
 r152: [1341..1342]
 r153: [1338..1340]
 r154: [1336..1337]
 r155: [1334..1335]
 r156: [1332..1333]
 r157: [751..752]
 r158: [1328..1329]
 r159: [1325..1327]
 r160: [1323..1324]
 r161: [1321..1322]
 r162: [1319..1320]
 r163: [742..743]
 r164: [740..741]
 r165: [736..737]
 r166: [731..733]
 r167: [1315..1316]
 r168: [1312..1314]
 r169: [1310..1311]
 r170: [1308..1309]
 r171: [1306..1307]
 r172: [727..728]
 r173: [721..722]
 r174: [718..720]
 r175: [716..717]
 r176: [714..715]
 r177: [712..713]
 r178: [710..711]
 r179: [696..707]
 r180: [703..704]
 r181: [700..702]
 r182: [698..699]
 r183: [695..697]
 r184: [1302..1303]
 r185: [1299..1301]
 r186: [1297..1298]
 r187: [1295..1296]
 r188: [1293..1294]
 r189: [691..692]
 r190: [689..690]
 r191: [685..686]
 r192: [681..682]
 r193: [678..680]
 r194: [676..677]
 r195: [674..675]
 r196: [672..673]
 r197: [670..671]
 r198: [666..667]
 r199: [654..665]
 r200: [661..662]
 r201: [658..660]
 r202: [656..657]
 r203: [653..655]
 r204: [1289..1290]
 r205: [1286..1288]
 r206: [1284..1285]
 r207: [1282..1283]
 r208: [1280..1281]
 r209: [649..650]
 r210: [646..648]
 r211: [644..645]
 r212: [642..643]
 r213: [640..641]
 r214: [638..639]
 r215: [624..635]
 r216: [631..632]
 r217: [628..630]
 r218: [626..627]
 r219: [623..625]
 r220: [1276..1277]
 r221: [1273..1275]
 r222: [1271..1272]
 r223: [1269..1270]
 r224: [1267..1268]
 r225: [619..620]
 r226: [1263..1264]
 r227: [1260..1262]
 r228: [1258..1259]
 r229: [1256..1257]
 r230: [1254..1255]
 r231: [1250..1251]
 r232: [1247..1249]
 r233: [1245..1246]
 r234: [1243..1244]
 r235: [1241..1242]
 r236: [613..614]
 r237: [1237..1238]
 r238: [1234..1236]
 r239: [1232..1233]
 r240: [1230..1231]
 r241: [1228..1229]
 r242: [1224..1225]
 r243: [1221..1223]
 r244: [1219..1220]
 r245: [1217..1218]
 r246: [1215..1216]
 r247: [607..608]
 r248: [1211..1212]
 r249: [1208..1210]
 r250: [1206..1207]
 r251: [1204..1205]
 r252: [1202..1203]
 r253: [603..604]
 r254: [1198..1199]
 r255: [1195..1197]
 r256: [1193..1194]
 r257: [1191..1192]
 r258: [1189..1190]
 r259: [597..598]
 r260: [595..596]
 r261: [591..592]
 r262: [1185..1186]
 r263: [1182..1184]
 r264: [1180..1181]
 r265: [1178..1179]
 r266: [1176..1177]
 r267: [587..588]
 r268: [1172..1173]
 r269: [1169..1171]
 r270: [1167..1168]
 r271: [1165..1166]
 r272: [1163..1164]
 r273: [581..582]
 r274: [579..580]
 r275: [575..576]
 r276: [1159..1160]
 r277: [1156..1158]
 r278: [1154..1155]
 r279: [1152..1153]
 r280: [1150..1151]
 r281: [571..572]
 r282: [568..570]
 r283: [566..567]
 r284: [564..565]
 r285: [562..563]
 r286: [46..47]
 r287: [43..45]
 r288: [41..42]
 r289: [39..40]
 r290: [37..38]
 r291: [1124..1125]
 r292: [1118..1119]
 r293: [1115..1117]
 r294: [1113..1114]
 r295: [1111..1112]
 r296: [1109..1110]
 r297: [1105..1106]
 r298: [1102..1104]
 r299: [1094..1096]
 r300: [1092..1093]
 r301: [1086..1087]
 r302: [1083..1085]
 r303: [1075..1077]
 r304: [1073..1074]
 r305: [1069..1070]
 r306: [1066..1068]
 r307: [1064..1065]
 r308: [1062..1063]
 r309: [1060..1061]
 r310: [1056..1057]
 r311: [1053..1055]
 r312: [1045..1047]
 r313: [1043..1044]
 r314: [1039..1040]
 r315: [1036..1038]
 r316: [1034..1035]
 r317: [1032..1033]
 r318: [1030..1031]
 r319: [1028..1029]
 r320: [1024..1025]
 r321: [1021..1023]
 r322: [1013..1015]
 r323: [997..1012]
 r324: [1008..1009]
 r325: [1005..1007]
 r326: [1003..1004]
 r327: [1001..1002]
 r328: [999..1000]
 r329: [997..998]
 r330: [991..992]
 r331: [988..990]
 r332: [980..982]
 r333: [964..979]
 r334: [975..976]
 r335: [972..974]
 r336: [970..971]
 r337: [968..969]
 r338: [966..967]
 r339: [964..965]
 r340: [960..961]
 r341: [957..959]
 r342: [949..951]
 r343: [947..948]
 r344: [943..944]
 r345: [940..942]
 r346: [938..939]
 r347: [936..937]
 r348: [934..935]
 r349: [930..931]
 r350: [927..929]
 r351: [919..921]
 r352: [917..918]
 r353: [913..914]
 r354: [910..912]
 r355: [908..909]
 r356: [906..907]
 r357: [904..905]
 r358: [902..903]
 r359: [898..899]
 r360: [895..897]
 r361: [887..889]
 r362: [871..886]
 r363: [882..883]
 r364: [879..881]
 r365: [877..878]
 r366: [875..876]
 r367: [873..874]
 r368: [871..872]
 r369: [867..868]
 r370: [864..866]
 r371: [862..863]
 r372: [860..861]
 r373: [858..859]
 r374: [856..857]
 r375: [852..853]
 r376: [849..851]
 r377: [841..843]
 r378: [825..840]
 r379: [836..837]
 r380: [833..835]
 r381: [831..832]
 r382: [829..830]
 r383: [827..828]
 r384: [825..826]
 r385: [819..820]
 r386: [816..818]
 r387: [808..810]
 r388: [803..807]
 r389: [803..804]
 r390: [799..800]
 r391: [796..798]
 r392: [788..790]
 r393: [772..787]
 r394: [783..784]
 r395: [780..782]
 r396: [778..779]
 r397: [776..777]
 r398: [774..775]
 r399: [772..773]
 r400: [768..769]
 r401: [765..767]
 r402: [757..759]
 r403: [755..756]
 r404: [242..243]
 r405: [238..239]
 r406: [234..235]
 r407: [232..233]
 r408: [224..225]
 r409: [220..221]
 r410: [216..217]
 r411: [212..213]
 r412: [210..211]
 r413: [186..187]
 r414: [182..183]
 r415: [180..181]
 r416: [206..207]
 r417: [202..203]
 r418: [198..199]
 r419: [194..195]
 r420: [192..193]
 r421: [24..25]
 r422: [20..21]
 r423: [16..17]
 r424: [11..12]
 r425: [9..10]
 r426: [176..179]
 r427: [170..173]
 r428: [166..167]
 r429: [160..163]
 r430: [113..117]
 r431: [112..114]
 r432: [105..109]
 r433: [104..106]
 r434: [95..101]
 r435: [97..98]
 r436: [94..96]
 r437: [86..91]
 r438: [78..83]
 r439: [152..157]
 r440: [144..149]
 r441: [140..141]
 r442: [134..139]
 r443: [126..131]
 r444: [118..123]
 r445: [76..77]
 r446: [74..75]
 r447: [70..71]
 r448: [68..69]
 r449: [0..1]
 r450: [266..271]
 r451: [264..265]
 r452: [258..263]
 r453: [256..257]
 r454: [250..255]
 r455: [558..559]
 r456: [554..556] [550..551]
 r457: [552..553]
 r458: [547..548]
 r459: [543..544]
 r460: [539..541] [535..536]
 r461: [537..538]
 r462: [532..533]
 r463: [528..529]
 r464: [524..526] [520..521]
 r465: [522..523]
 r466: [517..518]
 r467: [514..515]
 r468: [512..513]
 r469: [508..510] [504..505]
 r470: [506..507]
 r471: [501..502]
 r472: [497..498]
 r473: [493..495] [489..490]
 r474: [491..492]
 r475: [486..487]
 r476: [482..483]
 r477: [478..480] [474..475]
 r478: [476..477]
 r479: [471..472]
 r480: [467..468]
 r481: [463..465] [459..460]
 r482: [461..462]
 r483: [456..457]
 r484: [452..453]
 r485: [448..450] [444..445]
 r486: [446..447]
 r487: [441..442]
 r488: [438..439]
 r489: [436..437]
 r490: [432..434] [428..429]
 r491: [430..431]
 r492: [425..426]
 r493: [421..422]
 r494: [417..419] [413..414]
 r495: [415..416]
 r496: [410..411]
 r497: [406..407]
 r498: [402..404] [398..399]
 r499: [400..401]
 r500: [395..396]
 r501: [391..392]
 r502: [387..389] [383..384]
 r503: [385..386]
 r504: [380..381]
 r505: [376..377]
 r506: [372..374] [368..369]
 r507: [370..371]
 r508: [365..366]
 r509: [362..363]
 r510: [360..361]
 r511: [356..358] [352..353]
 r512: [354..355]
 r513: [349..350]
 r514: [345..346]
 r515: [341..343] [337..338]
 r516: [339..340]
 r517: [334..335]
 r518: [330..331]
 r519: [326..328] [322..323]
 r520: [324..325]
 r521: [319..320]
 r522: [315..316]
 r523: [311..313] [307..308]
 r524: [309..310]
 r525: [304..305]
 r526: [300..301]
 r527: [296..298] [292..293]
 r528: [294..295]
 r529: [289..290]
 r530: [285..286]
 r531: [281..283] [277..278]
 r532: [279..280]
 r533: [274..275]
 r534: [248..249]
 r535: [1421..1422]
 r536: [1416..1417]
 r537: [1146..1147]
 r538: [1141..1142]
 r539: [1131..1137]
 r540: [1133..1134]
 r541: [1135..1136]
 r542: [1131..1132]
 r543: [1408..1409]
 r544: [1403..1404]
 r545: [1395..1396]
 r546: [1390..1391]
 r547: [1382..1383]
 r548: [1377..1378]
 r549: [1126..1127]
 r550: [1122..1123]
 r551: [1120..1121]
 r552: [1115..1116]
 r553: [1107..1108]
 r554: [1101..1103] [1097..1098]
 r555: [1099..1100]
 r556: [1094..1095]
 r557: [1090..1091]
 r558: [1088..1089]
 r559: [1082..1084] [1078..1079]
 r560: [1080..1081]
 r561: [1075..1076]
 r562: [1071..1072]
 r563: [1066..1067]
 r564: [1058..1059]
 r565: [1052..1054] [1048..1049]
 r566: [1050..1051]
 r567: [1045..1046]
 r568: [1041..1042]
 r569: [1036..1037]
 r570: [1026..1027]
 r571: [1020..1022] [1016..1017]
 r572: [1018..1019]
 r573: [1013..1014]
 r574: [1010..1011]
 r575: [1005..1006]
 r576: [995..996]
 r577: [993..994]
 r578: [987..989] [983..984]
 r579: [985..986]
 r580: [980..981]
 r581: [977..978]
 r582: [972..973]
 r583: [962..963]
 r584: [956..958] [952..953]
 r585: [954..955]
 r586: [949..950]
 r587: [945..946]
 r588: [940..941]
 r589: [932..933]
 r590: [926..928] [922..923]
 r591: [924..925]
 r592: [919..920]
 r593: [915..916]
 r594: [910..911]
 r595: [900..901]
 r596: [894..896] [890..891]
 r597: [892..893]
 r598: [887..888]
 r599: [884..885]
 r600: [879..880]
 r601: [869..870]
 r602: [864..865]
 r603: [854..855]
 r604: [848..850] [844..845]
 r605: [846..847]
 r606: [841..842]
 r607: [838..839]
 r608: [833..834]
 r609: [823..824]
 r610: [821..822]
 r611: [815..817] [811..812]
 r612: [813..814]
 r613: [808..809]
 r614: [805..806]
 r615: [801..802]
 r616: [795..797] [791..792]
 r617: [793..794]
 r618: [788..789]
 r619: [785..786]
 r620: [780..781]
 r621: [770..771]
 r622: [764..766] [760..761]
 r623: [762..763]
 r624: [757..758]
 r625: [1369..1370]
 r626: [1364..1365]
 r627: [1356..1357]
 r628: [1351..1352]
 r629: [1343..1344]
 r630: [1338..1339]
 r631: [753..754]
 r632: [749..750]
 r633: [746..748]
 r634: [746..747]
 r635: [1330..1331]
 r636: [1325..1326]
 r637: [744..745]
 r638: [738..739]
 r639: [734..735]
 r640: [731..732]
 r641: [1317..1318]
 r642: [1312..1313]
 r643: [729..730]
 r644: [725..726]
 r645: [723..724]
 r646: [718..719]
 r647: [708..709]
 r648: [705..706]
 r649: [700..701]
 r650: [1304..1305]
 r651: [1299..1300]
 r652: [693..694]
 r653: [687..688]
 r654: [683..684]
 r655: [678..679]
 r656: [668..669]
 r657: [663..664]
 r658: [658..659]
 r659: [1291..1292]
 r660: [1286..1287]
 r661: [651..652]
 r662: [646..647]
 r663: [636..637]
 r664: [633..634]
 r665: [628..629]
 r666: [1278..1279]
 r667: [1273..1274]
 r668: [621..622]
 r669: [1265..1266]
 r670: [1260..1261]
 r671: [617..618]
 r672: [1252..1253]
 r673: [1247..1248]
 r674: [615..616]
 r675: [1239..1240]
 r676: [1234..1235]
 r677: [611..612]
 r678: [1226..1227]
 r679: [1221..1222]
 r680: [609..610]
 r681: [1213..1214]
 r682: [1208..1209]
 r683: [605..606]
 r684: [601..602]
 r685: [1200..1201]
 r686: [1195..1196]
 r687: [599..600]
 r688: [593..594]
 r689: [1187..1188]
 r690: [1182..1183]
 r691: [589..590]
 r692: [585..586]
 r693: [1174..1175]
 r694: [1169..1170]
 r695: [583..584]
 r696: [577..578]
 r697: [1161..1162]
 r698: [1156..1157]
 r699: [1148..1149]
 r700: [573..574]
 r701: [568..569]
 r702: [560..561]
 r703: [48..49]
 r704: [43..44]
 r705: [34..36]
 r706: [34..35]
 r707: [246..247]
 r708: [244..245]
 r709: [240..241]
 r710: [236..237]
 r711: [230..231]
 r712: [227..229]
 r713: [226..228]
 r714: [222..223]
 r715: [218..219]
 r716: [214..215]
 r717: [190..191]
 r718: [188..189]
 r719: [184..185]
 r720: [208..209]
 r721: [204..205]
 r722: [200..201]
 r723: [196..197]
 r724: [26..27]
 r725: [22..23]
 r726: [18..19]
 r727: [13..14]
 r728: [177..178]
 r729: [174..175]
 r730: [171..172]
 r731: [168..169]
 r732: [164..165]
 r733: [161..162]
 r734: [115..116]
 r735: [110..111]
 r736: [107..108]
 r737: [102..103]
 r738: [99..100]
 r739: [92..93]
 r740: [89..90]
 r741: [87..88]
 r742: [84..85]
 r743: [81..82]
 r744: [79..80]
 r745: [158..159]
 r746: [155..156]
 r747: [153..154]
 r748: [150..151]
 r749: [147..148]
 r750: [145..146]
 r751: [142..143]
 r752: [137..138]
 r753: [135..136]
 r754: [132..133]
 r755: [129..130]
 r756: [127..128]
 r757: [124..125]
 r758: [121..122]
 r759: [119..120]
 r760: [72..73]
 r762: [269..270]
 r763: [267..268]
 r764: [261..262]
 r765: [259..260]
 r766: [253..254]
 r767: [251..252]
Compressing live ranges: from 1423 to 1209 - 84%
Ranges after the compression:
 r59: [39..40] [23..24] [10..10] [2..3]
 r60: [435..436]
 r61: [429..430]
 r62: [427..428]
 r63: [423..424]
 r64: [417..418]
 r65: [415..416]
 r66: [411..412]
 r67: [405..406]
 r68: [403..404]
 r69: [399..400]
 r70: [393..394]
 r71: [391..392]
 r72: [387..388]
 r73: [381..382]
 r74: [379..380]
 r75: [375..376]
 r76: [369..370]
 r77: [367..368]
 r78: [363..364]
 r79: [357..358]
 r80: [355..356]
 r81: [351..352]
 r82: [345..346]
 r83: [343..344]
 r84: [339..340]
 r85: [333..334]
 r86: [331..332]
 r87: [327..328]
 r88: [321..322]
 r89: [319..320]
 r90: [315..316]
 r91: [309..310]
 r92: [307..308]
 r93: [303..304]
 r94: [297..298]
 r95: [295..296]
 r96: [291..292]
 r97: [285..286]
 r98: [283..284]
 r99: [279..280]
 r100: [273..274]
 r101: [271..272]
 r102: [267..268]
 r103: [261..262]
 r104: [259..260]
 r105: [255..256]
 r106: [249..250]
 r107: [247..248]
 r108: [243..244]
 r109: [237..238]
 r110: [235..236]
 r111: [231..232]
 r112: [225..226]
 r113: [223..224]
 r114: [219..220]
 r115: [213..214]
 r116: [211..212]
 r117: [1205..1206]
 r118: [1203..1204]
 r119: [1201..1202]
 r120: [1199..1200]
 r121: [1197..1198]
 r122: [951..952]
 r123: [949..950]
 r124: [947..948]
 r125: [939..946]
 r126: [939..940]
 r127: [1193..1194]
 r128: [1191..1192]
 r129: [1189..1190]
 r130: [1187..1188]
 r131: [1185..1186]
 r132: [1181..1182]
 r133: [1179..1180]
 r134: [1177..1178]
 r135: [1175..1176]
 r136: [1173..1174]
 r137: [1169..1170]
 r138: [1167..1168]
 r139: [1165..1166]
 r140: [1163..1164]
 r141: [1161..1162]
 r142: [1157..1158]
 r143: [1155..1156]
 r144: [1153..1154]
 r145: [1151..1152]
 r146: [1149..1150]
 r147: [1145..1146]
 r148: [1143..1144]
 r149: [1141..1142]
 r150: [1139..1140]
 r151: [1137..1138]
 r152: [1133..1134]
 r153: [1131..1132]
 r154: [1129..1130]
 r155: [1127..1128]
 r156: [1125..1126]
 r157: [615..616]
 r158: [1121..1122]
 r159: [1119..1120]
 r160: [1117..1118]
 r161: [1115..1116]
 r162: [1113..1114]
 r163: [607..608]
 r164: [605..606]
 r165: [601..602]
 r166: [597..598]
 r167: [1109..1110]
 r168: [1107..1108]
 r169: [1105..1106]
 r170: [1103..1104]
 r171: [1101..1102]
 r172: [593..594]
 r173: [587..588]
 r174: [585..586]
 r175: [583..584]
 r176: [581..582]
 r177: [579..580]
 r178: [577..578]
 r179: [565..574]
 r180: [571..572]
 r181: [569..570]
 r182: [567..568]
 r183: [565..566]
 r184: [1097..1098]
 r185: [1095..1096]
 r186: [1093..1094]
 r187: [1091..1092]
 r188: [1089..1090]
 r189: [561..562]
 r190: [559..560]
 r191: [555..556]
 r192: [551..552]
 r193: [549..550]
 r194: [547..548]
 r195: [545..546]
 r196: [543..544]
 r197: [541..542]
 r198: [537..538]
 r199: [527..536]
 r200: [533..534]
 r201: [531..532]
 r202: [529..530]
 r203: [527..528]
 r204: [1085..1086]
 r205: [1083..1084]
 r206: [1081..1082]
 r207: [1079..1080]
 r208: [1077..1078]
 r209: [523..524]
 r210: [521..522]
 r211: [519..520]
 r212: [517..518]
 r213: [515..516]
 r214: [513..514]
 r215: [501..510]
 r216: [507..508]
 r217: [505..506]
 r218: [503..504]
 r219: [501..502]
 r220: [1073..1074]
 r221: [1071..1072]
 r222: [1069..1070]
 r223: [1067..1068]
 r224: [1065..1066]
 r225: [497..498]
 r226: [1061..1062]
 r227: [1059..1060]
 r228: [1057..1058]
 r229: [1055..1056]
 r230: [1053..1054]
 r231: [1049..1050]
 r232: [1047..1048]
 r233: [1045..1046]
 r234: [1043..1044]
 r235: [1041..1042]
 r236: [491..492]
 r237: [1037..1038]
 r238: [1035..1036]
 r239: [1033..1034]
 r240: [1031..1032]
 r241: [1029..1030]
 r242: [1025..1026]
 r243: [1023..1024]
 r244: [1021..1022]
 r245: [1019..1020]
 r246: [1017..1018]
 r247: [485..486]
 r248: [1013..1014]
 r249: [1011..1012]
 r250: [1009..1010]
 r251: [1007..1008]
 r252: [1005..1006]
 r253: [481..482]
 r254: [1001..1002]
 r255: [999..1000]
 r256: [997..998]
 r257: [995..996]
 r258: [993..994]
 r259: [475..476]
 r260: [473..474]
 r261: [469..470]
 r262: [989..990]
 r263: [987..988]
 r264: [985..986]
 r265: [983..984]
 r266: [981..982]
 r267: [465..466]
 r268: [977..978]
 r269: [975..976]
 r270: [973..974]
 r271: [971..972]
 r272: [969..970]
 r273: [459..460]
 r274: [457..458]
 r275: [453..454]
 r276: [965..966]
 r277: [963..964]
 r278: [961..962]
 r279: [959..960]
 r280: [957..958]
 r281: [449..450]
 r282: [447..448]
 r283: [445..446]
 r284: [443..444]
 r285: [441..442]
 r286: [35..36]
 r287: [33..34]
 r288: [31..32]
 r289: [29..30]
 r290: [27..28]
 r291: [935..936]
 r292: [929..930]
 r293: [927..928]
 r294: [925..926]
 r295: [923..924]
 r296: [921..922]
 r297: [917..918]
 r298: [915..916]
 r299: [909..910]
 r300: [907..908]
 r301: [901..902]
 r302: [899..900]
 r303: [893..894]
 r304: [891..892]
 r305: [887..888]
 r306: [885..886]
 r307: [883..884]
 r308: [881..882]
 r309: [879..880]
 r310: [875..876]
 r311: [873..874]
 r312: [867..868]
 r313: [865..866]
 r314: [861..862]
 r315: [859..860]
 r316: [857..858]
 r317: [855..856]
 r318: [853..854]
 r319: [851..852]
 r320: [847..848]
 r321: [845..846]
 r322: [839..840]
 r323: [825..838]
 r324: [835..836]
 r325: [833..834]
 r326: [831..832]
 r327: [829..830]
 r328: [827..828]
 r329: [825..826]
 r330: [819..820]
 r331: [817..818]
 r332: [811..812]
 r333: [797..810]
 r334: [807..808]
 r335: [805..806]
 r336: [803..804]
 r337: [801..802]
 r338: [799..800]
 r339: [797..798]
 r340: [793..794]
 r341: [791..792]
 r342: [785..786]
 r343: [783..784]
 r344: [779..780]
 r345: [777..778]
 r346: [775..776]
 r347: [773..774]
 r348: [771..772]
 r349: [767..768]
 r350: [765..766]
 r351: [759..760]
 r352: [757..758]
 r353: [753..754]
 r354: [751..752]
 r355: [749..750]
 r356: [747..748]
 r357: [745..746]
 r358: [743..744]
 r359: [739..740]
 r360: [737..738]
 r361: [731..732]
 r362: [717..730]
 r363: [727..728]
 r364: [725..726]
 r365: [723..724]
 r366: [721..722]
 r367: [719..720]
 r368: [717..718]
 r369: [713..714]
 r370: [711..712]
 r371: [709..710]
 r372: [707..708]
 r373: [705..706]
 r374: [703..704]
 r375: [699..700]
 r376: [697..698]
 r377: [691..692]
 r378: [677..690]
 r379: [687..688]
 r380: [685..686]
 r381: [683..684]
 r382: [681..682]
 r383: [679..680]
 r384: [677..678]
 r385: [671..672]
 r386: [669..670]
 r387: [663..664]
 r388: [659..662]
 r389: [659..660]
 r390: [655..656]
 r391: [653..654]
 r392: [647..648]
 r393: [633..646]
 r394: [643..644]
 r395: [641..642]
 r396: [639..640]
 r397: [637..638]
 r398: [635..636]
 r399: [633..634]
 r400: [629..630]
 r401: [627..628]
 r402: [621..622]
 r403: [619..620]
 r404: [187..188]
 r405: [183..184]
 r406: [179..180]
 r407: [177..178]
 r408: [171..172]
 r409: [167..168]
 r410: [163..164]
 r411: [159..160]
 r412: [157..158]
 r413: [133..134]
 r414: [129..130]
 r415: [127..128]
 r416: [153..154]
 r417: [149..150]
 r418: [145..146]
 r419: [141..142]
 r420: [139..140]
 r421: [19..20]
 r422: [15..16]
 r423: [11..12]
 r424: [6..7]
 r425: [4..5]
 r426: [125..126]
 r427: [121..122]
 r428: [117..118]
 r429: [113..114]
 r430: [77..80]
 r431: [77..78]
 r432: [71..74]
 r433: [71..72]
 r434: [63..68]
 r435: [65..66]
 r436: [63..64]
 r437: [57..60]
 r438: [51..54]
 r439: [107..110]
 r440: [101..104]
 r441: [97..98]
 r442: [93..96]
 r443: [87..90]
 r444: [81..84]
 r445: [49..50]
 r446: [47..48]
 r447: [43..44]
 r448: [41..42]
 r449: [0..1]
 r450: [207..210]
 r451: [205..206]
 r452: [201..204]
 r453: [199..200]
 r454: [195..198]
 r455: [437..438]
 r456: [435..436] [431..432]
 r457: [433..434]
 r458: [429..430]
 r459: [425..426]
 r460: [423..424] [419..420]
 r461: [421..422]
 r462: [417..418]
 r463: [413..414]
 r464: [411..412] [407..408]
 r465: [409..410]
 r466: [405..406]
 r467: [403..404]
 r468: [401..402]
 r469: [399..400] [395..396]
 r470: [397..398]
 r471: [393..394]
 r472: [389..390]
 r473: [387..388] [383..384]
 r474: [385..386]
 r475: [381..382]
 r476: [377..378]
 r477: [375..376] [371..372]
 r478: [373..374]
 r479: [369..370]
 r480: [365..366]
 r481: [363..364] [359..360]
 r482: [361..362]
 r483: [357..358]
 r484: [353..354]
 r485: [351..352] [347..348]
 r486: [349..350]
 r487: [345..346]
 r488: [343..344]
 r489: [341..342]
 r490: [339..340] [335..336]
 r491: [337..338]
 r492: [333..334]
 r493: [329..330]
 r494: [327..328] [323..324]
 r495: [325..326]
 r496: [321..322]
 r497: [317..318]
 r498: [315..316] [311..312]
 r499: [313..314]
 r500: [309..310]
 r501: [305..306]
 r502: [303..304] [299..300]
 r503: [301..302]
 r504: [297..298]
 r505: [293..294]
 r506: [291..292] [287..288]
 r507: [289..290]
 r508: [285..286]
 r509: [283..284]
 r510: [281..282]
 r511: [279..280] [275..276]
 r512: [277..278]
 r513: [273..274]
 r514: [269..270]
 r515: [267..268] [263..264]
 r516: [265..266]
 r517: [261..262]
 r518: [257..258]
 r519: [255..256] [251..252]
 r520: [253..254]
 r521: [249..250]
 r522: [245..246]
 r523: [243..244] [239..240]
 r524: [241..242]
 r525: [237..238]
 r526: [233..234]
 r527: [231..232] [227..228]
 r528: [229..230]
 r529: [225..226]
 r530: [221..222]
 r531: [219..220] [215..216]
 r532: [217..218]
 r533: [213..214]
 r534: [193..194]
 r535: [1207..1208]
 r536: [1203..1204]
 r537: [953..954]
 r538: [949..950]
 r539: [941..946]
 r540: [943..944]
 r541: [945..946]
 r542: [941..942]
 r543: [1195..1196]
 r544: [1191..1192]
 r545: [1183..1184]
 r546: [1179..1180]
 r547: [1171..1172]
 r548: [1167..1168]
 r549: [937..938]
 r550: [933..934]
 r551: [931..932]
 r552: [927..928]
 r553: [919..920]
 r554: [915..916] [911..912]
 r555: [913..914]
 r556: [909..910]
 r557: [905..906]
 r558: [903..904]
 r559: [899..900] [895..896]
 r560: [897..898]
 r561: [893..894]
 r562: [889..890]
 r563: [885..886]
 r564: [877..878]
 r565: [873..874] [869..870]
 r566: [871..872]
 r567: [867..868]
 r568: [863..864]
 r569: [859..860]
 r570: [849..850]
 r571: [845..846] [841..842]
 r572: [843..844]
 r573: [839..840]
 r574: [837..838]
 r575: [833..834]
 r576: [823..824]
 r577: [821..822]
 r578: [817..818] [813..814]
 r579: [815..816]
 r580: [811..812]
 r581: [809..810]
 r582: [805..806]
 r583: [795..796]
 r584: [791..792] [787..788]
 r585: [789..790]
 r586: [785..786]
 r587: [781..782]
 r588: [777..778]
 r589: [769..770]
 r590: [765..766] [761..762]
 r591: [763..764]
 r592: [759..760]
 r593: [755..756]
 r594: [751..752]
 r595: [741..742]
 r596: [737..738] [733..734]
 r597: [735..736]
 r598: [731..732]
 r599: [729..730]
 r600: [725..726]
 r601: [715..716]
 r602: [711..712]
 r603: [701..702]
 r604: [697..698] [693..694]
 r605: [695..696]
 r606: [691..692]
 r607: [689..690]
 r608: [685..686]
 r609: [675..676]
 r610: [673..674]
 r611: [669..670] [665..666]
 r612: [667..668]
 r613: [663..664]
 r614: [661..662]
 r615: [657..658]
 r616: [653..654] [649..650]
 r617: [651..652]
 r618: [647..648]
 r619: [645..646]
 r620: [641..642]
 r621: [631..632]
 r622: [627..628] [623..624]
 r623: [625..626]
 r624: [621..622]
 r625: [1159..1160]
 r626: [1155..1156]
 r627: [1147..1148]
 r628: [1143..1144]
 r629: [1135..1136]
 r630: [1131..1132]
 r631: [617..618]
 r632: [613..614]
 r633: [611..612]
 r634: [611..612]
 r635: [1123..1124]
 r636: [1119..1120]
 r637: [609..610]
 r638: [603..604]
 r639: [599..600]
 r640: [597..598]
 r641: [1111..1112]
 r642: [1107..1108]
 r643: [595..596]
 r644: [591..592]
 r645: [589..590]
 r646: [585..586]
 r647: [575..576]
 r648: [573..574]
 r649: [569..570]
 r650: [1099..1100]
 r651: [1095..1096]
 r652: [563..564]
 r653: [557..558]
 r654: [553..554]
 r655: [549..550]
 r656: [539..540]
 r657: [535..536]
 r658: [531..532]
 r659: [1087..1088]
 r660: [1083..1084]
 r661: [525..526]
 r662: [521..522]
 r663: [511..512]
 r664: [509..510]
 r665: [505..506]
 r666: [1075..1076]
 r667: [1071..1072]
 r668: [499..500]
 r669: [1063..1064]
 r670: [1059..1060]
 r671: [495..496]
 r672: [1051..1052]
 r673: [1047..1048]
 r674: [493..494]
 r675: [1039..1040]
 r676: [1035..1036]
 r677: [489..490]
 r678: [1027..1028]
 r679: [1023..1024]
 r680: [487..488]
 r681: [1015..1016]
 r682: [1011..1012]
 r683: [483..484]
 r684: [479..480]
 r685: [1003..1004]
 r686: [999..1000]
 r687: [477..478]
 r688: [471..472]
 r689: [991..992]
 r690: [987..988]
 r691: [467..468]
 r692: [463..464]
 r693: [979..980]
 r694: [975..976]
 r695: [461..462]
 r696: [455..456]
 r697: [967..968]
 r698: [963..964]
 r699: [955..956]
 r700: [451..452]
 r701: [447..448]
 r702: [439..440]
 r703: [37..38]
 r704: [33..34]
 r705: [25..26]
 r706: [25..26]
 r707: [191..192]
 r708: [189..190]
 r709: [185..186]
 r710: [181..182]
 r711: [175..176]
 r712: [173..174]
 r713: [173..174]
 r714: [169..170]
 r715: [165..166]
 r716: [161..162]
 r717: [137..138]
 r718: [135..136]
 r719: [131..132]
 r720: [155..156]
 r721: [151..152]
 r722: [147..148]
 r723: [143..144]
 r724: [21..22]
 r725: [17..18]
 r726: [13..14]
 r727: [8..9]
 r728: [125..126]
 r729: [123..124]
 r730: [121..122]
 r731: [119..120]
 r732: [115..116]
 r733: [113..114]
 r734: [79..80]
 r735: [75..76]
 r736: [73..74]
 r737: [69..70]
 r738: [67..68]
 r739: [61..62]
 r740: [59..60]
 r741: [57..58]
 r742: [55..56]
 r743: [53..54]
 r744: [51..52]
 r745: [111..112]
 r746: [109..110]
 r747: [107..108]
 r748: [105..106]
 r749: [103..104]
 r750: [101..102]
 r751: [99..100]
 r752: [95..96]
 r753: [93..94]
 r754: [91..92]
 r755: [89..90]
 r756: [87..88]
 r757: [85..86]
 r758: [83..84]
 r759: [81..82]
 r760: [45..46]
 r762: [209..210]
 r763: [207..208]
 r764: [203..204]
 r765: [201..202]
 r766: [197..198]
 r767: [195..196]
	 Assigning to 762 (cl=GENERAL_REGS, orig=762, freq=2, tfirst=762, tfreq=2)...
	   Assign 3 to reload r762 (freq=2)
	 Assigning to 763 (cl=GENERAL_REGS, orig=763, freq=2, tfirst=763, tfreq=2)...
	   Assign 3 to reload r763 (freq=2)
	 Assigning to 764 (cl=GENERAL_REGS, orig=764, freq=2, tfirst=764, tfreq=2)...
	   Assign 2 to reload r764 (freq=2)
	 Assigning to 765 (cl=GENERAL_REGS, orig=765, freq=2, tfirst=765, tfreq=2)...
	   Assign 3 to reload r765 (freq=2)
	 Assigning to 766 (cl=GENERAL_REGS, orig=766, freq=2, tfirst=766, tfreq=2)...
	   Assign 2 to reload r766 (freq=2)
	 Assigning to 767 (cl=GENERAL_REGS, orig=767, freq=2, tfirst=767, tfreq=2)...
	   Assign 3 to reload r767 (freq=2)

********** Undoing inheritance #1: **********


********** Local #2: **********

New elimination table:
Can't eliminate 16 to 7 (offset=896, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=864, prev_offset=0)
Can eliminate 20 to 6 (offset=-16, prev_offset=-16)
changing reg in insn 1688
changing reg in insn 1683
changing reg in insn 1675
changing reg in insn 1667
changing reg in insn 1653
changing reg in insn 1531
changing reg in insn 1526
changing reg in insn 1508
changing reg in insn 1481
changing reg in insn 1463
changing reg in insn 1371
changing reg in insn 1356
changing reg in insn 1335
changing reg in insn 1312
changing reg in insn 1240
changing reg in insn 1209
changing reg in insn 1178
changing reg in insn 1147
changing reg in insn 1018
changing reg in insn 969
changing reg in insn 964
changing reg in insn 903
changing reg in insn 898
changing reg in insn 841
changing reg in insn 804
changing reg in insn 727
changing reg in insn 624
changing reg in insn 550
changing reg in insn 389
changing reg in insn 320
changing reg in insn 1693
changing reg in insn 45
changing reg in insn 50
changing reg in insn 48
changing reg in insn 46
changing reg in insn 50
changing reg in insn 48
changing reg in insn 53
changing reg in insn 55
changing reg in insn 55
changing reg in insn 56
changing reg in insn 58
changing reg in insn 63
changing reg in insn 61
changing reg in insn 59
changing reg in insn 63
changing reg in insn 61
changing reg in insn 66
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 71
changing reg in insn 76
changing reg in insn 74
changing reg in insn 72
changing reg in insn 76
changing reg in insn 74
changing reg in insn 79
changing reg in insn 81
changing reg in insn 81
changing reg in insn 81
changing reg in insn 83
changing reg in insn 85
changing reg in insn 90
changing reg in insn 88
changing reg in insn 86
changing reg in insn 90
changing reg in insn 88
changing reg in insn 93
changing reg in insn 95
changing reg in insn 95
changing reg in insn 96
changing reg in insn 98
changing reg in insn 103
changing reg in insn 101
changing reg in insn 99
changing reg in insn 103
changing reg in insn 101
changing reg in insn 106
changing reg in insn 108
changing reg in insn 108
changing reg in insn 109
changing reg in insn 111
changing reg in insn 116
changing reg in insn 114
changing reg in insn 112
changing reg in insn 116
changing reg in insn 114
changing reg in insn 119
changing reg in insn 121
changing reg in insn 121
changing reg in insn 122
changing reg in insn 124
changing reg in insn 129
changing reg in insn 127
changing reg in insn 125
changing reg in insn 129
changing reg in insn 127
changing reg in insn 132
changing reg in insn 134
changing reg in insn 134
changing reg in insn 135
changing reg in insn 137
changing reg in insn 142
changing reg in insn 140
changing reg in insn 138
changing reg in insn 142
changing reg in insn 140
changing reg in insn 145
changing reg in insn 147
changing reg in insn 147
changing reg in insn 147
changing reg in insn 149
changing reg in insn 151
changing reg in insn 156
changing reg in insn 154
changing reg in insn 152
changing reg in insn 156
changing reg in insn 154
changing reg in insn 159
changing reg in insn 161
changing reg in insn 161
changing reg in insn 162
changing reg in insn 164
changing reg in insn 169
changing reg in insn 167
changing reg in insn 165
changing reg in insn 169
changing reg in insn 167
changing reg in insn 172
changing reg in insn 174
changing reg in insn 174
changing reg in insn 175
changing reg in insn 177
changing reg in insn 182
changing reg in insn 180
changing reg in insn 178
changing reg in insn 182
changing reg in insn 180
changing reg in insn 185
changing reg in insn 187
changing reg in insn 187
changing reg in insn 188
changing reg in insn 190
changing reg in insn 195
changing reg in insn 193
changing reg in insn 191
changing reg in insn 195
changing reg in insn 193
changing reg in insn 198
changing reg in insn 200
changing reg in insn 200
changing reg in insn 201
changing reg in insn 203
changing reg in insn 208
changing reg in insn 206
changing reg in insn 204
changing reg in insn 208
changing reg in insn 206
changing reg in insn 211
changing reg in insn 213
changing reg in insn 213
changing reg in insn 213
changing reg in insn 215
changing reg in insn 217
changing reg in insn 222
changing reg in insn 220
changing reg in insn 218
changing reg in insn 222
changing reg in insn 220
changing reg in insn 225
changing reg in insn 227
changing reg in insn 227
changing reg in insn 228
changing reg in insn 230
changing reg in insn 235
changing reg in insn 233
changing reg in insn 231
changing reg in insn 235
changing reg in insn 233
changing reg in insn 238
changing reg in insn 240
changing reg in insn 240
changing reg in insn 241
changing reg in insn 243
changing reg in insn 248
changing reg in insn 246
changing reg in insn 244
changing reg in insn 248
changing reg in insn 246
changing reg in insn 251
changing reg in insn 253
changing reg in insn 253
changing reg in insn 254
changing reg in insn 256
changing reg in insn 261
changing reg in insn 259
changing reg in insn 257
changing reg in insn 261
changing reg in insn 259
changing reg in insn 264
changing reg in insn 266
changing reg in insn 266
changing reg in insn 267
changing reg in insn 269
changing reg in insn 274
changing reg in insn 272
changing reg in insn 270
changing reg in insn 274
changing reg in insn 272
changing reg in insn 277
changing reg in insn 279
changing reg in insn 279
changing reg in insn 280
changing reg in insn 282
changing reg in insn 287
changing reg in insn 285
changing reg in insn 283
changing reg in insn 287
changing reg in insn 285
changing reg in insn 290
changing reg in insn 292
changing reg in insn 292
changing reg in insn 293
changing reg in insn 308
changing reg in insn 309
changing reg in insn 309
changing reg in insn 311
changing reg in insn 311
changing reg in insn 312
changing reg in insn 312
changing reg in insn 313
changing reg in insn 313
changing reg in insn 314
changing reg in insn 326
changing reg in insn 327
changing reg in insn 327
changing reg in insn 329
changing reg in insn 329
changing reg in insn 330
changing reg in insn 330
changing reg in insn 336
changing reg in insn 335
changing reg in insn 337
changing reg in insn 345
changing reg in insn 346
changing reg in insn 346
changing reg in insn 348
changing reg in insn 348
changing reg in insn 349
changing reg in insn 349
changing reg in insn 351
changing reg in insn 353
changing reg in insn 354
changing reg in insn 358
changing reg in insn 359
changing reg in insn 359
changing reg in insn 361
changing reg in insn 361
changing reg in insn 362
changing reg in insn 362
changing reg in insn 364
changing reg in insn 366
changing reg in insn 367
changing reg in insn 371
changing reg in insn 372
changing reg in insn 372
changing reg in insn 374
changing reg in insn 374
changing reg in insn 375
changing reg in insn 375
changing reg in insn 377
changing reg in insn 379
changing reg in insn 380
changing reg in insn 737
changing reg in insn 738
changing reg in insn 738
changing reg in insn 740
changing reg in insn 740
changing reg in insn 741
changing reg in insn 741
changing reg in insn 743
changing reg in insn 745
changing reg in insn 746
changing reg in insn 757
changing reg in insn 758
changing reg in insn 758
changing reg in insn 760
changing reg in insn 760
changing reg in insn 761
changing reg in insn 761
changing reg in insn 763
changing reg in insn 765
changing reg in insn 766
changing reg in insn 777
changing reg in insn 778
changing reg in insn 778
changing reg in insn 780
changing reg in insn 780
changing reg in insn 781
changing reg in insn 781
changing reg in insn 783
changing reg in insn 785
changing reg in insn 786
changing reg in insn 791
changing reg in insn 792
changing reg in insn 810
changing reg in insn 811
changing reg in insn 811
changing reg in insn 813
changing reg in insn 813
changing reg in insn 814
changing reg in insn 814
changing reg in insn 816
changing reg in insn 818
changing reg in insn 819
changing reg in insn 824
changing reg in insn 825
changing reg in insn 825
changing reg in insn 826
changing reg in insn 831
changing reg in insn 832
changing reg in insn 834
changing reg in insn 836
changing reg in insn 847
changing reg in insn 848
changing reg in insn 848
changing reg in insn 850
changing reg in insn 850
changing reg in insn 851
changing reg in insn 851
changing reg in insn 853
changing reg in insn 855
changing reg in insn 856
changing reg in insn 861
changing reg in insn 862
changing reg in insn 869
changing reg in insn 870
changing reg in insn 870
changing reg in insn 872
changing reg in insn 872
changing reg in insn 873
changing reg in insn 873
changing reg in insn 874
changing reg in insn 876
changing reg in insn 877
changing reg in insn 877
changing reg in insn 878
changing reg in insn 882
changing reg in insn 889
changing reg in insn 884
changing reg in insn 885
changing reg in insn 885
changing reg in insn 887
changing reg in insn 887
changing reg in insn 888
changing reg in insn 888
changing reg in insn 891
changing reg in insn 909
changing reg in insn 910
changing reg in insn 910
changing reg in insn 912
changing reg in insn 912
changing reg in insn 913
changing reg in insn 913
changing reg in insn 915
changing reg in insn 917
changing reg in insn 918
changing reg in insn 923
changing reg in insn 924
changing reg in insn 924
changing reg in insn 925
changing reg in insn 930
changing reg in insn 931
changing reg in insn 934
changing reg in insn 935
changing reg in insn 935
changing reg in insn 937
changing reg in insn 937
changing reg in insn 938
changing reg in insn 938
changing reg in insn 939
changing reg in insn 941
changing reg in insn 942
changing reg in insn 942
changing reg in insn 943
changing reg in insn 947
changing reg in insn 948
changing reg in insn 948
changing reg in insn 955
changing reg in insn 950
changing reg in insn 951
changing reg in insn 951
changing reg in insn 953
changing reg in insn 953
changing reg in insn 954
changing reg in insn 954
changing reg in insn 957
changing reg in insn 975
changing reg in insn 976
changing reg in insn 976
changing reg in insn 978
changing reg in insn 978
changing reg in insn 979
changing reg in insn 979
changing reg in insn 981
changing reg in insn 983
changing reg in insn 984
changing reg in insn 989
changing reg in insn 990
changing reg in insn 990
changing reg in insn 992
changing reg in insn 992
changing reg in insn 993
changing reg in insn 993
changing reg in insn 994
changing reg in insn 996
changing reg in insn 997
changing reg in insn 997
changing reg in insn 998
changing reg in insn 1002
changing reg in insn 1009
changing reg in insn 1004
changing reg in insn 1005
changing reg in insn 1005
changing reg in insn 1007
changing reg in insn 1007
changing reg in insn 1008
changing reg in insn 1008
changing reg in insn 1011
changing reg in insn 1024
changing reg in insn 1025
changing reg in insn 1025
changing reg in insn 1027
changing reg in insn 1027
changing reg in insn 1028
changing reg in insn 1028
changing reg in insn 1030
changing reg in insn 1032
changing reg in insn 1033
changing reg in insn 1038
changing reg in insn 1039
changing reg in insn 1045
changing reg in insn 1046
changing reg in insn 1046
changing reg in insn 1048
changing reg in insn 1048
changing reg in insn 1049
changing reg in insn 1049
changing reg in insn 1051
changing reg in insn 1053
changing reg in insn 1054
changing reg in insn 1065
changing reg in insn 1066
changing reg in insn 1066
changing reg in insn 1068
changing reg in insn 1068
changing reg in insn 1069
changing reg in insn 1069
changing reg in insn 1071
changing reg in insn 1073
changing reg in insn 1074
changing reg in insn 1080
changing reg in insn 1081
changing reg in insn 1087
changing reg in insn 1088
changing reg in insn 1088
changing reg in insn 1090
changing reg in insn 1090
changing reg in insn 1091
changing reg in insn 1091
changing reg in insn 1093
changing reg in insn 1095
changing reg in insn 1096
changing reg in insn 1107
changing reg in insn 1108
changing reg in insn 1108
changing reg in insn 1110
changing reg in insn 1110
changing reg in insn 1111
changing reg in insn 1111
changing reg in insn 1113
changing reg in insn 1115
changing reg in insn 1116
changing reg in insn 1122
changing reg in insn 1123
changing reg in insn 1129
changing reg in insn 1130
changing reg in insn 1130
changing reg in insn 1132
changing reg in insn 1132
changing reg in insn 1133
changing reg in insn 1133
changing reg in insn 1135
changing reg in insn 1137
changing reg in insn 1138
changing reg in insn 1143
changing reg in insn 1144
changing reg in insn 1159
changing reg in insn 1160
changing reg in insn 1160
changing reg in insn 1162
changing reg in insn 1162
changing reg in insn 1163
changing reg in insn 1163
changing reg in insn 1165
changing reg in insn 1167
changing reg in insn 1168
changing reg in insn 1173
changing reg in insn 1174
changing reg in insn 1174
changing reg in insn 1175
changing reg in insn 1184
changing reg in insn 1185
changing reg in insn 1191
changing reg in insn 1192
changing reg in insn 1192
changing reg in insn 1194
changing reg in insn 1194
changing reg in insn 1195
changing reg in insn 1195
changing reg in insn 1197
changing reg in insn 1199
changing reg in insn 1200
changing reg in insn 1205
changing reg in insn 1206
changing reg in insn 1221
changing reg in insn 1222
changing reg in insn 1222
changing reg in insn 1224
changing reg in insn 1224
changing reg in insn 1225
changing reg in insn 1225
changing reg in insn 1227
changing reg in insn 1229
changing reg in insn 1230
changing reg in insn 1235
changing reg in insn 1236
changing reg in insn 1236
changing reg in insn 1237
changing reg in insn 1246
changing reg in insn 1247
changing reg in insn 1253
changing reg in insn 1254
changing reg in insn 1254
changing reg in insn 1256
changing reg in insn 1256
changing reg in insn 1257
changing reg in insn 1257
changing reg in insn 1259
changing reg in insn 1261
changing reg in insn 1262
changing reg in insn 1272
changing reg in insn 1273
changing reg in insn 1273
changing reg in insn 1275
changing reg in insn 1275
changing reg in insn 1276
changing reg in insn 1276
changing reg in insn 1278
changing reg in insn 1280
changing reg in insn 1281
changing reg in insn 1291
changing reg in insn 1292
changing reg in insn 1292
changing reg in insn 1294
changing reg in insn 1294
changing reg in insn 1295
changing reg in insn 1295
changing reg in insn 1297
changing reg in insn 1299
changing reg in insn 1300
changing reg in insn 385
changing reg in insn 386
changing reg in insn 397
changing reg in insn 398
changing reg in insn 398
changing reg in insn 400
changing reg in insn 400
changing reg in insn 401
changing reg in insn 401
changing reg in insn 403
changing reg in insn 405
changing reg in insn 406
changing reg in insn 410
changing reg in insn 411
changing reg in insn 411
changing reg in insn 416
changing reg in insn 414
changing reg in insn 412
changing reg in insn 416
changing reg in insn 414
changing reg in insn 419
changing reg in insn 421
changing reg in insn 421
changing reg in insn 422
changing reg in insn 426
changing reg in insn 427
changing reg in insn 427
changing reg in insn 432
changing reg in insn 430
changing reg in insn 428
changing reg in insn 432
changing reg in insn 430
changing reg in insn 435
changing reg in insn 437
changing reg in insn 437
changing reg in insn 438
changing reg in insn 442
changing reg in insn 443
changing reg in insn 443
changing reg in insn 445
changing reg in insn 445
changing reg in insn 446
changing reg in insn 446
changing reg in insn 448
changing reg in insn 450
changing reg in insn 451
changing reg in insn 455
changing reg in insn 456
changing reg in insn 456
changing reg in insn 461
changing reg in insn 459
changing reg in insn 457
changing reg in insn 461
changing reg in insn 459
changing reg in insn 464
changing reg in insn 466
changing reg in insn 466
changing reg in insn 467
changing reg in insn 470
changing reg in insn 471
changing reg in insn 471
changing reg in insn 473
changing reg in insn 473
changing reg in insn 474
changing reg in insn 474
changing reg in insn 475
changing reg in insn 477
changing reg in insn 478
changing reg in insn 478
changing reg in insn 479
changing reg in insn 483
changing reg in insn 484
changing reg in insn 484
changing reg in insn 489
changing reg in insn 487
changing reg in insn 485
changing reg in insn 489
changing reg in insn 487
changing reg in insn 492
changing reg in insn 494
changing reg in insn 494
changing reg in insn 494
changing reg in insn 505
changing reg in insn 496
changing reg in insn 497
changing reg in insn 497
changing reg in insn 499
changing reg in insn 499
changing reg in insn 500
changing reg in insn 500
changing reg in insn 501
changing reg in insn 503
changing reg in insn 504
changing reg in insn 504
changing reg in insn 505
changing reg in insn 509
changing reg in insn 510
changing reg in insn 510
changing reg in insn 515
changing reg in insn 513
changing reg in insn 511
changing reg in insn 515
changing reg in insn 513
changing reg in insn 518
changing reg in insn 520
changing reg in insn 520
changing reg in insn 520
changing reg in insn 531
changing reg in insn 522
changing reg in insn 523
changing reg in insn 523
changing reg in insn 525
changing reg in insn 525
changing reg in insn 526
changing reg in insn 526
changing reg in insn 527
changing reg in insn 529
changing reg in insn 530
changing reg in insn 530
changing reg in insn 531
changing reg in insn 533
changing reg in insn 534
changing reg in insn 534
changing reg in insn 539
changing reg in insn 537
changing reg in insn 535
changing reg in insn 539
changing reg in insn 537
changing reg in insn 542
changing reg in insn 544
changing reg in insn 544
changing reg in insn 545
changing reg in insn 556
changing reg in insn 557
changing reg in insn 557
changing reg in insn 559
changing reg in insn 559
changing reg in insn 560
changing reg in insn 560
changing reg in insn 562
changing reg in insn 564
changing reg in insn 565
changing reg in insn 569
changing reg in insn 570
changing reg in insn 570
changing reg in insn 575
changing reg in insn 573
changing reg in insn 571
changing reg in insn 575
changing reg in insn 573
changing reg in insn 578
changing reg in insn 580
changing reg in insn 580
changing reg in insn 581
changing reg in insn 584
changing reg in insn 585
changing reg in insn 585
changing reg in insn 587
changing reg in insn 587
changing reg in insn 588
changing reg in insn 588
changing reg in insn 589
changing reg in insn 591
changing reg in insn 592
changing reg in insn 592
changing reg in insn 593
changing reg in insn 597
changing reg in insn 598
changing reg in insn 598
changing reg in insn 603
changing reg in insn 601
changing reg in insn 599
changing reg in insn 603
changing reg in insn 601
changing reg in insn 606
changing reg in insn 608
changing reg in insn 608
changing reg in insn 608
changing reg in insn 619
changing reg in insn 610
changing reg in insn 611
changing reg in insn 611
changing reg in insn 613
changing reg in insn 613
changing reg in insn 614
changing reg in insn 614
changing reg in insn 615
changing reg in insn 617
changing reg in insn 618
changing reg in insn 618
changing reg in insn 619
changing reg in insn 631
changing reg in insn 632
changing reg in insn 632
changing reg in insn 634
changing reg in insn 634
changing reg in insn 635
changing reg in insn 635
changing reg in insn 636
changing reg in insn 638
changing reg in insn 639
changing reg in insn 639
changing reg in insn 640
changing reg in insn 644
changing reg in insn 645
changing reg in insn 645
changing reg in insn 650
changing reg in insn 648
changing reg in insn 646
changing reg in insn 650
changing reg in insn 648
changing reg in insn 653
changing reg in insn 655
changing reg in insn 655
changing reg in insn 655
changing reg in insn 666
changing reg in insn 657
changing reg in insn 658
changing reg in insn 658
changing reg in insn 660
changing reg in insn 660
changing reg in insn 661
changing reg in insn 661
changing reg in insn 662
changing reg in insn 664
changing reg in insn 665
changing reg in insn 665
changing reg in insn 666
changing reg in insn 670
changing reg in insn 671
changing reg in insn 671
changing reg in insn 676
changing reg in insn 674
changing reg in insn 672
changing reg in insn 676
changing reg in insn 674
changing reg in insn 679
changing reg in insn 681
changing reg in insn 681
changing reg in insn 681
changing reg in insn 684
changing reg in insn 683
changing reg in insn 684
changing reg in insn 686
changing reg in insn 687
changing reg in insn 687
changing reg in insn 692
changing reg in insn 690
changing reg in insn 688
changing reg in insn 692
changing reg in insn 690
changing reg in insn 695
changing reg in insn 697
changing reg in insn 697
changing reg in insn 697
changing reg in insn 708
changing reg in insn 699
changing reg in insn 700
changing reg in insn 700
changing reg in insn 702
changing reg in insn 702
changing reg in insn 703
changing reg in insn 703
changing reg in insn 704
changing reg in insn 706
changing reg in insn 707
changing reg in insn 707
changing reg in insn 708
changing reg in insn 710
changing reg in insn 711
changing reg in insn 711
changing reg in insn 716
changing reg in insn 714
changing reg in insn 712
changing reg in insn 716
changing reg in insn 714
changing reg in insn 719
changing reg in insn 721
changing reg in insn 721
changing reg in insn 722
changing reg in insn 1341
changing reg in insn 1342
changing reg in insn 1346
changing reg in insn 1347
changing reg in insn 1351
changing reg in insn 1352
changing reg in insn 1352
changing reg in insn 1353
changing reg in insn 1367
changing reg in insn 1368
changing reg in insn 1380
changing reg in insn 1381
changing reg in insn 1385
changing reg in insn 1386
changing reg in insn 1390
changing reg in insn 1391
changing reg in insn 1391
changing reg in insn 1392
changing reg in insn 1398
changing reg in insn 1399
changing reg in insn 1416
changing reg in insn 1417
changing reg in insn 1428
changing reg in insn 1429
changing reg in insn 1449
changing reg in insn 1450
changing reg in insn 1454
changing reg in insn 1455
changing reg in insn 1459
changing reg in insn 1460
changing reg in insn 1476
changing reg in insn 1477
changing reg in insn 1477
changing reg in insn 1478
changing reg in insn 1494
changing reg in insn 1495
changing reg in insn 1499
changing reg in insn 1500
changing reg in insn 1504
changing reg in insn 1505
changing reg in insn 1521
changing reg in insn 1522
changing reg in insn 1522
changing reg in insn 1523
changing reg in insn 1539
changing reg in insn 1542
changing reg in insn 1545
changing reg in insn 1548
changing reg in insn 1551
changing reg in insn 1552
changing reg in insn 1556
changing reg in insn 1559
changing reg in insn 1566
changing reg in insn 1569
changing reg in insn 1568
changing reg in insn 1570
changing reg in insn 1573
changing reg in insn 1576
changing reg in insn 1575
changing reg in insn 1577
changing reg in insn 1580
changing reg in insn 1584
changing reg in insn 1582
changing reg in insn 1583
changing reg in insn 1583
changing reg in insn 1585
changing reg in insn 1588
changing reg in insn 1592
changing reg in insn 1595
changing reg in insn 1599
changing reg in insn 1606
changing reg in insn 1610
changing reg in insn 1613
changing reg in insn 1617
changing reg in insn 1620
changing reg in insn 1621
changing reg in insn 1621
changing reg in insn 1625
changing reg in insn 1628
changing reg in insn 1632
changing reg in insn 1635
changing reg in insn 1639
changing reg in insn 1645
changing reg in insn 1647
changing reg in insn 1649
changing reg in insn 1650
changing reg in insn 1659
changing reg in insn 1661
changing reg in insn 1663
changing reg in insn 1664
changing reg in insn 1693
changing reg in insn 1697
changing reg in insn 23
changing reg in insn 27
changing reg in insn 26
changing reg in insn 25
changing reg in insn 24
changing reg in insn 28
changing reg in insn 29
changing reg in insn 29
changing reg in insn 33
changing reg in insn 32
changing reg in insn 31
changing reg in insn 30
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 39
changing reg in insn 38
changing reg in insn 37
changing reg in insn 36
changing reg in insn 44
changing reg in insn 45
changing reg in insn 52
changing reg in insn 50
changing reg in insn 49
changing reg in insn 48
changing reg in insn 47
changing reg in insn 46
changing reg in insn 53
changing reg in insn 51
changing reg in insn 50
changing reg in insn 49
changing reg in insn 48
changing reg in insn 47
changing reg in insn 51
changing reg in insn 52
changing reg in insn 54
changing reg in insn 57
changing reg in insn 58
changing reg in insn 65
changing reg in insn 63
changing reg in insn 62
changing reg in insn 61
changing reg in insn 60
changing reg in insn 59
changing reg in insn 66
changing reg in insn 64
changing reg in insn 63
changing reg in insn 62
changing reg in insn 61
changing reg in insn 60
changing reg in insn 64
changing reg in insn 65
changing reg in insn 67
changing reg in insn 70
changing reg in insn 71
changing reg in insn 78
changing reg in insn 76
changing reg in insn 75
changing reg in insn 74
changing reg in insn 73
changing reg in insn 72
changing reg in insn 79
changing reg in insn 77
changing reg in insn 76
changing reg in insn 75
changing reg in insn 74
changing reg in insn 73
changing reg in insn 77
changing reg in insn 78
changing reg in insn 80
changing reg in insn 81
changing reg in insn 82
changing reg in insn 83
changing reg in insn 84
changing reg in insn 85
changing reg in insn 92
changing reg in insn 90
changing reg in insn 89
changing reg in insn 88
changing reg in insn 87
changing reg in insn 86
changing reg in insn 93
changing reg in insn 91
changing reg in insn 90
changing reg in insn 89
changing reg in insn 88
changing reg in insn 87
changing reg in insn 91
changing reg in insn 92
changing reg in insn 94
changing reg in insn 97
changing reg in insn 98
changing reg in insn 105
changing reg in insn 103
changing reg in insn 102
changing reg in insn 101
changing reg in insn 100
changing reg in insn 99
changing reg in insn 106
changing reg in insn 104
changing reg in insn 103
changing reg in insn 102
changing reg in insn 101
changing reg in insn 100
changing reg in insn 104
changing reg in insn 105
changing reg in insn 107
changing reg in insn 110
changing reg in insn 111
changing reg in insn 118
changing reg in insn 116
changing reg in insn 115
changing reg in insn 114
changing reg in insn 113
changing reg in insn 112
changing reg in insn 119
changing reg in insn 117
changing reg in insn 116
changing reg in insn 115
changing reg in insn 114
changing reg in insn 113
changing reg in insn 117
changing reg in insn 118
changing reg in insn 120
changing reg in insn 123
changing reg in insn 124
changing reg in insn 131
changing reg in insn 129
changing reg in insn 128
changing reg in insn 127
changing reg in insn 126
changing reg in insn 125
changing reg in insn 132
changing reg in insn 130
changing reg in insn 129
changing reg in insn 128
changing reg in insn 127
changing reg in insn 126
changing reg in insn 130
changing reg in insn 131
changing reg in insn 133
changing reg in insn 136
changing reg in insn 137
changing reg in insn 144
changing reg in insn 142
changing reg in insn 141
changing reg in insn 140
changing reg in insn 139
changing reg in insn 138
changing reg in insn 145
changing reg in insn 143
changing reg in insn 142
changing reg in insn 141
changing reg in insn 140
changing reg in insn 139
changing reg in insn 143
changing reg in insn 144
changing reg in insn 146
changing reg in insn 147
changing reg in insn 148
changing reg in insn 149
changing reg in insn 150
changing reg in insn 151
changing reg in insn 158
changing reg in insn 156
changing reg in insn 155
changing reg in insn 154
changing reg in insn 153
changing reg in insn 152
changing reg in insn 159
changing reg in insn 157
changing reg in insn 156
changing reg in insn 155
changing reg in insn 154
changing reg in insn 153
changing reg in insn 157
changing reg in insn 158
changing reg in insn 160
changing reg in insn 163
changing reg in insn 164
changing reg in insn 171
changing reg in insn 169
changing reg in insn 168
changing reg in insn 167
changing reg in insn 166
changing reg in insn 165
changing reg in insn 172
changing reg in insn 170
changing reg in insn 169
changing reg in insn 168
changing reg in insn 167
changing reg in insn 166
changing reg in insn 170
changing reg in insn 171
changing reg in insn 173
changing reg in insn 176
changing reg in insn 177
changing reg in insn 184
changing reg in insn 182
changing reg in insn 181
changing reg in insn 180
changing reg in insn 179
changing reg in insn 178
changing reg in insn 185
changing reg in insn 183
changing reg in insn 182
changing reg in insn 181
changing reg in insn 180
changing reg in insn 179
changing reg in insn 183
changing reg in insn 184
changing reg in insn 186
changing reg in insn 189
changing reg in insn 190
changing reg in insn 197
changing reg in insn 195
changing reg in insn 194
changing reg in insn 193
changing reg in insn 192
changing reg in insn 191
changing reg in insn 198
changing reg in insn 196
changing reg in insn 195
changing reg in insn 194
changing reg in insn 193
changing reg in insn 192
changing reg in insn 196
changing reg in insn 197
changing reg in insn 199
changing reg in insn 202
changing reg in insn 203
changing reg in insn 210
changing reg in insn 208
changing reg in insn 207
changing reg in insn 206
changing reg in insn 205
changing reg in insn 204
changing reg in insn 211
changing reg in insn 209
changing reg in insn 208
changing reg in insn 207
changing reg in insn 206
changing reg in insn 205
changing reg in insn 209
changing reg in insn 210
changing reg in insn 212
changing reg in insn 213
changing reg in insn 214
changing reg in insn 215
changing reg in insn 216
changing reg in insn 217
changing reg in insn 224
changing reg in insn 222
changing reg in insn 221
changing reg in insn 220
changing reg in insn 219
changing reg in insn 218
changing reg in insn 225
changing reg in insn 223
changing reg in insn 222
changing reg in insn 221
changing reg in insn 220
changing reg in insn 219
changing reg in insn 223
changing reg in insn 224
changing reg in insn 226
changing reg in insn 229
changing reg in insn 230
changing reg in insn 237
changing reg in insn 235
changing reg in insn 234
changing reg in insn 233
changing reg in insn 232
changing reg in insn 231
changing reg in insn 238
changing reg in insn 236
changing reg in insn 235
changing reg in insn 234
changing reg in insn 233
changing reg in insn 232
changing reg in insn 236
changing reg in insn 237
changing reg in insn 239
changing reg in insn 242
changing reg in insn 243
changing reg in insn 250
changing reg in insn 248
changing reg in insn 247
changing reg in insn 246
changing reg in insn 245
changing reg in insn 244
changing reg in insn 251
changing reg in insn 249
changing reg in insn 248
changing reg in insn 247
changing reg in insn 246
changing reg in insn 245
changing reg in insn 249
changing reg in insn 250
changing reg in insn 252
changing reg in insn 255
changing reg in insn 256
changing reg in insn 263
changing reg in insn 261
changing reg in insn 260
changing reg in insn 259
changing reg in insn 258
changing reg in insn 257
changing reg in insn 264
changing reg in insn 262
changing reg in insn 261
changing reg in insn 260
changing reg in insn 259
changing reg in insn 258
changing reg in insn 262
changing reg in insn 263
changing reg in insn 265
changing reg in insn 268
changing reg in insn 269
changing reg in insn 276
changing reg in insn 274
changing reg in insn 273
changing reg in insn 272
changing reg in insn 271
changing reg in insn 270
changing reg in insn 277
changing reg in insn 275
changing reg in insn 274
changing reg in insn 273
changing reg in insn 272
changing reg in insn 271
changing reg in insn 275
changing reg in insn 276
changing reg in insn 278
changing reg in insn 281
changing reg in insn 282
changing reg in insn 289
changing reg in insn 287
changing reg in insn 286
changing reg in insn 285
changing reg in insn 284
changing reg in insn 283
changing reg in insn 290
changing reg in insn 288
changing reg in insn 287
changing reg in insn 286
changing reg in insn 285
changing reg in insn 284
changing reg in insn 288
changing reg in insn 289
changing reg in insn 291
changing reg in insn 302
changing reg in insn 303
changing reg in insn 307
changing reg in insn 308
changing reg in insn 310
changing reg in insn 325
changing reg in insn 326
changing reg in insn 328
changing reg in insn 331
changing reg in insn 335
changing reg in insn 333
changing reg in insn 334
changing reg in insn 332
changing reg in insn 333
changing reg in insn 334
changing reg in insn 335
changing reg in insn 344
changing reg in insn 345
changing reg in insn 347
changing reg in insn 357
changing reg in insn 358
changing reg in insn 360
changing reg in insn 370
changing reg in insn 371
changing reg in insn 373
changing reg in insn 384
changing reg in insn 385
changing reg in insn 394
changing reg in insn 395
changing reg in insn 396
changing reg in insn 397
changing reg in insn 399
changing reg in insn 409
changing reg in insn 410
changing reg in insn 418
changing reg in insn 416
changing reg in insn 415
changing reg in insn 414
changing reg in insn 413
changing reg in insn 412
changing reg in insn 419
changing reg in insn 417
changing reg in insn 416
changing reg in insn 415
changing reg in insn 414
changing reg in insn 413
changing reg in insn 417
changing reg in insn 418
changing reg in insn 420
changing reg in insn 423
changing reg in insn 424
changing reg in insn 425
changing reg in insn 426
changing reg in insn 434
changing reg in insn 432
changing reg in insn 431
changing reg in insn 430
changing reg in insn 429
changing reg in insn 428
changing reg in insn 435
changing reg in insn 433
changing reg in insn 432
changing reg in insn 431
changing reg in insn 430
changing reg in insn 429
changing reg in insn 433
changing reg in insn 434
changing reg in insn 436
changing reg in insn 441
changing reg in insn 442
changing reg in insn 444
changing reg in insn 454
changing reg in insn 455
changing reg in insn 463
changing reg in insn 461
changing reg in insn 460
changing reg in insn 459
changing reg in insn 458
changing reg in insn 457
changing reg in insn 464
changing reg in insn 462
changing reg in insn 461
changing reg in insn 460
changing reg in insn 459
changing reg in insn 458
changing reg in insn 462
changing reg in insn 463
changing reg in insn 465
changing reg in insn 469
changing reg in insn 470
changing reg in insn 472
changing reg in insn 482
changing reg in insn 483
changing reg in insn 491
changing reg in insn 489
changing reg in insn 488
changing reg in insn 487
changing reg in insn 486
changing reg in insn 485
changing reg in insn 492
changing reg in insn 490
changing reg in insn 489
changing reg in insn 488
changing reg in insn 487
changing reg in insn 486
changing reg in insn 490
changing reg in insn 491
changing reg in insn 493
changing reg in insn 494
changing reg in insn 495
changing reg in insn 496
changing reg in insn 498
changing reg in insn 506
changing reg in insn 507
changing reg in insn 508
changing reg in insn 509
changing reg in insn 517
changing reg in insn 515
changing reg in insn 514
changing reg in insn 513
changing reg in insn 512
changing reg in insn 511
changing reg in insn 518
changing reg in insn 516
changing reg in insn 515
changing reg in insn 514
changing reg in insn 513
changing reg in insn 512
changing reg in insn 516
changing reg in insn 517
changing reg in insn 519
changing reg in insn 520
changing reg in insn 521
changing reg in insn 522
changing reg in insn 524
changing reg in insn 532
changing reg in insn 533
changing reg in insn 541
changing reg in insn 539
changing reg in insn 538
changing reg in insn 537
changing reg in insn 536
changing reg in insn 535
changing reg in insn 542
changing reg in insn 540
changing reg in insn 539
changing reg in insn 538
changing reg in insn 537
changing reg in insn 536
changing reg in insn 540
changing reg in insn 541
changing reg in insn 543
changing reg in insn 555
changing reg in insn 556
changing reg in insn 558
changing reg in insn 568
changing reg in insn 569
changing reg in insn 577
changing reg in insn 575
changing reg in insn 574
changing reg in insn 573
changing reg in insn 572
changing reg in insn 571
changing reg in insn 578
changing reg in insn 576
changing reg in insn 575
changing reg in insn 574
changing reg in insn 573
changing reg in insn 572
changing reg in insn 576
changing reg in insn 577
changing reg in insn 579
changing reg in insn 583
changing reg in insn 584
changing reg in insn 586
changing reg in insn 596
changing reg in insn 597
changing reg in insn 605
changing reg in insn 603
changing reg in insn 602
changing reg in insn 601
changing reg in insn 600
changing reg in insn 599
changing reg in insn 606
changing reg in insn 604
changing reg in insn 603
changing reg in insn 602
changing reg in insn 601
changing reg in insn 600
changing reg in insn 604
changing reg in insn 605
changing reg in insn 607
changing reg in insn 608
changing reg in insn 609
changing reg in insn 610
changing reg in insn 612
changing reg in insn 630
changing reg in insn 631
changing reg in insn 633
changing reg in insn 643
changing reg in insn 644
changing reg in insn 652
changing reg in insn 650
changing reg in insn 649
changing reg in insn 648
changing reg in insn 647
changing reg in insn 646
changing reg in insn 653
changing reg in insn 651
changing reg in insn 650
changing reg in insn 649
changing reg in insn 648
changing reg in insn 647
changing reg in insn 651
changing reg in insn 652
changing reg in insn 654
changing reg in insn 655
changing reg in insn 656
changing reg in insn 657
changing reg in insn 659
changing reg in insn 667
changing reg in insn 668
changing reg in insn 669
changing reg in insn 670
changing reg in insn 678
changing reg in insn 676
changing reg in insn 675
changing reg in insn 674
changing reg in insn 673
changing reg in insn 672
changing reg in insn 679
changing reg in insn 677
changing reg in insn 676
changing reg in insn 675
changing reg in insn 674
changing reg in insn 673
changing reg in insn 677
changing reg in insn 678
changing reg in insn 680
changing reg in insn 681
changing reg in insn 682
changing reg in insn 683
changing reg in insn 685
changing reg in insn 686
changing reg in insn 694
changing reg in insn 692
changing reg in insn 691
changing reg in insn 690
changing reg in insn 689
changing reg in insn 688
changing reg in insn 695
changing reg in insn 693
changing reg in insn 692
changing reg in insn 691
changing reg in insn 690
changing reg in insn 689
changing reg in insn 693
changing reg in insn 694
changing reg in insn 696
changing reg in insn 697
changing reg in insn 698
changing reg in insn 699
changing reg in insn 701
changing reg in insn 709
changing reg in insn 710
changing reg in insn 718
changing reg in insn 716
changing reg in insn 715
changing reg in insn 714
changing reg in insn 713
changing reg in insn 712
changing reg in insn 719
changing reg in insn 717
changing reg in insn 716
changing reg in insn 715
changing reg in insn 714
changing reg in insn 713
changing reg in insn 717
changing reg in insn 718
changing reg in insn 720
changing reg in insn 736
changing reg in insn 737
changing reg in insn 739
changing reg in insn 756
changing reg in insn 757
changing reg in insn 759
changing reg in insn 776
changing reg in insn 777
changing reg in insn 779
changing reg in insn 790
changing reg in insn 791
changing reg in insn 795
changing reg in insn 796
changing reg in insn 797
changing reg in insn 799
changing reg in insn 798
changing reg in insn 799
changing reg in insn 809
changing reg in insn 810
changing reg in insn 812
changing reg in insn 823
changing reg in insn 824
changing reg in insn 830
changing reg in insn 831
changing reg in insn 833
changing reg in insn 834
changing reg in insn 835
changing reg in insn 836
changing reg in insn 846
changing reg in insn 847
changing reg in insn 849
changing reg in insn 860
changing reg in insn 861
changing reg in insn 865
changing reg in insn 866
changing reg in insn 868
changing reg in insn 869
changing reg in insn 871
changing reg in insn 881
changing reg in insn 882
changing reg in insn 883
changing reg in insn 884
changing reg in insn 886
changing reg in insn 908
changing reg in insn 909
changing reg in insn 911
changing reg in insn 922
changing reg in insn 923
changing reg in insn 929
changing reg in insn 930
changing reg in insn 933
changing reg in insn 934
changing reg in insn 936
changing reg in insn 946
changing reg in insn 947
changing reg in insn 949
changing reg in insn 950
changing reg in insn 952
changing reg in insn 974
changing reg in insn 975
changing reg in insn 977
changing reg in insn 988
changing reg in insn 989
changing reg in insn 991
changing reg in insn 1001
changing reg in insn 1002
changing reg in insn 1003
changing reg in insn 1004
changing reg in insn 1006
changing reg in insn 1023
changing reg in insn 1024
changing reg in insn 1026
changing reg in insn 1037
changing reg in insn 1038
changing reg in insn 1044
changing reg in insn 1045
changing reg in insn 1047
changing reg in insn 1058
changing reg in insn 1059
changing reg in insn 1064
changing reg in insn 1065
changing reg in insn 1067
changing reg in insn 1079
changing reg in insn 1080
changing reg in insn 1086
changing reg in insn 1087
changing reg in insn 1089
changing reg in insn 1100
changing reg in insn 1101
changing reg in insn 1106
changing reg in insn 1107
changing reg in insn 1109
changing reg in insn 1121
changing reg in insn 1122
changing reg in insn 1128
changing reg in insn 1129
changing reg in insn 1131
changing reg in insn 1142
changing reg in insn 1143
changing reg in insn 1152
changing reg in insn 1153
changing reg in insn 1158
changing reg in insn 1159
changing reg in insn 1161
changing reg in insn 1172
changing reg in insn 1173
changing reg in insn 1183
changing reg in insn 1184
changing reg in insn 1190
changing reg in insn 1191
changing reg in insn 1193
changing reg in insn 1204
changing reg in insn 1205
changing reg in insn 1214
changing reg in insn 1215
changing reg in insn 1220
changing reg in insn 1221
changing reg in insn 1223
changing reg in insn 1234
changing reg in insn 1235
changing reg in insn 1245
changing reg in insn 1246
changing reg in insn 1252
changing reg in insn 1253
changing reg in insn 1255
changing reg in insn 1265
changing reg in insn 1266
changing reg in insn 1271
changing reg in insn 1272
changing reg in insn 1274
changing reg in insn 1284
changing reg in insn 1285
changing reg in insn 1290
changing reg in insn 1291
changing reg in insn 1293
changing reg in insn 1309
changing reg in insn 1311
changing reg in insn 1310
changing reg in insn 1311
changing reg in insn 1321
changing reg in insn 1322
changing reg in insn 1340
changing reg in insn 1341
changing reg in insn 1345
changing reg in insn 1346
changing reg in insn 1350
changing reg in insn 1351
changing reg in insn 1361
changing reg in insn 1362
changing reg in insn 1362
changing reg in insn 1364
changing reg in insn 1363
changing reg in insn 1365
changing reg in insn 1379
changing reg in insn 1380
changing reg in insn 1384
changing reg in insn 1385
changing reg in insn 1389
changing reg in insn 1390
changing reg in insn 1395
changing reg in insn 1396
changing reg in insn 1397
changing reg in insn 1398
changing reg in insn 1415
changing reg in insn 1416
changing reg in insn 1448
changing reg in insn 1449
changing reg in insn 1453
changing reg in insn 1454
changing reg in insn 1458
changing reg in insn 1459
changing reg in insn 1475
changing reg in insn 1476
changing reg in insn 1493
changing reg in insn 1494
changing reg in insn 1498
changing reg in insn 1499
changing reg in insn 1503
changing reg in insn 1504
changing reg in insn 1520
changing reg in insn 1521
changing reg in insn 1540
changing reg in insn 1541
changing reg in insn 1544
changing reg in insn 1545
changing reg in insn 1546
changing reg in insn 1547
changing reg in insn 1550
changing reg in insn 1551
changing reg in insn 1555
changing reg in insn 1556
changing reg in insn 1557
changing reg in insn 1558
changing reg in insn 1567
changing reg in insn 1568
changing reg in insn 1572
changing reg in insn 1573
changing reg in insn 1574
changing reg in insn 1575
changing reg in insn 1579
changing reg in insn 1580
changing reg in insn 1581
changing reg in insn 1582
changing reg in insn 1587
changing reg in insn 1588
changing reg in insn 1589
changing reg in insn 1590
changing reg in insn 1590
changing reg in insn 1591
changing reg in insn 1594
changing reg in insn 1595
changing reg in insn 1596
changing reg in insn 1597
changing reg in insn 1597
changing reg in insn 1598
changing reg in insn 1605
changing reg in insn 1606
changing reg in insn 1607
changing reg in insn 1608
changing reg in insn 1608
changing reg in insn 1609
changing reg in insn 1612
changing reg in insn 1613
changing reg in insn 1614
changing reg in insn 1615
changing reg in insn 1615
changing reg in insn 1616
changing reg in insn 1619
changing reg in insn 1620
changing reg in insn 1622
changing reg in insn 1623
changing reg in insn 1623
changing reg in insn 1624
changing reg in insn 1627
changing reg in insn 1628
changing reg in insn 1629
changing reg in insn 1630
changing reg in insn 1630
changing reg in insn 1631
changing reg in insn 1634
changing reg in insn 1635
changing reg in insn 1636
changing reg in insn 1637
changing reg in insn 1637
changing reg in insn 1638
changing reg in insn 1658
changing reg in insn 1659
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 338.
verify found no changes in insn with uid = 352.
verify found no changes in insn with uid = 365.
verify found no changes in insn with uid = 378.
verify found no changes in insn with uid = 404.
verify found no changes in insn with uid = 449.
verify found no changes in insn with uid = 476.
verify found no changes in insn with uid = 502.
verify found no changes in insn with uid = 528.
verify found no changes in insn with uid = 563.
verify found no changes in insn with uid = 590.
verify found no changes in insn with uid = 616.
verify found no changes in insn with uid = 637.
verify found no changes in insn with uid = 663.
verify found no changes in insn with uid = 705.
verify found no changes in insn with uid = 744.
verify found no changes in insn with uid = 750.
verify found no changes in insn with uid = 752.
verify found no changes in insn with uid = 764.
verify found no changes in insn with uid = 770.
verify found no changes in insn with uid = 772.
verify found no changes in insn with uid = 784.
verify found no changes in insn with uid = 817.
verify found no changes in insn with uid = 854.
verify found no changes in insn with uid = 875.
verify found no changes in insn with uid = 893.
verify found no changes in insn with uid = 916.
verify found no changes in insn with uid = 940.
verify found no changes in insn with uid = 959.
verify found no changes in insn with uid = 982.
verify found no changes in insn with uid = 995.
verify found no changes in insn with uid = 1013.
verify found no changes in insn with uid = 1031.
verify found no changes in insn with uid = 1052.
verify found no changes in insn with uid = 1072.
verify found no changes in insn with uid = 1094.
verify found no changes in insn with uid = 1114.
verify found no changes in insn with uid = 1136.
verify found no changes in insn with uid = 1166.
verify found no changes in insn with uid = 1198.
verify found no changes in insn with uid = 1228.
verify found no changes in insn with uid = 1260.
verify found no changes in insn with uid = 1279.
verify found no changes in insn with uid = 1298.
verify found no changes in insn with uid = 1303.
verify found no changes in insn with uid = 1305.
verify found no changes in insn with uid = 1366.
verify found no changes in insn with uid = 1407.
verify found no changes in insn with uid = 1422.
verify found no changes in insn with uid = 1427.
verify found no changes in insn with uid = 1543.
verify found no changes in insn with uid = 1549.
verify found no changes in insn with uid = 1560.
verify found no changes in insn with uid = 1571.
verify found no changes in insn with uid = 1578.
verify found no changes in insn with uid = 1586.
verify found no changes in insn with uid = 1593.
verify found no changes in insn with uid = 1600.
verify found no changes in insn with uid = 1611.
verify found no changes in insn with uid = 1618.
verify found no changes in insn with uid = 1626.
verify found no changes in insn with uid = 1633.
verify found no changes in insn with uid = 1640.
verify found no changes in insn with uid = 1648.
verify found no changes in insn with uid = 1662.


int command_line(Preprocess*, IOFiles*, Procpar_info*, int, char**, int*, int*, int*, bool*, bool*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={803d,754u} r1={203d,200u,131e} r2={74d,9u,3e} r3={9d,9u} r4={111d,46u} r5={129d,64u} r6={1d,465u} r7={1d,215u} r8={65d} r9={65d} r10={65d} r11={65d} r12={65d} r13={65d} r14={65d} r15={65d} r16={4e} r17={499d,81u} r18={65d} r19={65d} r20={1d,1u,108e} r21={74d,12u} r22={66d} r23={66d} r24={66d} r25={66d} r26={66d} r27={66d} r28={66d} r29={65d} r30={65d} r31={65d} r32={65d} r33={65d} r34={65d} r35={65d} r36={65d} r37={66d,1u} r38={66d,1u} r39={65d} r40={65d} r45={65d} r46={65d} r47={65d} r48={65d} r49={65d} r50={65d} r51={65d} r52={65d} 
;;    total ref usage 6423{4319d,1858u,246e} in 1411{1346 regular + 65 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 450 451 452 453 454
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])
        (reg:DI 5 di [ preprocess ])) sim2fitman_com_line.cpp:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ preprocess ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])
        (reg:DI 4 si [ io_filenames ])) sim2fitman_com_line.cpp:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ io_filenames ])
        (nil)))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_com_line.cpp:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ procpar_info ])
        (nil)))
(insn 5 4 6 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -860 [0xfffffffffffffca4])) [0 argc+0 S4 A32])
        (reg:SI 2 cx [ argc ])) sim2fitman_com_line.cpp:50 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ argc ])
        (nil)))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])
        (reg:DI 37 r8 [ argv ])) sim2fitman_com_line.cpp:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ argv ])
        (nil)))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])
        (reg:DI 38 r9 [ fid ])) sim2fitman_com_line.cpp:50 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ fid ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:54 91 {*movqi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:55 91 {*movqi_internal}
     (nil))
(insn 13 12 14 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:56 91 {*movqi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -811 [0xfffffffffffffcd5])) [0 rscale_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:58 91 {*movqi_internal}
     (nil))
(insn 15 14 16 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -810 [0xfffffffffffffcd6])) [0 rbc_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:59 91 {*movqi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -809 [0xfffffffffffffcd7])) [0 rif_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:60 91 {*movqi_internal}
     (nil))
(insn 17 16 18 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:61 91 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -815 [0xfffffffffffffcd1])) [0 only_suppressed+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:63 91 {*movqi_internal}
     (nil))
(insn 19 18 20 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -814 [0xfffffffffffffcd2])) [0 only_unsuppressed+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:64 91 {*movqi_internal}
     (nil))
(insn 20 19 21 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [0 temp_long+0 S8 A64])
        (const_int 0 [0])) sim2fitman_com_line.cpp:66 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:67 89 {*movsi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -796 [0xfffffffffffffce4])) [0 s_u_out+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:68 89 {*movsi_internal}
     (nil))
(insn 23 22 24 2 (parallel [
            (set (reg:DI 0 ax [450])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:71 274 {*adddi_1}
     (nil))
(insn 24 23 1820 2 (set (reg:DI 3 bx [762])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_com_line.cpp:71 87 {*movdi_internal_rex64}
     (nil))
(insn 1820 24 25 2 (set (mem/c:DI (reg:DI 0 ax [450]) [0 MEM[(void *)&filename]+0 S8 A64])
        (reg:DI 3 bx [762])) sim2fitman_com_line.cpp:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx [762])
        (nil)))
(insn 25 1820 1821 2 (set (reg:DI 3 bx [763])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_com_line.cpp:71 87 {*movdi_internal_rex64}
     (nil))
(insn 1821 25 26 2 (set (mem/c:DI (plus:DI (reg:DI 0 ax [450])
                (const_int 8 [0x8])) [0 MEM[(void *)&filename]+8 S8 A64])
        (reg:DI 3 bx [763])) sim2fitman_com_line.cpp:71 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx [763])
        (nil)))
(insn 26 1821 27 2 (set (mem/c:SI (plus:DI (reg:DI 0 ax [450])
                (const_int 16 [0x10])) [0 MEM[(void *)&filename]+16 S4 A64])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_com_line.cpp:71 89 {*movsi_internal}
     (nil))
(insn 27 26 28 2 (set (mem/c:HI (plus:DI (reg:DI 0 ax [450])
                (const_int 20 [0x14])) [0 MEM[(void *)&filename]+20 S2 A32])
        (const_int 101 [0x65])) sim2fitman_com_line.cpp:71 90 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [450])
        (nil)))
(insn 28 27 29 2 (parallel [
            (set (reg:DI 0 ax [451])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:72 274 {*adddi_1}
     (nil))
(insn 29 28 30 2 (parallel [
            (set (reg:DI 0 ax [452])
                (plus:DI (reg:DI 0 ax [451])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:72 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [451])
        (nil)))
(insn 30 29 1822 2 (set (reg:DI 2 cx [764])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_com_line.cpp:72 87 {*movdi_internal_rex64}
     (nil))
(insn 1822 30 31 2 (set (mem/c:DI (reg:DI 0 ax [452]) [0 MEM[(void *)&filename + 256B]+0 S8 A64])
        (reg:DI 2 cx [764])) sim2fitman_com_line.cpp:72 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [764])
        (nil)))
(insn 31 1822 1823 2 (set (reg:DI 3 bx [765])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_com_line.cpp:72 87 {*movdi_internal_rex64}
     (nil))
(insn 1823 31 32 2 (set (mem/c:DI (plus:DI (reg:DI 0 ax [452])
                (const_int 8 [0x8])) [0 MEM[(void *)&filename + 256B]+8 S8 A64])
        (reg:DI 3 bx [765])) sim2fitman_com_line.cpp:72 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx [765])
        (nil)))
(insn 32 1823 33 2 (set (mem/c:SI (plus:DI (reg:DI 0 ax [452])
                (const_int 16 [0x10])) [0 MEM[(void *)&filename + 256B]+16 S4 A64])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_com_line.cpp:72 89 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (mem/c:HI (plus:DI (reg:DI 0 ax [452])
                (const_int 20 [0x14])) [0 MEM[(void *)&filename + 256B]+20 S2 A32])
        (const_int 101 [0x65])) sim2fitman_com_line.cpp:72 90 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [452])
        (nil)))
(insn 34 33 35 2 (parallel [
            (set (reg:DI 0 ax [453])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:73 274 {*adddi_1}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg:DI 0 ax [454])
                (plus:DI (reg:DI 0 ax [453])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:73 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [453])
        (nil)))
(insn 36 35 1824 2 (set (reg:DI 2 cx [766])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_com_line.cpp:73 87 {*movdi_internal_rex64}
     (nil))
(insn 1824 36 37 2 (set (mem/c:DI (reg:DI 0 ax [454]) [0 MEM[(void *)&filename + 512B]+0 S8 A64])
        (reg:DI 2 cx [766])) sim2fitman_com_line.cpp:73 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [766])
        (nil)))
(insn 37 1824 1825 2 (set (reg:DI 3 bx [767])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_com_line.cpp:73 87 {*movdi_internal_rex64}
     (nil))
(insn 1825 37 38 2 (set (mem/c:DI (plus:DI (reg:DI 0 ax [454])
                (const_int 8 [0x8])) [0 MEM[(void *)&filename + 512B]+8 S8 A64])
        (reg:DI 3 bx [767])) sim2fitman_com_line.cpp:73 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 3 bx [767])
        (nil)))
(insn 38 1825 39 2 (set (mem/c:SI (plus:DI (reg:DI 0 ax [454])
                (const_int 16 [0x10])) [0 MEM[(void *)&filename + 512B]+16 S4 A64])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_com_line.cpp:73 89 {*movsi_internal}
     (nil))
(insn 39 38 40 2 (set (mem/c:HI (plus:DI (reg:DI 0 ax [454])
                (const_int 20 [0x14])) [0 MEM[(void *)&filename + 512B]+20 S2 A32])
        (const_int 101 [0x65])) sim2fitman_com_line.cpp:73 90 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax [454])
        (nil)))
(insn 40 39 1704 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:76 89 {*movsi_internal}
     (nil))
(jump_insn 1704 40 1705 2 (set (pc)
        (label_ref 295)) sim2fitman_com_line.cpp:76 650 {jump}
     (nil)
 -> 295)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1705 1704 297)
;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533
(code_label 297 1705 43 3 3 "" [1 uses])
(note 43 297 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 3 (set (reg:SI 0 ax [455])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:77 89 {*movsi_internal}
     (nil))
(insn 45 44 46 3 (set (reg:DI 1 dx [orig:60 D.6080 ] [60])
        (sign_extend:DI (reg:SI 0 ax [455]))) sim2fitman_com_line.cpp:77 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [455])
        (nil)))
(insn 46 45 47 3 (set (reg:DI 0 ax [456])
        (reg:DI 1 dx [orig:60 D.6080 ] [60])) sim2fitman_com_line.cpp:77 87 {*movdi_internal_rex64}
     (nil))
(insn 47 46 48 3 (parallel [
            (set (reg:DI 0 ax [456])
                (ashift:DI (reg:DI 0 ax [456])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 513 {*ashldi3_1}
     (nil))
(insn 48 47 49 3 (parallel [
            (set (reg:DI 0 ax [456])
                (plus:DI (reg:DI 0 ax [456])
                    (reg:DI 1 dx [orig:60 D.6080 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:60 D.6080 ] [60])
            (const_int 9 [0x9]))
        (nil)))
(insn 49 48 50 3 (parallel [
            (set (reg:DI 0 ax [456])
                (ashift:DI (reg:DI 0 ax [456])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 513 {*ashldi3_1}
     (nil))
(insn 50 49 51 3 (parallel [
            (set (reg:DI 0 ax [456])
                (plus:DI (reg:DI 0 ax [456])
                    (reg:DI 1 dx [orig:60 D.6080 ] [60])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 D.6080 ] [60])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:60 D.6080 ] [60])
                (const_int 19 [0x13]))
            (nil))))
(insn 51 50 52 3 (parallel [
            (set (reg:DI 0 ax [457])
                (ashift:DI (reg:DI 0 ax [456])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [456])
        (nil)))
(insn 52 51 53 3 (set (reg:DI 0 ax [456])
        (reg:DI 0 ax [457])) sim2fitman_com_line.cpp:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [457])
        (nil)))
(insn 53 52 54 3 (set (reg:DI 1 dx [orig:61 D.6080 ] [61])
        (reg:DI 0 ax [456])) sim2fitman_com_line.cpp:77 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [456])
        (nil)))
(insn 54 53 55 3 (set (reg/f:DI 0 ax [458])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:77 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 3 (parallel [
            (set (reg/f:DI 0 ax [orig:62 D.6081 ] [62])
                (plus:DI (reg/f:DI 0 ax [458])
                    (reg:DI 1 dx [orig:61 D.6080 ] [61])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:77 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [458])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:61 D.6080 ] [61])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:61 D.6080 ] [61]))
                (nil)))))
(insn 56 55 57 3 (set (mem/j:SI (reg/f:DI 0 ax [orig:62 D.6081 ] [62]) [0 _35->fid_scale+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:77 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:62 D.6081 ] [62])
        (nil)))
(insn 57 56 58 3 (set (reg:SI 0 ax [459])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:78 89 {*movsi_internal}
     (nil))
(insn 58 57 59 3 (set (reg:DI 1 dx [orig:63 D.6080 ] [63])
        (sign_extend:DI (reg:SI 0 ax [459]))) sim2fitman_com_line.cpp:78 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [459])
        (nil)))
(insn 59 58 60 3 (set (reg:DI 0 ax [460])
        (reg:DI 1 dx [orig:63 D.6080 ] [63])) sim2fitman_com_line.cpp:78 87 {*movdi_internal_rex64}
     (nil))
(insn 60 59 61 3 (parallel [
            (set (reg:DI 0 ax [460])
                (ashift:DI (reg:DI 0 ax [460])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 513 {*ashldi3_1}
     (nil))
(insn 61 60 62 3 (parallel [
            (set (reg:DI 0 ax [460])
                (plus:DI (reg:DI 0 ax [460])
                    (reg:DI 1 dx [orig:63 D.6080 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:63 D.6080 ] [63])
            (const_int 9 [0x9]))
        (nil)))
(insn 62 61 63 3 (parallel [
            (set (reg:DI 0 ax [460])
                (ashift:DI (reg:DI 0 ax [460])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 513 {*ashldi3_1}
     (nil))
(insn 63 62 64 3 (parallel [
            (set (reg:DI 0 ax [460])
                (plus:DI (reg:DI 0 ax [460])
                    (reg:DI 1 dx [orig:63 D.6080 ] [63])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:63 D.6080 ] [63])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:63 D.6080 ] [63])
                (const_int 19 [0x13]))
            (nil))))
(insn 64 63 65 3 (parallel [
            (set (reg:DI 0 ax [461])
                (ashift:DI (reg:DI 0 ax [460])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [460])
        (nil)))
(insn 65 64 66 3 (set (reg:DI 0 ax [460])
        (reg:DI 0 ax [461])) sim2fitman_com_line.cpp:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [461])
        (nil)))
(insn 66 65 67 3 (set (reg:DI 1 dx [orig:64 D.6080 ] [64])
        (reg:DI 0 ax [460])) sim2fitman_com_line.cpp:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [460])
        (nil)))
(insn 67 66 68 3 (set (reg/f:DI 0 ax [462])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:78 87 {*movdi_internal_rex64}
     (nil))
(insn 68 67 69 3 (parallel [
            (set (reg/f:DI 0 ax [orig:65 D.6081 ] [65])
                (plus:DI (reg/f:DI 0 ax [462])
                    (reg:DI 1 dx [orig:64 D.6080 ] [64])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:78 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [462])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:64 D.6080 ] [64])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:64 D.6080 ] [64]))
                (nil)))))
(insn 69 68 70 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:65 D.6081 ] [65])
                (const_int 8 [0x8])) [0 _38->scaleby+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:78 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:65 D.6081 ] [65])
        (nil)))
(insn 70 69 71 3 (set (reg:SI 0 ax [463])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:79 89 {*movsi_internal}
     (nil))
(insn 71 70 72 3 (set (reg:DI 1 dx [orig:66 D.6080 ] [66])
        (sign_extend:DI (reg:SI 0 ax [463]))) sim2fitman_com_line.cpp:79 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [463])
        (nil)))
(insn 72 71 73 3 (set (reg:DI 0 ax [464])
        (reg:DI 1 dx [orig:66 D.6080 ] [66])) sim2fitman_com_line.cpp:79 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 3 (parallel [
            (set (reg:DI 0 ax [464])
                (ashift:DI (reg:DI 0 ax [464])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 513 {*ashldi3_1}
     (nil))
(insn 74 73 75 3 (parallel [
            (set (reg:DI 0 ax [464])
                (plus:DI (reg:DI 0 ax [464])
                    (reg:DI 1 dx [orig:66 D.6080 ] [66])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:66 D.6080 ] [66])
            (const_int 9 [0x9]))
        (nil)))
(insn 75 74 76 3 (parallel [
            (set (reg:DI 0 ax [464])
                (ashift:DI (reg:DI 0 ax [464])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 513 {*ashldi3_1}
     (nil))
(insn 76 75 77 3 (parallel [
            (set (reg:DI 0 ax [464])
                (plus:DI (reg:DI 0 ax [464])
                    (reg:DI 1 dx [orig:66 D.6080 ] [66])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.6080 ] [66])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:66 D.6080 ] [66])
                (const_int 19 [0x13]))
            (nil))))
(insn 77 76 78 3 (parallel [
            (set (reg:DI 0 ax [465])
                (ashift:DI (reg:DI 0 ax [464])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [464])
        (nil)))
(insn 78 77 79 3 (set (reg:DI 0 ax [464])
        (reg:DI 0 ax [465])) sim2fitman_com_line.cpp:79 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [465])
        (nil)))
(insn 79 78 80 3 (set (reg:DI 1 dx [orig:67 D.6080 ] [67])
        (reg:DI 0 ax [464])) sim2fitman_com_line.cpp:79 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [464])
        (nil)))
(insn 80 79 81 3 (set (reg/f:DI 0 ax [466])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:79 87 {*movdi_internal_rex64}
     (nil))
(insn 81 80 82 3 (parallel [
            (set (reg/f:DI 1 dx [orig:68 D.6081 ] [68])
                (plus:DI (reg:DI 1 dx [orig:67 D.6080 ] [67])
                    (reg/f:DI 0 ax [466])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:79 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [466])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:67 D.6080 ] [67])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:67 D.6080 ] [67]))
                (nil)))))
(insn 82 81 83 3 (set (reg:SF 0 ax [467])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) sim2fitman_com_line.cpp:79 135 {*movsf_internal}
     (nil))
(insn 83 82 84 3 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [orig:68 D.6081 ] [68])
                (const_int 4 [0x4])) [0 _41->scale_factor+0 S4 A32])
        (reg:SF 0 ax [467])) sim2fitman_com_line.cpp:79 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [467])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:68 D.6081 ] [68])
            (nil))))
(insn 84 83 85 3 (set (reg:SI 0 ax [468])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:80 89 {*movsi_internal}
     (nil))
(insn 85 84 86 3 (set (reg:DI 1 dx [orig:69 D.6080 ] [69])
        (sign_extend:DI (reg:SI 0 ax [468]))) sim2fitman_com_line.cpp:80 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [468])
        (nil)))
(insn 86 85 87 3 (set (reg:DI 0 ax [469])
        (reg:DI 1 dx [orig:69 D.6080 ] [69])) sim2fitman_com_line.cpp:80 87 {*movdi_internal_rex64}
     (nil))
(insn 87 86 88 3 (parallel [
            (set (reg:DI 0 ax [469])
                (ashift:DI (reg:DI 0 ax [469])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 513 {*ashldi3_1}
     (nil))
(insn 88 87 89 3 (parallel [
            (set (reg:DI 0 ax [469])
                (plus:DI (reg:DI 0 ax [469])
                    (reg:DI 1 dx [orig:69 D.6080 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:69 D.6080 ] [69])
            (const_int 9 [0x9]))
        (nil)))
(insn 89 88 90 3 (parallel [
            (set (reg:DI 0 ax [469])
                (ashift:DI (reg:DI 0 ax [469])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 513 {*ashldi3_1}
     (nil))
(insn 90 89 91 3 (parallel [
            (set (reg:DI 0 ax [469])
                (plus:DI (reg:DI 0 ax [469])
                    (reg:DI 1 dx [orig:69 D.6080 ] [69])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:69 D.6080 ] [69])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:69 D.6080 ] [69])
                (const_int 19 [0x13]))
            (nil))))
(insn 91 90 92 3 (parallel [
            (set (reg:DI 0 ax [470])
                (ashift:DI (reg:DI 0 ax [469])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [469])
        (nil)))
(insn 92 91 93 3 (set (reg:DI 0 ax [469])
        (reg:DI 0 ax [470])) sim2fitman_com_line.cpp:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [470])
        (nil)))
(insn 93 92 94 3 (set (reg:DI 1 dx [orig:70 D.6080 ] [70])
        (reg:DI 0 ax [469])) sim2fitman_com_line.cpp:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [469])
        (nil)))
(insn 94 93 95 3 (set (reg/f:DI 0 ax [471])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:80 87 {*movdi_internal_rex64}
     (nil))
(insn 95 94 96 3 (parallel [
            (set (reg/f:DI 0 ax [orig:71 D.6081 ] [71])
                (plus:DI (reg/f:DI 0 ax [471])
                    (reg:DI 1 dx [orig:70 D.6080 ] [70])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:80 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [471])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:70 D.6080 ] [70])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:70 D.6080 ] [70]))
                (nil)))))
(insn 96 95 97 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:71 D.6081 ] [71])
                (const_int 12 [0xc])) [0 _44->pre_ecc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:80 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:71 D.6081 ] [71])
        (nil)))
(insn 97 96 98 3 (set (reg:SI 0 ax [472])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:81 89 {*movsi_internal}
     (nil))
(insn 98 97 99 3 (set (reg:DI 1 dx [orig:72 D.6080 ] [72])
        (sign_extend:DI (reg:SI 0 ax [472]))) sim2fitman_com_line.cpp:81 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [472])
        (nil)))
(insn 99 98 100 3 (set (reg:DI 0 ax [473])
        (reg:DI 1 dx [orig:72 D.6080 ] [72])) sim2fitman_com_line.cpp:81 87 {*movdi_internal_rex64}
     (nil))
(insn 100 99 101 3 (parallel [
            (set (reg:DI 0 ax [473])
                (ashift:DI (reg:DI 0 ax [473])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 513 {*ashldi3_1}
     (nil))
(insn 101 100 102 3 (parallel [
            (set (reg:DI 0 ax [473])
                (plus:DI (reg:DI 0 ax [473])
                    (reg:DI 1 dx [orig:72 D.6080 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:72 D.6080 ] [72])
            (const_int 9 [0x9]))
        (nil)))
(insn 102 101 103 3 (parallel [
            (set (reg:DI 0 ax [473])
                (ashift:DI (reg:DI 0 ax [473])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 513 {*ashldi3_1}
     (nil))
(insn 103 102 104 3 (parallel [
            (set (reg:DI 0 ax [473])
                (plus:DI (reg:DI 0 ax [473])
                    (reg:DI 1 dx [orig:72 D.6080 ] [72])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 D.6080 ] [72])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:72 D.6080 ] [72])
                (const_int 19 [0x13]))
            (nil))))
(insn 104 103 105 3 (parallel [
            (set (reg:DI 0 ax [474])
                (ashift:DI (reg:DI 0 ax [473])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [473])
        (nil)))
(insn 105 104 106 3 (set (reg:DI 0 ax [473])
        (reg:DI 0 ax [474])) sim2fitman_com_line.cpp:81 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [474])
        (nil)))
(insn 106 105 107 3 (set (reg:DI 1 dx [orig:73 D.6080 ] [73])
        (reg:DI 0 ax [473])) sim2fitman_com_line.cpp:81 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [473])
        (nil)))
(insn 107 106 108 3 (set (reg/f:DI 0 ax [475])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:81 87 {*movdi_internal_rex64}
     (nil))
(insn 108 107 109 3 (parallel [
            (set (reg/f:DI 0 ax [orig:74 D.6081 ] [74])
                (plus:DI (reg/f:DI 0 ax [475])
                    (reg:DI 1 dx [orig:73 D.6080 ] [73])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:81 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [475])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:73 D.6080 ] [73])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:73 D.6080 ] [73]))
                (nil)))))
(insn 109 108 110 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:74 D.6081 ] [74])
                (const_int 16 [0x10])) [0 _47->bc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:81 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:74 D.6081 ] [74])
        (nil)))
(insn 110 109 111 3 (set (reg:SI 0 ax [476])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:82 89 {*movsi_internal}
     (nil))
(insn 111 110 112 3 (set (reg:DI 1 dx [orig:75 D.6080 ] [75])
        (sign_extend:DI (reg:SI 0 ax [476]))) sim2fitman_com_line.cpp:82 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [476])
        (nil)))
(insn 112 111 113 3 (set (reg:DI 0 ax [477])
        (reg:DI 1 dx [orig:75 D.6080 ] [75])) sim2fitman_com_line.cpp:82 87 {*movdi_internal_rex64}
     (nil))
(insn 113 112 114 3 (parallel [
            (set (reg:DI 0 ax [477])
                (ashift:DI (reg:DI 0 ax [477])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 513 {*ashldi3_1}
     (nil))
(insn 114 113 115 3 (parallel [
            (set (reg:DI 0 ax [477])
                (plus:DI (reg:DI 0 ax [477])
                    (reg:DI 1 dx [orig:75 D.6080 ] [75])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:75 D.6080 ] [75])
            (const_int 9 [0x9]))
        (nil)))
(insn 115 114 116 3 (parallel [
            (set (reg:DI 0 ax [477])
                (ashift:DI (reg:DI 0 ax [477])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 513 {*ashldi3_1}
     (nil))
(insn 116 115 117 3 (parallel [
            (set (reg:DI 0 ax [477])
                (plus:DI (reg:DI 0 ax [477])
                    (reg:DI 1 dx [orig:75 D.6080 ] [75])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:75 D.6080 ] [75])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:75 D.6080 ] [75])
                (const_int 19 [0x13]))
            (nil))))
(insn 117 116 118 3 (parallel [
            (set (reg:DI 0 ax [478])
                (ashift:DI (reg:DI 0 ax [477])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [477])
        (nil)))
(insn 118 117 119 3 (set (reg:DI 0 ax [477])
        (reg:DI 0 ax [478])) sim2fitman_com_line.cpp:82 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [478])
        (nil)))
(insn 119 118 120 3 (set (reg:DI 1 dx [orig:76 D.6080 ] [76])
        (reg:DI 0 ax [477])) sim2fitman_com_line.cpp:82 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [477])
        (nil)))
(insn 120 119 121 3 (set (reg/f:DI 0 ax [479])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:82 87 {*movdi_internal_rex64}
     (nil))
(insn 121 120 122 3 (parallel [
            (set (reg/f:DI 0 ax [orig:77 D.6081 ] [77])
                (plus:DI (reg/f:DI 0 ax [479])
                    (reg:DI 1 dx [orig:76 D.6080 ] [76])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:82 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [479])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:76 D.6080 ] [76])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:76 D.6080 ] [76]))
                (nil)))))
(insn 122 121 123 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:77 D.6081 ] [77])
                (const_int 20 [0x14])) [0 _50->file_type+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:82 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:77 D.6081 ] [77])
        (nil)))
(insn 123 122 124 3 (set (reg:SI 0 ax [480])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:83 89 {*movsi_internal}
     (nil))
(insn 124 123 125 3 (set (reg:DI 1 dx [orig:78 D.6080 ] [78])
        (sign_extend:DI (reg:SI 0 ax [480]))) sim2fitman_com_line.cpp:83 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [480])
        (nil)))
(insn 125 124 126 3 (set (reg:DI 0 ax [481])
        (reg:DI 1 dx [orig:78 D.6080 ] [78])) sim2fitman_com_line.cpp:83 87 {*movdi_internal_rex64}
     (nil))
(insn 126 125 127 3 (parallel [
            (set (reg:DI 0 ax [481])
                (ashift:DI (reg:DI 0 ax [481])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 513 {*ashldi3_1}
     (nil))
(insn 127 126 128 3 (parallel [
            (set (reg:DI 0 ax [481])
                (plus:DI (reg:DI 0 ax [481])
                    (reg:DI 1 dx [orig:78 D.6080 ] [78])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:78 D.6080 ] [78])
            (const_int 9 [0x9]))
        (nil)))
(insn 128 127 129 3 (parallel [
            (set (reg:DI 0 ax [481])
                (ashift:DI (reg:DI 0 ax [481])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 513 {*ashldi3_1}
     (nil))
(insn 129 128 130 3 (parallel [
            (set (reg:DI 0 ax [481])
                (plus:DI (reg:DI 0 ax [481])
                    (reg:DI 1 dx [orig:78 D.6080 ] [78])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:78 D.6080 ] [78])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:78 D.6080 ] [78])
                (const_int 19 [0x13]))
            (nil))))
(insn 130 129 131 3 (parallel [
            (set (reg:DI 0 ax [482])
                (ashift:DI (reg:DI 0 ax [481])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [481])
        (nil)))
(insn 131 130 132 3 (set (reg:DI 0 ax [481])
        (reg:DI 0 ax [482])) sim2fitman_com_line.cpp:83 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [482])
        (nil)))
(insn 132 131 133 3 (set (reg:DI 1 dx [orig:79 D.6080 ] [79])
        (reg:DI 0 ax [481])) sim2fitman_com_line.cpp:83 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [481])
        (nil)))
(insn 133 132 134 3 (set (reg/f:DI 0 ax [483])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:83 87 {*movdi_internal_rex64}
     (nil))
(insn 134 133 135 3 (parallel [
            (set (reg/f:DI 0 ax [orig:80 D.6081 ] [80])
                (plus:DI (reg/f:DI 0 ax [483])
                    (reg:DI 1 dx [orig:79 D.6080 ] [79])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:83 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [483])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:79 D.6080 ] [79])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:79 D.6080 ] [79]))
                (nil)))))
(insn 135 134 136 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:80 D.6081 ] [80])
                (const_int 24 [0x18])) [0 _53->data_zero_fill+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:83 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:80 D.6081 ] [80])
        (nil)))
(insn 136 135 137 3 (set (reg:SI 0 ax [484])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:84 89 {*movsi_internal}
     (nil))
(insn 137 136 138 3 (set (reg:DI 1 dx [orig:81 D.6080 ] [81])
        (sign_extend:DI (reg:SI 0 ax [484]))) sim2fitman_com_line.cpp:84 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [484])
        (nil)))
(insn 138 137 139 3 (set (reg:DI 0 ax [485])
        (reg:DI 1 dx [orig:81 D.6080 ] [81])) sim2fitman_com_line.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 139 138 140 3 (parallel [
            (set (reg:DI 0 ax [485])
                (ashift:DI (reg:DI 0 ax [485])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 513 {*ashldi3_1}
     (nil))
(insn 140 139 141 3 (parallel [
            (set (reg:DI 0 ax [485])
                (plus:DI (reg:DI 0 ax [485])
                    (reg:DI 1 dx [orig:81 D.6080 ] [81])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:81 D.6080 ] [81])
            (const_int 9 [0x9]))
        (nil)))
(insn 141 140 142 3 (parallel [
            (set (reg:DI 0 ax [485])
                (ashift:DI (reg:DI 0 ax [485])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 513 {*ashldi3_1}
     (nil))
(insn 142 141 143 3 (parallel [
            (set (reg:DI 0 ax [485])
                (plus:DI (reg:DI 0 ax [485])
                    (reg:DI 1 dx [orig:81 D.6080 ] [81])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:81 D.6080 ] [81])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:81 D.6080 ] [81])
                (const_int 19 [0x13]))
            (nil))))
(insn 143 142 144 3 (parallel [
            (set (reg:DI 0 ax [486])
                (ashift:DI (reg:DI 0 ax [485])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [485])
        (nil)))
(insn 144 143 145 3 (set (reg:DI 0 ax [485])
        (reg:DI 0 ax [486])) sim2fitman_com_line.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [486])
        (nil)))
(insn 145 144 146 3 (set (reg:DI 1 dx [orig:82 D.6080 ] [82])
        (reg:DI 0 ax [485])) sim2fitman_com_line.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [485])
        (nil)))
(insn 146 145 147 3 (set (reg/f:DI 0 ax [487])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:84 87 {*movdi_internal_rex64}
     (nil))
(insn 147 146 148 3 (parallel [
            (set (reg/f:DI 1 dx [orig:83 D.6081 ] [83])
                (plus:DI (reg:DI 1 dx [orig:82 D.6080 ] [82])
                    (reg/f:DI 0 ax [487])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:84 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [487])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:82 D.6080 ] [82])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:82 D.6080 ] [82]))
                (nil)))))
(insn 148 147 149 3 (set (reg:SF 0 ax [488])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S4 A32])) sim2fitman_com_line.cpp:84 135 {*movsf_internal}
     (nil))
(insn 149 148 150 3 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [orig:83 D.6081 ] [83])
                (const_int 28 [0x1c])) [0 _56->comp_filter+0 S4 A32])
        (reg:SF 0 ax [488])) sim2fitman_com_line.cpp:84 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [488])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:83 D.6081 ] [83])
            (nil))))
(insn 150 149 151 3 (set (reg:SI 0 ax [489])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:85 89 {*movsi_internal}
     (nil))
(insn 151 150 152 3 (set (reg:DI 1 dx [orig:84 D.6080 ] [84])
        (sign_extend:DI (reg:SI 0 ax [489]))) sim2fitman_com_line.cpp:85 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [489])
        (nil)))
(insn 152 151 153 3 (set (reg:DI 0 ax [490])
        (reg:DI 1 dx [orig:84 D.6080 ] [84])) sim2fitman_com_line.cpp:85 87 {*movdi_internal_rex64}
     (nil))
(insn 153 152 154 3 (parallel [
            (set (reg:DI 0 ax [490])
                (ashift:DI (reg:DI 0 ax [490])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 513 {*ashldi3_1}
     (nil))
(insn 154 153 155 3 (parallel [
            (set (reg:DI 0 ax [490])
                (plus:DI (reg:DI 0 ax [490])
                    (reg:DI 1 dx [orig:84 D.6080 ] [84])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:84 D.6080 ] [84])
            (const_int 9 [0x9]))
        (nil)))
(insn 155 154 156 3 (parallel [
            (set (reg:DI 0 ax [490])
                (ashift:DI (reg:DI 0 ax [490])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 513 {*ashldi3_1}
     (nil))
(insn 156 155 157 3 (parallel [
            (set (reg:DI 0 ax [490])
                (plus:DI (reg:DI 0 ax [490])
                    (reg:DI 1 dx [orig:84 D.6080 ] [84])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:84 D.6080 ] [84])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:84 D.6080 ] [84])
                (const_int 19 [0x13]))
            (nil))))
(insn 157 156 158 3 (parallel [
            (set (reg:DI 0 ax [491])
                (ashift:DI (reg:DI 0 ax [490])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [490])
        (nil)))
(insn 158 157 159 3 (set (reg:DI 0 ax [490])
        (reg:DI 0 ax [491])) sim2fitman_com_line.cpp:85 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [491])
        (nil)))
(insn 159 158 160 3 (set (reg:DI 1 dx [orig:85 D.6080 ] [85])
        (reg:DI 0 ax [490])) sim2fitman_com_line.cpp:85 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [490])
        (nil)))
(insn 160 159 161 3 (set (reg/f:DI 0 ax [492])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:85 87 {*movdi_internal_rex64}
     (nil))
(insn 161 160 162 3 (parallel [
            (set (reg/f:DI 0 ax [orig:86 D.6081 ] [86])
                (plus:DI (reg/f:DI 0 ax [492])
                    (reg:DI 1 dx [orig:85 D.6080 ] [85])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:85 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [492])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:85 D.6080 ] [85])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:85 D.6080 ] [85]))
                (nil)))))
(insn 162 161 163 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:86 D.6081 ] [86])
                (const_int 32 [0x20])) [0 _59->max_normalize+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:85 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:86 D.6081 ] [86])
        (nil)))
(insn 163 162 164 3 (set (reg:SI 0 ax [493])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:86 89 {*movsi_internal}
     (nil))
(insn 164 163 165 3 (set (reg:DI 1 dx [orig:87 D.6080 ] [87])
        (sign_extend:DI (reg:SI 0 ax [493]))) sim2fitman_com_line.cpp:86 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [493])
        (nil)))
(insn 165 164 166 3 (set (reg:DI 0 ax [494])
        (reg:DI 1 dx [orig:87 D.6080 ] [87])) sim2fitman_com_line.cpp:86 87 {*movdi_internal_rex64}
     (nil))
(insn 166 165 167 3 (parallel [
            (set (reg:DI 0 ax [494])
                (ashift:DI (reg:DI 0 ax [494])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 513 {*ashldi3_1}
     (nil))
(insn 167 166 168 3 (parallel [
            (set (reg:DI 0 ax [494])
                (plus:DI (reg:DI 0 ax [494])
                    (reg:DI 1 dx [orig:87 D.6080 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:87 D.6080 ] [87])
            (const_int 9 [0x9]))
        (nil)))
(insn 168 167 169 3 (parallel [
            (set (reg:DI 0 ax [494])
                (ashift:DI (reg:DI 0 ax [494])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 513 {*ashldi3_1}
     (nil))
(insn 169 168 170 3 (parallel [
            (set (reg:DI 0 ax [494])
                (plus:DI (reg:DI 0 ax [494])
                    (reg:DI 1 dx [orig:87 D.6080 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:87 D.6080 ] [87])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:87 D.6080 ] [87])
                (const_int 19 [0x13]))
            (nil))))
(insn 170 169 171 3 (parallel [
            (set (reg:DI 0 ax [495])
                (ashift:DI (reg:DI 0 ax [494])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [494])
        (nil)))
(insn 171 170 172 3 (set (reg:DI 0 ax [494])
        (reg:DI 0 ax [495])) sim2fitman_com_line.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [495])
        (nil)))
(insn 172 171 173 3 (set (reg:DI 1 dx [orig:88 D.6080 ] [88])
        (reg:DI 0 ax [494])) sim2fitman_com_line.cpp:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [494])
        (nil)))
(insn 173 172 174 3 (set (reg/f:DI 0 ax [496])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:86 87 {*movdi_internal_rex64}
     (nil))
(insn 174 173 175 3 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6081 ] [89])
                (plus:DI (reg/f:DI 0 ax [496])
                    (reg:DI 1 dx [orig:88 D.6080 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:86 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [496])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:88 D.6080 ] [88])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:88 D.6080 ] [88]))
                (nil)))))
(insn 175 174 176 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:89 D.6081 ] [89])
                (const_int 36 [0x24])) [0 _62->pre_quality+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:89 D.6081 ] [89])
        (nil)))
(insn 176 175 177 3 (set (reg:SI 0 ax [497])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:87 89 {*movsi_internal}
     (nil))
(insn 177 176 178 3 (set (reg:DI 1 dx [orig:90 D.6080 ] [90])
        (sign_extend:DI (reg:SI 0 ax [497]))) sim2fitman_com_line.cpp:87 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [497])
        (nil)))
(insn 178 177 179 3 (set (reg:DI 0 ax [498])
        (reg:DI 1 dx [orig:90 D.6080 ] [90])) sim2fitman_com_line.cpp:87 87 {*movdi_internal_rex64}
     (nil))
(insn 179 178 180 3 (parallel [
            (set (reg:DI 0 ax [498])
                (ashift:DI (reg:DI 0 ax [498])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 513 {*ashldi3_1}
     (nil))
(insn 180 179 181 3 (parallel [
            (set (reg:DI 0 ax [498])
                (plus:DI (reg:DI 0 ax [498])
                    (reg:DI 1 dx [orig:90 D.6080 ] [90])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:90 D.6080 ] [90])
            (const_int 9 [0x9]))
        (nil)))
(insn 181 180 182 3 (parallel [
            (set (reg:DI 0 ax [498])
                (ashift:DI (reg:DI 0 ax [498])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 513 {*ashldi3_1}
     (nil))
(insn 182 181 183 3 (parallel [
            (set (reg:DI 0 ax [498])
                (plus:DI (reg:DI 0 ax [498])
                    (reg:DI 1 dx [orig:90 D.6080 ] [90])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:90 D.6080 ] [90])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:90 D.6080 ] [90])
                (const_int 19 [0x13]))
            (nil))))
(insn 183 182 184 3 (parallel [
            (set (reg:DI 0 ax [499])
                (ashift:DI (reg:DI 0 ax [498])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [498])
        (nil)))
(insn 184 183 185 3 (set (reg:DI 0 ax [498])
        (reg:DI 0 ax [499])) sim2fitman_com_line.cpp:87 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [499])
        (nil)))
(insn 185 184 186 3 (set (reg:DI 1 dx [orig:91 D.6080 ] [91])
        (reg:DI 0 ax [498])) sim2fitman_com_line.cpp:87 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [498])
        (nil)))
(insn 186 185 187 3 (set (reg/f:DI 0 ax [500])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:87 87 {*movdi_internal_rex64}
     (nil))
(insn 187 186 188 3 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.6081 ] [92])
                (plus:DI (reg/f:DI 0 ax [500])
                    (reg:DI 1 dx [orig:91 D.6080 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:87 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [500])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:91 D.6080 ] [91])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:91 D.6080 ] [91]))
                (nil)))))
(insn 188 187 189 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:92 D.6081 ] [92])
                (const_int 40 [0x28])) [0 _65->pre_quecc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:87 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:92 D.6081 ] [92])
        (nil)))
(insn 189 188 190 3 (set (reg:SI 0 ax [501])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:88 89 {*movsi_internal}
     (nil))
(insn 190 189 191 3 (set (reg:DI 1 dx [orig:93 D.6080 ] [93])
        (sign_extend:DI (reg:SI 0 ax [501]))) sim2fitman_com_line.cpp:88 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [501])
        (nil)))
(insn 191 190 192 3 (set (reg:DI 0 ax [502])
        (reg:DI 1 dx [orig:93 D.6080 ] [93])) sim2fitman_com_line.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 192 191 193 3 (parallel [
            (set (reg:DI 0 ax [502])
                (ashift:DI (reg:DI 0 ax [502])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 193 192 194 3 (parallel [
            (set (reg:DI 0 ax [502])
                (plus:DI (reg:DI 0 ax [502])
                    (reg:DI 1 dx [orig:93 D.6080 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:93 D.6080 ] [93])
            (const_int 9 [0x9]))
        (nil)))
(insn 194 193 195 3 (parallel [
            (set (reg:DI 0 ax [502])
                (ashift:DI (reg:DI 0 ax [502])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 513 {*ashldi3_1}
     (nil))
(insn 195 194 196 3 (parallel [
            (set (reg:DI 0 ax [502])
                (plus:DI (reg:DI 0 ax [502])
                    (reg:DI 1 dx [orig:93 D.6080 ] [93])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:93 D.6080 ] [93])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:93 D.6080 ] [93])
                (const_int 19 [0x13]))
            (nil))))
(insn 196 195 197 3 (parallel [
            (set (reg:DI 0 ax [503])
                (ashift:DI (reg:DI 0 ax [502])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [502])
        (nil)))
(insn 197 196 198 3 (set (reg:DI 0 ax [502])
        (reg:DI 0 ax [503])) sim2fitman_com_line.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [503])
        (nil)))
(insn 198 197 199 3 (set (reg:DI 1 dx [orig:94 D.6080 ] [94])
        (reg:DI 0 ax [502])) sim2fitman_com_line.cpp:88 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [502])
        (nil)))
(insn 199 198 200 3 (set (reg/f:DI 0 ax [504])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:88 87 {*movdi_internal_rex64}
     (nil))
(insn 200 199 201 3 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6081 ] [95])
                (plus:DI (reg/f:DI 0 ax [504])
                    (reg:DI 1 dx [orig:94 D.6080 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:88 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [504])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:94 D.6080 ] [94])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:94 D.6080 ] [94]))
                (nil)))))
(insn 201 200 202 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:95 D.6081 ] [95])
                (const_int 44 [0x2c])) [0 _68->pre_quecc_points+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:88 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:95 D.6081 ] [95])
        (nil)))
(insn 202 201 203 3 (set (reg:SI 0 ax [505])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:89 89 {*movsi_internal}
     (nil))
(insn 203 202 204 3 (set (reg:DI 1 dx [orig:96 D.6080 ] [96])
        (sign_extend:DI (reg:SI 0 ax [505]))) sim2fitman_com_line.cpp:89 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [505])
        (nil)))
(insn 204 203 205 3 (set (reg:DI 0 ax [506])
        (reg:DI 1 dx [orig:96 D.6080 ] [96])) sim2fitman_com_line.cpp:89 87 {*movdi_internal_rex64}
     (nil))
(insn 205 204 206 3 (parallel [
            (set (reg:DI 0 ax [506])
                (ashift:DI (reg:DI 0 ax [506])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 513 {*ashldi3_1}
     (nil))
(insn 206 205 207 3 (parallel [
            (set (reg:DI 0 ax [506])
                (plus:DI (reg:DI 0 ax [506])
                    (reg:DI 1 dx [orig:96 D.6080 ] [96])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:96 D.6080 ] [96])
            (const_int 9 [0x9]))
        (nil)))
(insn 207 206 208 3 (parallel [
            (set (reg:DI 0 ax [506])
                (ashift:DI (reg:DI 0 ax [506])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 513 {*ashldi3_1}
     (nil))
(insn 208 207 209 3 (parallel [
            (set (reg:DI 0 ax [506])
                (plus:DI (reg:DI 0 ax [506])
                    (reg:DI 1 dx [orig:96 D.6080 ] [96])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:96 D.6080 ] [96])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:96 D.6080 ] [96])
                (const_int 19 [0x13]))
            (nil))))
(insn 209 208 210 3 (parallel [
            (set (reg:DI 0 ax [507])
                (ashift:DI (reg:DI 0 ax [506])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [506])
        (nil)))
(insn 210 209 211 3 (set (reg:DI 0 ax [506])
        (reg:DI 0 ax [507])) sim2fitman_com_line.cpp:89 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [507])
        (nil)))
(insn 211 210 212 3 (set (reg:DI 1 dx [orig:97 D.6080 ] [97])
        (reg:DI 0 ax [506])) sim2fitman_com_line.cpp:89 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [506])
        (nil)))
(insn 212 211 213 3 (set (reg/f:DI 0 ax [508])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:89 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 3 (parallel [
            (set (reg/f:DI 1 dx [orig:98 D.6081 ] [98])
                (plus:DI (reg:DI 1 dx [orig:97 D.6080 ] [97])
                    (reg/f:DI 0 ax [508])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:89 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [508])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:97 D.6080 ] [97])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:97 D.6080 ] [97]))
                (nil)))))
(insn 214 213 215 3 (set (reg:SF 0 ax [509])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0  S4 A32])) sim2fitman_com_line.cpp:89 135 {*movsf_internal}
     (nil))
(insn 215 214 216 3 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [orig:98 D.6081 ] [98])
                (const_int 48 [0x30])) [0 _71->pre_delay_time+0 S4 A32])
        (reg:SF 0 ax [509])) sim2fitman_com_line.cpp:89 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [509])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:98 D.6081 ] [98])
            (nil))))
(insn 216 215 217 3 (set (reg:SI 0 ax [510])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:90 89 {*movsi_internal}
     (nil))
(insn 217 216 218 3 (set (reg:DI 1 dx [orig:99 D.6080 ] [99])
        (sign_extend:DI (reg:SI 0 ax [510]))) sim2fitman_com_line.cpp:90 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [510])
        (nil)))
(insn 218 217 219 3 (set (reg:DI 0 ax [511])
        (reg:DI 1 dx [orig:99 D.6080 ] [99])) sim2fitman_com_line.cpp:90 87 {*movdi_internal_rex64}
     (nil))
(insn 219 218 220 3 (parallel [
            (set (reg:DI 0 ax [511])
                (ashift:DI (reg:DI 0 ax [511])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 513 {*ashldi3_1}
     (nil))
(insn 220 219 221 3 (parallel [
            (set (reg:DI 0 ax [511])
                (plus:DI (reg:DI 0 ax [511])
                    (reg:DI 1 dx [orig:99 D.6080 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:99 D.6080 ] [99])
            (const_int 9 [0x9]))
        (nil)))
(insn 221 220 222 3 (parallel [
            (set (reg:DI 0 ax [511])
                (ashift:DI (reg:DI 0 ax [511])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 513 {*ashldi3_1}
     (nil))
(insn 222 221 223 3 (parallel [
            (set (reg:DI 0 ax [511])
                (plus:DI (reg:DI 0 ax [511])
                    (reg:DI 1 dx [orig:99 D.6080 ] [99])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:99 D.6080 ] [99])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:99 D.6080 ] [99])
                (const_int 19 [0x13]))
            (nil))))
(insn 223 222 224 3 (parallel [
            (set (reg:DI 0 ax [512])
                (ashift:DI (reg:DI 0 ax [511])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [511])
        (nil)))
(insn 224 223 225 3 (set (reg:DI 0 ax [511])
        (reg:DI 0 ax [512])) sim2fitman_com_line.cpp:90 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [512])
        (nil)))
(insn 225 224 226 3 (set (reg:DI 1 dx [orig:100 D.6080 ] [100])
        (reg:DI 0 ax [511])) sim2fitman_com_line.cpp:90 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [511])
        (nil)))
(insn 226 225 227 3 (set (reg/f:DI 0 ax [513])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:90 87 {*movdi_internal_rex64}
     (nil))
(insn 227 226 228 3 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.6081 ] [101])
                (plus:DI (reg/f:DI 0 ax [513])
                    (reg:DI 1 dx [orig:100 D.6080 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:90 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [513])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:100 D.6080 ] [100])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:100 D.6080 ] [100]))
                (nil)))))
(insn 228 227 229 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:101 D.6081 ] [101])
                (const_int 52 [0x34])) [0 _74->pre_quecc_if+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:90 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:101 D.6081 ] [101])
        (nil)))
(insn 229 228 230 3 (set (reg:SI 0 ax [514])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:91 89 {*movsi_internal}
     (nil))
(insn 230 229 231 3 (set (reg:DI 1 dx [orig:102 D.6080 ] [102])
        (sign_extend:DI (reg:SI 0 ax [514]))) sim2fitman_com_line.cpp:91 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [514])
        (nil)))
(insn 231 230 232 3 (set (reg:DI 0 ax [515])
        (reg:DI 1 dx [orig:102 D.6080 ] [102])) sim2fitman_com_line.cpp:91 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 3 (parallel [
            (set (reg:DI 0 ax [515])
                (ashift:DI (reg:DI 0 ax [515])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 513 {*ashldi3_1}
     (nil))
(insn 233 232 234 3 (parallel [
            (set (reg:DI 0 ax [515])
                (plus:DI (reg:DI 0 ax [515])
                    (reg:DI 1 dx [orig:102 D.6080 ] [102])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:102 D.6080 ] [102])
            (const_int 9 [0x9]))
        (nil)))
(insn 234 233 235 3 (parallel [
            (set (reg:DI 0 ax [515])
                (ashift:DI (reg:DI 0 ax [515])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 513 {*ashldi3_1}
     (nil))
(insn 235 234 236 3 (parallel [
            (set (reg:DI 0 ax [515])
                (plus:DI (reg:DI 0 ax [515])
                    (reg:DI 1 dx [orig:102 D.6080 ] [102])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:102 D.6080 ] [102])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:102 D.6080 ] [102])
                (const_int 19 [0x13]))
            (nil))))
(insn 236 235 237 3 (parallel [
            (set (reg:DI 0 ax [516])
                (ashift:DI (reg:DI 0 ax [515])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [515])
        (nil)))
(insn 237 236 238 3 (set (reg:DI 0 ax [515])
        (reg:DI 0 ax [516])) sim2fitman_com_line.cpp:91 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [516])
        (nil)))
(insn 238 237 239 3 (set (reg:DI 1 dx [orig:103 D.6080 ] [103])
        (reg:DI 0 ax [515])) sim2fitman_com_line.cpp:91 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [515])
        (nil)))
(insn 239 238 240 3 (set (reg/f:DI 0 ax [517])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:91 87 {*movdi_internal_rex64}
     (nil))
(insn 240 239 241 3 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.6081 ] [104])
                (plus:DI (reg/f:DI 0 ax [517])
                    (reg:DI 1 dx [orig:103 D.6080 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:91 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [517])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:103 D.6080 ] [103])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:103 D.6080 ] [103]))
                (nil)))))
(insn 241 240 242 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:104 D.6081 ] [104])
                (const_int 56 [0x38])) [0 _77->input_file_type+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:91 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:104 D.6081 ] [104])
        (nil)))
(insn 242 241 243 3 (set (reg:SI 0 ax [518])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:92 89 {*movsi_internal}
     (nil))
(insn 243 242 244 3 (set (reg:DI 1 dx [orig:105 D.6080 ] [105])
        (sign_extend:DI (reg:SI 0 ax [518]))) sim2fitman_com_line.cpp:92 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [518])
        (nil)))
(insn 244 243 245 3 (set (reg:DI 0 ax [519])
        (reg:DI 1 dx [orig:105 D.6080 ] [105])) sim2fitman_com_line.cpp:92 87 {*movdi_internal_rex64}
     (nil))
(insn 245 244 246 3 (parallel [
            (set (reg:DI 0 ax [519])
                (ashift:DI (reg:DI 0 ax [519])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 513 {*ashldi3_1}
     (nil))
(insn 246 245 247 3 (parallel [
            (set (reg:DI 0 ax [519])
                (plus:DI (reg:DI 0 ax [519])
                    (reg:DI 1 dx [orig:105 D.6080 ] [105])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:105 D.6080 ] [105])
            (const_int 9 [0x9]))
        (nil)))
(insn 247 246 248 3 (parallel [
            (set (reg:DI 0 ax [519])
                (ashift:DI (reg:DI 0 ax [519])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 513 {*ashldi3_1}
     (nil))
(insn 248 247 249 3 (parallel [
            (set (reg:DI 0 ax [519])
                (plus:DI (reg:DI 0 ax [519])
                    (reg:DI 1 dx [orig:105 D.6080 ] [105])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:105 D.6080 ] [105])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:105 D.6080 ] [105])
                (const_int 19 [0x13]))
            (nil))))
(insn 249 248 250 3 (parallel [
            (set (reg:DI 0 ax [520])
                (ashift:DI (reg:DI 0 ax [519])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [519])
        (nil)))
(insn 250 249 251 3 (set (reg:DI 0 ax [519])
        (reg:DI 0 ax [520])) sim2fitman_com_line.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [520])
        (nil)))
(insn 251 250 252 3 (set (reg:DI 1 dx [orig:106 D.6080 ] [106])
        (reg:DI 0 ax [519])) sim2fitman_com_line.cpp:92 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [519])
        (nil)))
(insn 252 251 253 3 (set (reg/f:DI 0 ax [521])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:92 87 {*movdi_internal_rex64}
     (nil))
(insn 253 252 254 3 (parallel [
            (set (reg/f:DI 0 ax [orig:107 D.6081 ] [107])
                (plus:DI (reg/f:DI 0 ax [521])
                    (reg:DI 1 dx [orig:106 D.6080 ] [106])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:92 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [521])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:106 D.6080 ] [106])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:106 D.6080 ] [106]))
                (nil)))))
(insn 254 253 255 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:107 D.6081 ] [107])
                (const_int 60 [0x3c])) [0 _80->ref_file_argument+0 S4 A32])
        (const_int 5 [0x5])) sim2fitman_com_line.cpp:92 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:107 D.6081 ] [107])
        (nil)))
(insn 255 254 256 3 (set (reg:SI 0 ax [522])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:93 89 {*movsi_internal}
     (nil))
(insn 256 255 257 3 (set (reg:DI 1 dx [orig:108 D.6080 ] [108])
        (sign_extend:DI (reg:SI 0 ax [522]))) sim2fitman_com_line.cpp:93 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [522])
        (nil)))
(insn 257 256 258 3 (set (reg:DI 0 ax [523])
        (reg:DI 1 dx [orig:108 D.6080 ] [108])) sim2fitman_com_line.cpp:93 87 {*movdi_internal_rex64}
     (nil))
(insn 258 257 259 3 (parallel [
            (set (reg:DI 0 ax [523])
                (ashift:DI (reg:DI 0 ax [523])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 513 {*ashldi3_1}
     (nil))
(insn 259 258 260 3 (parallel [
            (set (reg:DI 0 ax [523])
                (plus:DI (reg:DI 0 ax [523])
                    (reg:DI 1 dx [orig:108 D.6080 ] [108])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:108 D.6080 ] [108])
            (const_int 9 [0x9]))
        (nil)))
(insn 260 259 261 3 (parallel [
            (set (reg:DI 0 ax [523])
                (ashift:DI (reg:DI 0 ax [523])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 513 {*ashldi3_1}
     (nil))
(insn 261 260 262 3 (parallel [
            (set (reg:DI 0 ax [523])
                (plus:DI (reg:DI 0 ax [523])
                    (reg:DI 1 dx [orig:108 D.6080 ] [108])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:108 D.6080 ] [108])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:108 D.6080 ] [108])
                (const_int 19 [0x13]))
            (nil))))
(insn 262 261 263 3 (parallel [
            (set (reg:DI 0 ax [524])
                (ashift:DI (reg:DI 0 ax [523])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [523])
        (nil)))
(insn 263 262 264 3 (set (reg:DI 0 ax [523])
        (reg:DI 0 ax [524])) sim2fitman_com_line.cpp:93 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [524])
        (nil)))
(insn 264 263 265 3 (set (reg:DI 1 dx [orig:109 D.6080 ] [109])
        (reg:DI 0 ax [523])) sim2fitman_com_line.cpp:93 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [523])
        (nil)))
(insn 265 264 266 3 (set (reg/f:DI 0 ax [525])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:93 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 3 (parallel [
            (set (reg/f:DI 0 ax [orig:110 D.6081 ] [110])
                (plus:DI (reg/f:DI 0 ax [525])
                    (reg:DI 1 dx [orig:109 D.6080 ] [109])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:93 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [525])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:109 D.6080 ] [109])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:109 D.6080 ] [109]))
                (nil)))))
(insn 267 266 268 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:110 D.6081 ] [110])
                (const_int 64 [0x40])) [0 _83->csi_reorder+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:93 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:110 D.6081 ] [110])
        (nil)))
(insn 268 267 269 3 (set (reg:SI 0 ax [526])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:94 89 {*movsi_internal}
     (nil))
(insn 269 268 270 3 (set (reg:DI 1 dx [orig:111 D.6080 ] [111])
        (sign_extend:DI (reg:SI 0 ax [526]))) sim2fitman_com_line.cpp:94 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [526])
        (nil)))
(insn 270 269 271 3 (set (reg:DI 0 ax [527])
        (reg:DI 1 dx [orig:111 D.6080 ] [111])) sim2fitman_com_line.cpp:94 87 {*movdi_internal_rex64}
     (nil))
(insn 271 270 272 3 (parallel [
            (set (reg:DI 0 ax [527])
                (ashift:DI (reg:DI 0 ax [527])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 513 {*ashldi3_1}
     (nil))
(insn 272 271 273 3 (parallel [
            (set (reg:DI 0 ax [527])
                (plus:DI (reg:DI 0 ax [527])
                    (reg:DI 1 dx [orig:111 D.6080 ] [111])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:111 D.6080 ] [111])
            (const_int 9 [0x9]))
        (nil)))
(insn 273 272 274 3 (parallel [
            (set (reg:DI 0 ax [527])
                (ashift:DI (reg:DI 0 ax [527])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 513 {*ashldi3_1}
     (nil))
(insn 274 273 275 3 (parallel [
            (set (reg:DI 0 ax [527])
                (plus:DI (reg:DI 0 ax [527])
                    (reg:DI 1 dx [orig:111 D.6080 ] [111])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:111 D.6080 ] [111])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:111 D.6080 ] [111])
                (const_int 19 [0x13]))
            (nil))))
(insn 275 274 276 3 (parallel [
            (set (reg:DI 0 ax [528])
                (ashift:DI (reg:DI 0 ax [527])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [527])
        (nil)))
(insn 276 275 277 3 (set (reg:DI 0 ax [527])
        (reg:DI 0 ax [528])) sim2fitman_com_line.cpp:94 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [528])
        (nil)))
(insn 277 276 278 3 (set (reg:DI 1 dx [orig:112 D.6080 ] [112])
        (reg:DI 0 ax [527])) sim2fitman_com_line.cpp:94 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [527])
        (nil)))
(insn 278 277 279 3 (set (reg/f:DI 0 ax [529])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:94 87 {*movdi_internal_rex64}
     (nil))
(insn 279 278 280 3 (parallel [
            (set (reg/f:DI 0 ax [orig:113 D.6081 ] [113])
                (plus:DI (reg/f:DI 0 ax [529])
                    (reg:DI 1 dx [orig:112 D.6080 ] [112])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:94 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [529])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:112 D.6080 ] [112])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:112 D.6080 ] [112]))
                (nil)))))
(insn 280 279 281 3 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:113 D.6081 ] [113])
                (const_int 68 [0x44])) [0 _86->tilt+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:94 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:113 D.6081 ] [113])
        (nil)))
(insn 281 280 282 3 (set (reg:SI 0 ax [530])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])) sim2fitman_com_line.cpp:95 89 {*movsi_internal}
     (nil))
(insn 282 281 283 3 (set (reg:DI 1 dx [orig:114 D.6080 ] [114])
        (sign_extend:DI (reg:SI 0 ax [530]))) sim2fitman_com_line.cpp:95 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [530])
        (nil)))
(insn 283 282 284 3 (set (reg:DI 0 ax [531])
        (reg:DI 1 dx [orig:114 D.6080 ] [114])) sim2fitman_com_line.cpp:95 87 {*movdi_internal_rex64}
     (nil))
(insn 284 283 285 3 (parallel [
            (set (reg:DI 0 ax [531])
                (ashift:DI (reg:DI 0 ax [531])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 513 {*ashldi3_1}
     (nil))
(insn 285 284 286 3 (parallel [
            (set (reg:DI 0 ax [531])
                (plus:DI (reg:DI 0 ax [531])
                    (reg:DI 1 dx [orig:114 D.6080 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:114 D.6080 ] [114])
            (const_int 9 [0x9]))
        (nil)))
(insn 286 285 287 3 (parallel [
            (set (reg:DI 0 ax [531])
                (ashift:DI (reg:DI 0 ax [531])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 513 {*ashldi3_1}
     (nil))
(insn 287 286 288 3 (parallel [
            (set (reg:DI 0 ax [531])
                (plus:DI (reg:DI 0 ax [531])
                    (reg:DI 1 dx [orig:114 D.6080 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:114 D.6080 ] [114])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:114 D.6080 ] [114])
                (const_int 19 [0x13]))
            (nil))))
(insn 288 287 289 3 (parallel [
            (set (reg:DI 0 ax [532])
                (ashift:DI (reg:DI 0 ax [531])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [531])
        (nil)))
(insn 289 288 290 3 (set (reg:DI 0 ax [531])
        (reg:DI 0 ax [532])) sim2fitman_com_line.cpp:95 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [532])
        (nil)))
(insn 290 289 291 3 (set (reg:DI 1 dx [orig:115 D.6080 ] [115])
        (reg:DI 0 ax [531])) sim2fitman_com_line.cpp:95 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [531])
        (nil)))
(insn 291 290 292 3 (set (reg/f:DI 0 ax [533])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:95 87 {*movdi_internal_rex64}
     (nil))
(insn 292 291 293 3 (parallel [
            (set (reg/f:DI 0 ax [orig:116 D.6081 ] [116])
                (plus:DI (reg/f:DI 0 ax [533])
                    (reg:DI 1 dx [orig:115 D.6080 ] [115])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:95 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [533])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:115 D.6080 ] [115])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:115 D.6080 ] [115]))
                (nil)))))
(insn 293 292 294 3 (set (mem/j:QI (plus:DI (reg/f:DI 0 ax [orig:116 D.6081 ] [116])
                (const_int 72 [0x48])) [0 _89->ecc_present+0 S1 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:95 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:116 D.6081 ] [116])
        (nil)))
(insn 294 293 295 3 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:76 273 {*addsi_1}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 295 294 296 4 2 "" [1 uses])
(note 296 295 298 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 298 296 299 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -808 [0xfffffffffffffcd8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_com_line.cpp:76 7 {*cmpsi_1}
     (nil))
(jump_insn 299 298 300 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) sim2fitman_com_line.cpp:76 612 {*jcc_1}
     (nil)
 -> 297)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 534
(note 300 299 301 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 301 300 302 5 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:99 89 {*movsi_internal}
     (nil))
(insn 302 301 303 5 (set (reg/f:DI 0 ax [534])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:100 87 {*movdi_internal_rex64}
     (nil))
(insn 303 302 1706 5 (set (mem:SI (reg/f:DI 0 ax [534]) [0 *fid_92(D)+0 S4 A32])
        (const_int 0 [0])) sim2fitman_com_line.cpp:100 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [534])
        (nil)))
(jump_insn 1706 303 1707 5 (set (pc)
        (label_ref 1318)) sim2fitman_com_line.cpp:102 650 {jump}
     (nil)
 -> 1318)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1707 1706 1320)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 117 118 119 120 121 535 536
(code_label 1320 1707 306 6 49 "" [1 uses])
(note 306 1320 307 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 307 306 308 6 (set (reg:SI 0 ax [535])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:103 89 {*movsi_internal}
     (nil))
(insn 308 307 309 6 (set (reg:DI 0 ax [orig:117 D.6080 ] [117])
        (sign_extend:DI (reg:SI 0 ax [535]))) sim2fitman_com_line.cpp:103 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [535])
        (nil)))
(insn 309 308 310 6 (parallel [
            (set (reg:DI 1 dx [orig:118 D.6080 ] [118])
                (ashift:DI (reg:DI 0 ax [orig:117 D.6080 ] [117])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:103 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:117 D.6080 ] [117])
        (nil)))
(insn 310 309 311 6 (set (reg/f:DI 0 ax [536])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:103 87 {*movdi_internal_rex64}
     (nil))
(insn 311 310 312 6 (parallel [
            (set (reg/f:DI 0 ax [orig:119 D.6082 ] [119])
                (plus:DI (reg/f:DI 0 ax [536])
                    (reg:DI 1 dx [orig:118 D.6080 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:103 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [536])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:118 D.6080 ] [118])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:118 D.6080 ] [118]))
                (nil)))))
(insn 312 311 313 6 (set (reg/f:DI 0 ax [orig:120 D.6083 ] [120])
        (mem/f:DI (reg/f:DI 0 ax [orig:119 D.6082 ] [119]) [0 *_97+0 S8 A64])) sim2fitman_com_line.cpp:103 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:119 D.6082 ] [119])
        (nil)))
(insn 313 312 314 6 (set (reg:QI 0 ax [orig:121 D.6084 ] [121])
        (mem:QI (reg/f:DI 0 ax [orig:120 D.6083 ] [120]) [0 *_98+0 S1 A8])) sim2fitman_com_line.cpp:103 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:120 D.6083 ] [120])
        (nil)))
(insn 314 313 315 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:121 D.6084 ] [121])
            (const_int 45 [0x2d]))) sim2fitman_com_line.cpp:103 5 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:121 D.6084 ] [121])
        (nil)))
(jump_insn 315 314 316 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 342)
            (pc))) sim2fitman_com_line.cpp:103 612 {*jcc_1}
     (nil)
 -> 342)
;;  succ:       7 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 316 315 317 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_com_line.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 318 317 319 7 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 323)
            (pc))) sim2fitman_com_line.cpp:106 612 {*jcc_1}
     (nil)
 -> 323)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 319 318 320 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 320 319 1708 8 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -5 [0xfffffffffffffffb])) sim2fitman_com_line.cpp:108 89 {*movsi_internal}
     (nil))
(jump_insn 1708 320 1709 8 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:108 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1709 1708 323)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 122 123 124 125 126 537 538 539 540 541 542
(code_label 323 1709 324 9 6 "" [1 uses])
(note 324 323 325 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 325 324 326 9 (set (reg:SI 0 ax [537])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:111 89 {*movsi_internal}
     (nil))
(insn 326 325 327 9 (set (reg:DI 0 ax [orig:122 D.6080 ] [122])
        (sign_extend:DI (reg:SI 0 ax [537]))) sim2fitman_com_line.cpp:111 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [537])
        (nil)))
(insn 327 326 328 9 (parallel [
            (set (reg:DI 1 dx [orig:123 D.6080 ] [123])
                (ashift:DI (reg:DI 0 ax [orig:122 D.6080 ] [122])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:111 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:122 D.6080 ] [122])
        (nil)))
(insn 328 327 329 9 (set (reg/f:DI 0 ax [538])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:111 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 9 (parallel [
            (set (reg/f:DI 0 ax [orig:124 D.6082 ] [124])
                (plus:DI (reg/f:DI 0 ax [538])
                    (reg:DI 1 dx [orig:123 D.6080 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:111 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [538])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:123 D.6080 ] [123])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:123 D.6080 ] [123]))
                (nil)))))
(insn 330 329 331 9 (set (reg/f:DI 0 ax [orig:125 D.6083 ] [125])
        (mem/f:DI (reg/f:DI 0 ax [orig:124 D.6082 ] [124]) [0 *_103+0 S8 A64])) sim2fitman_com_line.cpp:111 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:124 D.6082 ] [124])
        (nil)))
(insn 331 330 332 9 (parallel [
            (set (reg:DI 1 dx [539])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:111 274 {*adddi_1}
     (nil))
(insn 332 331 333 9 (set (reg:SI 2 cx [541])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])) sim2fitman_com_line.cpp:111 89 {*movsi_internal}
     (nil))
(insn 333 332 334 9 (set (reg:DI 2 cx [540])
        (sign_extend:DI (reg:SI 2 cx [541]))) sim2fitman_com_line.cpp:111 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 2 cx [541])
        (nil)))
(insn 334 333 335 9 (parallel [
            (set (reg:DI 2 cx [542])
                (ashift:DI (reg:DI 2 cx [540])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:111 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [540])
        (nil)))
(insn 335 334 336 9 (parallel [
            (set (reg/f:DI 1 dx [orig:126 D.6085 ] [126])
                (plus:DI (reg:DI 1 dx [539])
                    (reg:DI 2 cx [542])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:111 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 2 cx [542])
        (expr_list:REG_DEAD (reg:DI 1 dx [539])
            (nil))))
(insn 336 335 337 9 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:125 D.6083 ] [125])) sim2fitman_com_line.cpp:111 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:125 D.6083 ] [125])
        (nil)))
(insn 337 336 338 9 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:126 D.6085 ] [126])) sim2fitman_com_line.cpp:111 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:126 D.6085 ] [126])
        (nil)))
(call_insn 338 337 339 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:111 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 339 338 1710 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:112 273 {*addsi_1}
     (nil))
(jump_insn 1710 339 1711 9 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1711 1710 342)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 127 128 129 130 131 543 544
(code_label 342 1711 343 10 5 "" [1 uses])
(note 343 342 344 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 344 343 345 10 (set (reg:SI 0 ax [543])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:117 89 {*movsi_internal}
     (nil))
(insn 345 344 346 10 (set (reg:DI 0 ax [orig:127 D.6080 ] [127])
        (sign_extend:DI (reg:SI 0 ax [543]))) sim2fitman_com_line.cpp:117 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [543])
        (nil)))
(insn 346 345 347 10 (parallel [
            (set (reg:DI 1 dx [orig:128 D.6080 ] [128])
                (ashift:DI (reg:DI 0 ax [orig:127 D.6080 ] [127])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:117 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:127 D.6080 ] [127])
        (nil)))
(insn 347 346 348 10 (set (reg/f:DI 0 ax [544])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 348 347 349 10 (parallel [
            (set (reg/f:DI 0 ax [orig:129 D.6082 ] [129])
                (plus:DI (reg/f:DI 0 ax [544])
                    (reg:DI 1 dx [orig:128 D.6080 ] [128])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:117 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [544])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:128 D.6080 ] [128])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:128 D.6080 ] [128]))
                (nil)))))
(insn 349 348 350 10 (set (reg/f:DI 0 ax [orig:130 D.6083 ] [130])
        (mem/f:DI (reg/f:DI 0 ax [orig:129 D.6082 ] [129]) [0 *_109+0 S8 A64])) sim2fitman_com_line.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:129 D.6082 ] [129])
        (nil)))
(insn 350 349 351 10 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fd9ac436130 *.LC2>)) sim2fitman_com_line.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 351 350 352 10 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:130 D.6083 ] [130])) sim2fitman_com_line.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:130 D.6083 ] [130])
        (nil)))
(call_insn/i 352 351 353 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 353 352 354 10 (set (reg:SI 0 ax [orig:131 D.6079 ] [131])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 354 353 355 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:131 D.6079 ] [131])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:117 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:131 D.6079 ] [131])
        (nil)))
(jump_insn 355 354 356 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 382)
            (pc))) sim2fitman_com_line.cpp:117 612 {*jcc_1}
     (nil)
 -> 382)
;;  succ:       13
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 132 133 134 135 136 545 546
(note 356 355 357 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 11 (set (reg:SI 0 ax [545])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:118 89 {*movsi_internal}
     (nil))
(insn 358 357 359 11 (set (reg:DI 0 ax [orig:132 D.6080 ] [132])
        (sign_extend:DI (reg:SI 0 ax [545]))) sim2fitman_com_line.cpp:118 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [545])
        (nil)))
(insn 359 358 360 11 (parallel [
            (set (reg:DI 1 dx [orig:133 D.6080 ] [133])
                (ashift:DI (reg:DI 0 ax [orig:132 D.6080 ] [132])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:118 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:132 D.6080 ] [132])
        (nil)))
(insn 360 359 361 11 (set (reg/f:DI 0 ax [546])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:118 87 {*movdi_internal_rex64}
     (nil))
(insn 361 360 362 11 (parallel [
            (set (reg/f:DI 0 ax [orig:134 D.6082 ] [134])
                (plus:DI (reg/f:DI 0 ax [546])
                    (reg:DI 1 dx [orig:133 D.6080 ] [133])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:118 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [546])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:133 D.6080 ] [133])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:133 D.6080 ] [133]))
                (nil)))))
(insn 362 361 363 11 (set (reg/f:DI 0 ax [orig:135 D.6083 ] [135])
        (mem/f:DI (reg/f:DI 0 ax [orig:134 D.6082 ] [134]) [0 *_114+0 S8 A64])) sim2fitman_com_line.cpp:118 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:134 D.6082 ] [134])
        (nil)))
(insn 363 362 364 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fd9ac4361c8 *.LC3>)) sim2fitman_com_line.cpp:118 87 {*movdi_internal_rex64}
     (nil))
(insn 364 363 365 11 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:135 D.6083 ] [135])) sim2fitman_com_line.cpp:118 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:135 D.6083 ] [135])
        (nil)))
(call_insn/i 365 364 366 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:118 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 366 365 367 11 (set (reg:SI 0 ax [orig:136 D.6079 ] [136])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:118 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 367 366 368 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:136 D.6079 ] [136])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:117 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:136 D.6079 ] [136])
        (nil)))
(jump_insn 368 367 369 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 382)
            (pc))) sim2fitman_com_line.cpp:117 612 {*jcc_1}
     (nil)
 -> 382)
;;  succ:       13
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 137 138 139 140 141 547 548
(note 369 368 370 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 370 369 371 12 (set (reg:SI 0 ax [547])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:119 89 {*movsi_internal}
     (nil))
(insn 371 370 372 12 (set (reg:DI 0 ax [orig:137 D.6080 ] [137])
        (sign_extend:DI (reg:SI 0 ax [547]))) sim2fitman_com_line.cpp:119 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [547])
        (nil)))
(insn 372 371 373 12 (parallel [
            (set (reg:DI 1 dx [orig:138 D.6080 ] [138])
                (ashift:DI (reg:DI 0 ax [orig:137 D.6080 ] [137])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:119 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:137 D.6080 ] [137])
        (nil)))
(insn 373 372 374 12 (set (reg/f:DI 0 ax [548])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:119 87 {*movdi_internal_rex64}
     (nil))
(insn 374 373 375 12 (parallel [
            (set (reg/f:DI 0 ax [orig:139 D.6082 ] [139])
                (plus:DI (reg/f:DI 0 ax [548])
                    (reg:DI 1 dx [orig:138 D.6080 ] [138])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:119 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [548])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:138 D.6080 ] [138])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:138 D.6080 ] [138]))
                (nil)))))
(insn 375 374 376 12 (set (reg/f:DI 0 ax [orig:140 D.6083 ] [140])
        (mem/f:DI (reg/f:DI 0 ax [orig:139 D.6082 ] [139]) [0 *_119+0 S8 A64])) sim2fitman_com_line.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:139 D.6082 ] [139])
        (nil)))
(insn 376 375 377 12 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd9ac436260 *.LC4>)) sim2fitman_com_line.cpp:119 87 {*movdi_internal_rex64}
     (nil))
(insn 377 376 378 12 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:140 D.6083 ] [140])) sim2fitman_com_line.cpp:119 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:140 D.6083 ] [140])
        (nil)))
(call_insn/i 378 377 379 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:119 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 379 378 380 12 (set (reg:SI 0 ax [orig:141 D.6079 ] [141])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:119 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 380 379 381 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:141 D.6079 ] [141])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:118 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:141 D.6079 ] [141])
        (nil)))
(jump_insn 381 380 382 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 734)
            (pc))) sim2fitman_com_line.cpp:118 612 {*jcc_1}
     (nil)
 -> 734)
;;  succ:       13 (FALLTHRU)
;;              29
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;;              11
;;              12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 291 549
(code_label 382 381 383 13 9 "" [2 uses])
(note 383 382 384 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 384 383 385 13 (set (reg/f:DI 0 ax [549])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:121 87 {*movdi_internal_rex64}
     (nil))
(insn 385 384 386 13 (set (reg:QI 0 ax [orig:291 D.6086 ] [291])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [549])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:121 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [549])
        (nil)))
(insn 386 385 387 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:291 D.6086 ] [291])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:121 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:291 D.6086 ] [291])
        (nil)))
(jump_insn 387 386 388 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 392)
            (pc))) sim2fitman_com_line.cpp:121 612 {*jcc_1}
     (nil)
 -> 392)
;;  succ:       14 (FALLTHRU)
;;              15
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 388 387 389 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 389 388 1712 14 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -7 [0xfffffffffffffff9])) sim2fitman_com_line.cpp:123 89 {*movsi_internal}
     (nil))
(jump_insn 1712 389 1713 14 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:123 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1713 1712 392)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 292 293 294 295 296 550 551 552
(code_label 392 1713 393 15 11 "" [1 uses])
(note 393 392 394 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 15 (set (reg/f:DI 0 ax [550])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:126 87 {*movdi_internal_rex64}
     (nil))
(insn 395 394 396 15 (set (mem/j:QI (plus:DI (reg/f:DI 0 ax [550])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:126 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [550])
        (nil)))
(insn 396 395 397 15 (set (reg:SI 0 ax [551])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:128 89 {*movsi_internal}
     (nil))
(insn 397 396 398 15 (set (reg:DI 0 ax [orig:292 D.6080 ] [292])
        (sign_extend:DI (reg:SI 0 ax [551]))) sim2fitman_com_line.cpp:128 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [551])
        (nil)))
(insn 398 397 399 15 (parallel [
            (set (reg:DI 1 dx [orig:293 D.6080 ] [293])
                (ashift:DI (reg:DI 0 ax [orig:292 D.6080 ] [292])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:128 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:292 D.6080 ] [292])
        (nil)))
(insn 399 398 400 15 (set (reg/f:DI 0 ax [552])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:128 87 {*movdi_internal_rex64}
     (nil))
(insn 400 399 401 15 (parallel [
            (set (reg/f:DI 0 ax [orig:294 D.6082 ] [294])
                (plus:DI (reg/f:DI 0 ax [552])
                    (reg:DI 1 dx [orig:293 D.6080 ] [293])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:128 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [552])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:293 D.6080 ] [293])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:293 D.6080 ] [293]))
                (nil)))))
(insn 401 400 402 15 (set (reg/f:DI 0 ax [orig:295 D.6083 ] [295])
        (mem/f:DI (reg/f:DI 0 ax [orig:294 D.6082 ] [294]) [0 *_311+0 S8 A64])) sim2fitman_com_line.cpp:128 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:294 D.6082 ] [294])
        (nil)))
(insn 402 401 403 15 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fd9ac436130 *.LC2>)) sim2fitman_com_line.cpp:128 87 {*movdi_internal_rex64}
     (nil))
(insn 403 402 404 15 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:295 D.6083 ] [295])) sim2fitman_com_line.cpp:128 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:295 D.6083 ] [295])
        (nil)))
(call_insn/i 404 403 405 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:128 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 405 404 406 15 (set (reg:SI 0 ax [orig:296 D.6079 ] [296])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:128 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 406 405 407 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:296 D.6079 ] [296])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:128 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:296 D.6079 ] [296])
        (nil)))
(jump_insn 407 406 408 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 439)
            (pc))) sim2fitman_com_line.cpp:128 612 {*jcc_1}
     (nil)
 -> 439)
;;  succ:       16 (FALLTHRU)
;;              17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 297 298 299 300 301 302 303 304 553 554 555 556 557 558 559 560 561
(note 408 407 409 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 16 (set (reg/f:DI 0 ax [553])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:129 87 {*movdi_internal_rex64}
     (nil))
(insn 410 409 411 16 (set (reg:SI 0 ax [orig:297 D.6079 ] [297])
        (mem:SI (reg/f:DI 0 ax [553]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [553])
        (nil)))
(insn 411 410 412 16 (set (reg:DI 1 dx [orig:298 D.6080 ] [298])
        (sign_extend:DI (reg:SI 0 ax [orig:297 D.6079 ] [297]))) sim2fitman_com_line.cpp:129 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:297 D.6079 ] [297])
        (nil)))
(insn 412 411 413 16 (set (reg:DI 0 ax [554])
        (reg:DI 1 dx [orig:298 D.6080 ] [298])) sim2fitman_com_line.cpp:129 87 {*movdi_internal_rex64}
     (nil))
(insn 413 412 414 16 (parallel [
            (set (reg:DI 0 ax [554])
                (ashift:DI (reg:DI 0 ax [554])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 513 {*ashldi3_1}
     (nil))
(insn 414 413 415 16 (parallel [
            (set (reg:DI 0 ax [554])
                (plus:DI (reg:DI 0 ax [554])
                    (reg:DI 1 dx [orig:298 D.6080 ] [298])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:298 D.6080 ] [298])
            (const_int 9 [0x9]))
        (nil)))
(insn 415 414 416 16 (parallel [
            (set (reg:DI 0 ax [554])
                (ashift:DI (reg:DI 0 ax [554])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 513 {*ashldi3_1}
     (nil))
(insn 416 415 417 16 (parallel [
            (set (reg:DI 0 ax [554])
                (plus:DI (reg:DI 0 ax [554])
                    (reg:DI 1 dx [orig:298 D.6080 ] [298])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:298 D.6080 ] [298])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:298 D.6080 ] [298])
                (const_int 19 [0x13]))
            (nil))))
(insn 417 416 418 16 (parallel [
            (set (reg:DI 0 ax [555])
                (ashift:DI (reg:DI 0 ax [554])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [554])
        (nil)))
(insn 418 417 419 16 (set (reg:DI 0 ax [554])
        (reg:DI 0 ax [555])) sim2fitman_com_line.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [555])
        (nil)))
(insn 419 418 420 16 (set (reg:DI 1 dx [orig:299 D.6080 ] [299])
        (reg:DI 0 ax [554])) sim2fitman_com_line.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [554])
        (nil)))
(insn 420 419 421 16 (set (reg/f:DI 0 ax [556])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:129 87 {*movdi_internal_rex64}
     (nil))
(insn 421 420 422 16 (parallel [
            (set (reg/f:DI 0 ax [orig:300 D.6081 ] [300])
                (plus:DI (reg/f:DI 0 ax [556])
                    (reg:DI 1 dx [orig:299 D.6080 ] [299])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:129 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [556])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:299 D.6080 ] [299])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:299 D.6080 ] [299]))
                (nil)))))
(insn 422 421 423 16 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:300 D.6081 ] [300])
                (const_int 12 [0xc])) [0 _317->pre_ecc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:300 D.6081 ] [300])
        (nil)))
(insn 423 422 424 16 (set (reg/f:DI 0 ax [557])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:130 87 {*movdi_internal_rex64}
     (nil))
(insn 424 423 425 16 (set (mem:SI (reg/f:DI 0 ax [557]) [0 *fid_92(D)+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:130 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [557])
        (nil)))
(insn 425 424 426 16 (set (reg/f:DI 0 ax [558])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:131 87 {*movdi_internal_rex64}
     (nil))
(insn 426 425 427 16 (set (reg:SI 0 ax [orig:301 D.6079 ] [301])
        (mem:SI (reg/f:DI 0 ax [558]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:131 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [558])
        (nil)))
(insn 427 426 428 16 (set (reg:DI 1 dx [orig:302 D.6080 ] [302])
        (sign_extend:DI (reg:SI 0 ax [orig:301 D.6079 ] [301]))) sim2fitman_com_line.cpp:131 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:301 D.6079 ] [301])
        (nil)))
(insn 428 427 429 16 (set (reg:DI 0 ax [559])
        (reg:DI 1 dx [orig:302 D.6080 ] [302])) sim2fitman_com_line.cpp:131 87 {*movdi_internal_rex64}
     (nil))
(insn 429 428 430 16 (parallel [
            (set (reg:DI 0 ax [559])
                (ashift:DI (reg:DI 0 ax [559])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 513 {*ashldi3_1}
     (nil))
(insn 430 429 431 16 (parallel [
            (set (reg:DI 0 ax [559])
                (plus:DI (reg:DI 0 ax [559])
                    (reg:DI 1 dx [orig:302 D.6080 ] [302])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:302 D.6080 ] [302])
            (const_int 9 [0x9]))
        (nil)))
(insn 431 430 432 16 (parallel [
            (set (reg:DI 0 ax [559])
                (ashift:DI (reg:DI 0 ax [559])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 513 {*ashldi3_1}
     (nil))
(insn 432 431 433 16 (parallel [
            (set (reg:DI 0 ax [559])
                (plus:DI (reg:DI 0 ax [559])
                    (reg:DI 1 dx [orig:302 D.6080 ] [302])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:302 D.6080 ] [302])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:302 D.6080 ] [302])
                (const_int 19 [0x13]))
            (nil))))
(insn 433 432 434 16 (parallel [
            (set (reg:DI 0 ax [560])
                (ashift:DI (reg:DI 0 ax [559])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [559])
        (nil)))
(insn 434 433 435 16 (set (reg:DI 0 ax [559])
        (reg:DI 0 ax [560])) sim2fitman_com_line.cpp:131 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [560])
        (nil)))
(insn 435 434 436 16 (set (reg:DI 1 dx [orig:303 D.6080 ] [303])
        (reg:DI 0 ax [559])) sim2fitman_com_line.cpp:131 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [559])
        (nil)))
(insn 436 435 437 16 (set (reg/f:DI 0 ax [561])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:131 87 {*movdi_internal_rex64}
     (nil))
(insn 437 436 438 16 (parallel [
            (set (reg/f:DI 0 ax [orig:304 D.6081 ] [304])
                (plus:DI (reg/f:DI 0 ax [561])
                    (reg:DI 1 dx [orig:303 D.6080 ] [303])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:131 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [561])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:303 D.6080 ] [303])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:303 D.6080 ] [303]))
                (nil)))))
(insn 438 437 439 16 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:304 D.6081 ] [304])
                (const_int 12 [0xc])) [0 _321->pre_ecc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:131 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:304 D.6081 ] [304])
        (nil)))
;;  succ:       17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15
;;              16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 305 306 307 308 309 562 563
(code_label 439 438 440 17 12 "" [1 uses])
(note 440 439 441 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 441 440 442 17 (set (reg:SI 0 ax [562])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:134 89 {*movsi_internal}
     (nil))
(insn 442 441 443 17 (set (reg:DI 0 ax [orig:305 D.6080 ] [305])
        (sign_extend:DI (reg:SI 0 ax [562]))) sim2fitman_com_line.cpp:134 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [562])
        (nil)))
(insn 443 442 444 17 (parallel [
            (set (reg:DI 1 dx [orig:306 D.6080 ] [306])
                (ashift:DI (reg:DI 0 ax [orig:305 D.6080 ] [305])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:134 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:305 D.6080 ] [305])
        (nil)))
(insn 444 443 445 17 (set (reg/f:DI 0 ax [563])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 445 444 446 17 (parallel [
            (set (reg/f:DI 0 ax [orig:307 D.6082 ] [307])
                (plus:DI (reg/f:DI 0 ax [563])
                    (reg:DI 1 dx [orig:306 D.6080 ] [306])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:134 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [563])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:306 D.6080 ] [306])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:306 D.6080 ] [306]))
                (nil)))))
(insn 446 445 447 17 (set (reg/f:DI 0 ax [orig:308 D.6083 ] [308])
        (mem/f:DI (reg/f:DI 0 ax [orig:307 D.6082 ] [307]) [0 *_324+0 S8 A64])) sim2fitman_com_line.cpp:134 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:307 D.6082 ] [307])
        (nil)))
(insn 447 446 448 17 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fd9ac4361c8 *.LC3>)) sim2fitman_com_line.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 448 447 449 17 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:308 D.6083 ] [308])) sim2fitman_com_line.cpp:134 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:308 D.6083 ] [308])
        (nil)))
(call_insn/i 449 448 450 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:134 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 450 449 451 17 (set (reg:SI 0 ax [orig:309 D.6079 ] [309])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:134 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 451 450 452 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:309 D.6079 ] [309])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:134 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:309 D.6079 ] [309])
        (nil)))
(jump_insn 452 451 453 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 553)
            (pc))) sim2fitman_com_line.cpp:134 612 {*jcc_1}
     (nil)
 -> 553)
;;  succ:       18 (FALLTHRU)
;;              21
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 310 311 312 313 314 315 316 317 318 319 564 565 566 567 568 569
(note 453 452 454 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 454 453 455 18 (set (reg/f:DI 0 ax [564])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:135 87 {*movdi_internal_rex64}
     (nil))
(insn 455 454 456 18 (set (reg:SI 0 ax [orig:310 D.6079 ] [310])
        (mem:SI (reg/f:DI 0 ax [564]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:135 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [564])
        (nil)))
(insn 456 455 457 18 (set (reg:DI 1 dx [orig:311 D.6080 ] [311])
        (sign_extend:DI (reg:SI 0 ax [orig:310 D.6079 ] [310]))) sim2fitman_com_line.cpp:135 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:310 D.6079 ] [310])
        (nil)))
(insn 457 456 458 18 (set (reg:DI 0 ax [565])
        (reg:DI 1 dx [orig:311 D.6080 ] [311])) sim2fitman_com_line.cpp:135 87 {*movdi_internal_rex64}
     (nil))
(insn 458 457 459 18 (parallel [
            (set (reg:DI 0 ax [565])
                (ashift:DI (reg:DI 0 ax [565])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 513 {*ashldi3_1}
     (nil))
(insn 459 458 460 18 (parallel [
            (set (reg:DI 0 ax [565])
                (plus:DI (reg:DI 0 ax [565])
                    (reg:DI 1 dx [orig:311 D.6080 ] [311])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:311 D.6080 ] [311])
            (const_int 9 [0x9]))
        (nil)))
(insn 460 459 461 18 (parallel [
            (set (reg:DI 0 ax [565])
                (ashift:DI (reg:DI 0 ax [565])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 513 {*ashldi3_1}
     (nil))
(insn 461 460 462 18 (parallel [
            (set (reg:DI 0 ax [565])
                (plus:DI (reg:DI 0 ax [565])
                    (reg:DI 1 dx [orig:311 D.6080 ] [311])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:311 D.6080 ] [311])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:311 D.6080 ] [311])
                (const_int 19 [0x13]))
            (nil))))
(insn 462 461 463 18 (parallel [
            (set (reg:DI 0 ax [566])
                (ashift:DI (reg:DI 0 ax [565])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [565])
        (nil)))
(insn 463 462 464 18 (set (reg:DI 0 ax [565])
        (reg:DI 0 ax [566])) sim2fitman_com_line.cpp:135 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [566])
        (nil)))
(insn 464 463 465 18 (set (reg:DI 1 dx [orig:312 D.6080 ] [312])
        (reg:DI 0 ax [565])) sim2fitman_com_line.cpp:135 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [565])
        (nil)))
(insn 465 464 466 18 (set (reg/f:DI 0 ax [567])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:135 87 {*movdi_internal_rex64}
     (nil))
(insn 466 465 467 18 (parallel [
            (set (reg/f:DI 0 ax [orig:313 D.6081 ] [313])
                (plus:DI (reg/f:DI 0 ax [567])
                    (reg:DI 1 dx [orig:312 D.6080 ] [312])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:135 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [567])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:312 D.6080 ] [312])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:312 D.6080 ] [312]))
                (nil)))))
(insn 467 466 468 18 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:313 D.6081 ] [313])
                (const_int 36 [0x24])) [0 _330->pre_quality+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:135 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:313 D.6081 ] [313])
        (nil)))
(insn 468 467 469 18 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:136 273 {*addsi_1}
     (nil))
(insn 469 468 470 18 (set (reg:SI 0 ax [568])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:137 89 {*movsi_internal}
     (nil))
(insn 470 469 471 18 (set (reg:DI 0 ax [orig:314 D.6080 ] [314])
        (sign_extend:DI (reg:SI 0 ax [568]))) sim2fitman_com_line.cpp:137 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [568])
        (nil)))
(insn 471 470 472 18 (parallel [
            (set (reg:DI 1 dx [orig:315 D.6080 ] [315])
                (ashift:DI (reg:DI 0 ax [orig:314 D.6080 ] [314])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:137 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:314 D.6080 ] [314])
        (nil)))
(insn 472 471 473 18 (set (reg/f:DI 0 ax [569])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:137 87 {*movdi_internal_rex64}
     (nil))
(insn 473 472 474 18 (parallel [
            (set (reg/f:DI 0 ax [orig:316 D.6082 ] [316])
                (plus:DI (reg/f:DI 0 ax [569])
                    (reg:DI 1 dx [orig:315 D.6080 ] [315])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:137 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [569])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:315 D.6080 ] [315])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:315 D.6080 ] [315]))
                (nil)))))
(insn 474 473 475 18 (set (reg/f:DI 0 ax [orig:317 D.6083 ] [317])
        (mem/f:DI (reg/f:DI 0 ax [orig:316 D.6082 ] [316]) [0 *_334+0 S8 A64])) sim2fitman_com_line.cpp:137 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:316 D.6082 ] [316])
        (nil)))
(insn 475 474 476 18 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:317 D.6083 ] [317])) sim2fitman_com_line.cpp:137 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:317 D.6083 ] [317])
        (nil)))
(call_insn 476 475 477 18 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:137 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 477 476 478 18 (set (reg:QI 0 ax [orig:318 D.6086 ] [318])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:137 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 478 477 479 18 (set (reg:QI 0 ax [orig:319 retval.0 ] [319])
        (reg:QI 0 ax [orig:318 D.6086 ] [318])) sim2fitman_com_line.cpp:137 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:318 D.6086 ] [318])
        (nil)))
(insn 479 478 480 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:319 retval.0 ] [319])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:137 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:319 retval.0 ] [319])
        (nil)))
(jump_insn 480 479 481 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 548)
            (pc))) sim2fitman_com_line.cpp:137 612 {*jcc_1}
     (nil)
 -> 548)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586
(note 481 480 482 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 482 481 483 19 (set (reg/f:DI 0 ax [570])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (nil))
(insn 483 482 484 19 (set (reg:SI 0 ax [orig:320 D.6079 ] [320])
        (mem:SI (reg/f:DI 0 ax [570]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:138 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [570])
        (nil)))
(insn 484 483 485 19 (set (reg:DI 1 dx [orig:321 D.6080 ] [321])
        (sign_extend:DI (reg:SI 0 ax [orig:320 D.6079 ] [320]))) sim2fitman_com_line.cpp:138 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:320 D.6079 ] [320])
        (nil)))
(insn 485 484 486 19 (set (reg:DI 0 ax [571])
        (reg:DI 1 dx [orig:321 D.6080 ] [321])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (nil))
(insn 486 485 487 19 (parallel [
            (set (reg:DI 0 ax [571])
                (ashift:DI (reg:DI 0 ax [571])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 513 {*ashldi3_1}
     (nil))
(insn 487 486 488 19 (parallel [
            (set (reg:DI 0 ax [571])
                (plus:DI (reg:DI 0 ax [571])
                    (reg:DI 1 dx [orig:321 D.6080 ] [321])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:321 D.6080 ] [321])
            (const_int 9 [0x9]))
        (nil)))
(insn 488 487 489 19 (parallel [
            (set (reg:DI 0 ax [571])
                (ashift:DI (reg:DI 0 ax [571])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 513 {*ashldi3_1}
     (nil))
(insn 489 488 490 19 (parallel [
            (set (reg:DI 0 ax [571])
                (plus:DI (reg:DI 0 ax [571])
                    (reg:DI 1 dx [orig:321 D.6080 ] [321])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:321 D.6080 ] [321])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:321 D.6080 ] [321])
                (const_int 19 [0x13]))
            (nil))))
(insn 490 489 491 19 (parallel [
            (set (reg:DI 0 ax [572])
                (ashift:DI (reg:DI 0 ax [571])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [571])
        (nil)))
(insn 491 490 492 19 (set (reg:DI 0 ax [571])
        (reg:DI 0 ax [572])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [572])
        (nil)))
(insn 492 491 493 19 (set (reg:DI 1 dx [orig:322 D.6080 ] [322])
        (reg:DI 0 ax [571])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [571])
        (nil)))
(insn 493 492 494 19 (set (reg/f:DI 0 ax [573])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (nil))
(insn 494 493 495 19 (parallel [
            (set (reg/f:DI 3 bx [orig:323 D.6081 ] [323])
                (plus:DI (reg:DI 1 dx [orig:322 D.6080 ] [322])
                    (reg/f:DI 0 ax [573])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [573])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:322 D.6080 ] [322])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:322 D.6080 ] [322]))
                (nil)))))
(insn 495 494 496 19 (set (reg:SI 0 ax [574])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:138 89 {*movsi_internal}
     (nil))
(insn 496 495 497 19 (set (reg:DI 0 ax [orig:324 D.6080 ] [324])
        (sign_extend:DI (reg:SI 0 ax [574]))) sim2fitman_com_line.cpp:138 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [574])
        (nil)))
(insn 497 496 498 19 (parallel [
            (set (reg:DI 1 dx [orig:325 D.6080 ] [325])
                (ashift:DI (reg:DI 0 ax [orig:324 D.6080 ] [324])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:324 D.6080 ] [324])
        (nil)))
(insn 498 497 499 19 (set (reg/f:DI 0 ax [575])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (nil))
(insn 499 498 500 19 (parallel [
            (set (reg/f:DI 0 ax [orig:326 D.6082 ] [326])
                (plus:DI (reg/f:DI 0 ax [575])
                    (reg:DI 1 dx [orig:325 D.6080 ] [325])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:138 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [575])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:325 D.6080 ] [325])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:325 D.6080 ] [325]))
                (nil)))))
(insn 500 499 501 19 (set (reg/f:DI 0 ax [orig:327 D.6083 ] [327])
        (mem/f:DI (reg/f:DI 0 ax [orig:326 D.6082 ] [326]) [0 *_344+0 S8 A64])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:326 D.6082 ] [326])
        (nil)))
(insn 501 500 502 19 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:327 D.6083 ] [327])) sim2fitman_com_line.cpp:138 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:327 D.6083 ] [327])
        (nil)))
(call_insn/i 502 501 503 19 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atof") [flags 0x41]  <function_decl 0x7fd9ac731600 atof>) [0 atof S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:138 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 503 502 504 19 (set (reg:DF 21 xmm0 [orig:328 D.6089 ] [328])
        (reg:DF 21 xmm0)) sim2fitman_com_line.cpp:138 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 504 503 505 19 (set (reg:SF 21 xmm0 [orig:329 D.6090 ] [329])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:328 D.6089 ] [328]))) sim2fitman_com_line.cpp:138 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:328 D.6089 ] [328])
        (nil)))
(insn 505 504 506 19 (set (mem/j:SF (plus:DI (reg/f:DI 3 bx [orig:323 D.6081 ] [323])
                (const_int 48 [0x30])) [0 _341->pre_delay_time+0 S4 A32])
        (reg:SF 21 xmm0 [orig:329 D.6090 ] [329])) sim2fitman_com_line.cpp:138 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:329 D.6090 ] [329])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:323 D.6081 ] [323])
            (nil))))
(insn 506 505 507 19 (set (reg/f:DI 0 ax [576])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:139 87 {*movdi_internal_rex64}
     (nil))
(insn 507 506 508 19 (set (mem:SI (reg/f:DI 0 ax [576]) [0 *fid_92(D)+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:139 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [576])
        (nil)))
(insn 508 507 509 19 (set (reg/f:DI 0 ax [577])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (nil))
(insn 509 508 510 19 (set (reg:SI 0 ax [orig:330 D.6079 ] [330])
        (mem:SI (reg/f:DI 0 ax [577]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:140 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [577])
        (nil)))
(insn 510 509 511 19 (set (reg:DI 1 dx [orig:331 D.6080 ] [331])
        (sign_extend:DI (reg:SI 0 ax [orig:330 D.6079 ] [330]))) sim2fitman_com_line.cpp:140 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:330 D.6079 ] [330])
        (nil)))
(insn 511 510 512 19 (set (reg:DI 0 ax [578])
        (reg:DI 1 dx [orig:331 D.6080 ] [331])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (nil))
(insn 512 511 513 19 (parallel [
            (set (reg:DI 0 ax [578])
                (ashift:DI (reg:DI 0 ax [578])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 513 {*ashldi3_1}
     (nil))
(insn 513 512 514 19 (parallel [
            (set (reg:DI 0 ax [578])
                (plus:DI (reg:DI 0 ax [578])
                    (reg:DI 1 dx [orig:331 D.6080 ] [331])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:331 D.6080 ] [331])
            (const_int 9 [0x9]))
        (nil)))
(insn 514 513 515 19 (parallel [
            (set (reg:DI 0 ax [578])
                (ashift:DI (reg:DI 0 ax [578])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 513 {*ashldi3_1}
     (nil))
(insn 515 514 516 19 (parallel [
            (set (reg:DI 0 ax [578])
                (plus:DI (reg:DI 0 ax [578])
                    (reg:DI 1 dx [orig:331 D.6080 ] [331])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:331 D.6080 ] [331])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:331 D.6080 ] [331])
                (const_int 19 [0x13]))
            (nil))))
(insn 516 515 517 19 (parallel [
            (set (reg:DI 0 ax [579])
                (ashift:DI (reg:DI 0 ax [578])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [578])
        (nil)))
(insn 517 516 518 19 (set (reg:DI 0 ax [578])
        (reg:DI 0 ax [579])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [579])
        (nil)))
(insn 518 517 519 19 (set (reg:DI 1 dx [orig:332 D.6080 ] [332])
        (reg:DI 0 ax [578])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [578])
        (nil)))
(insn 519 518 520 19 (set (reg/f:DI 0 ax [580])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (nil))
(insn 520 519 521 19 (parallel [
            (set (reg/f:DI 3 bx [orig:333 D.6081 ] [333])
                (plus:DI (reg:DI 1 dx [orig:332 D.6080 ] [332])
                    (reg/f:DI 0 ax [580])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [580])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:332 D.6080 ] [332])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:332 D.6080 ] [332]))
                (nil)))))
(insn 521 520 522 19 (set (reg:SI 0 ax [581])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:140 89 {*movsi_internal}
     (nil))
(insn 522 521 523 19 (set (reg:DI 0 ax [orig:334 D.6080 ] [334])
        (sign_extend:DI (reg:SI 0 ax [581]))) sim2fitman_com_line.cpp:140 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [581])
        (nil)))
(insn 523 522 524 19 (parallel [
            (set (reg:DI 1 dx [orig:335 D.6080 ] [335])
                (ashift:DI (reg:DI 0 ax [orig:334 D.6080 ] [334])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:334 D.6080 ] [334])
        (nil)))
(insn 524 523 525 19 (set (reg/f:DI 0 ax [582])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (nil))
(insn 525 524 526 19 (parallel [
            (set (reg/f:DI 0 ax [orig:336 D.6082 ] [336])
                (plus:DI (reg/f:DI 0 ax [582])
                    (reg:DI 1 dx [orig:335 D.6080 ] [335])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:140 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [582])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:335 D.6080 ] [335])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:335 D.6080 ] [335]))
                (nil)))))
(insn 526 525 527 19 (set (reg/f:DI 0 ax [orig:337 D.6083 ] [337])
        (mem/f:DI (reg/f:DI 0 ax [orig:336 D.6082 ] [336]) [0 *_354+0 S8 A64])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:336 D.6082 ] [336])
        (nil)))
(insn 527 526 528 19 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:337 D.6083 ] [337])) sim2fitman_com_line.cpp:140 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:337 D.6083 ] [337])
        (nil)))
(call_insn/i 528 527 529 19 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atof") [flags 0x41]  <function_decl 0x7fd9ac731600 atof>) [0 atof S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:140 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 529 528 530 19 (set (reg:DF 21 xmm0 [orig:338 D.6089 ] [338])
        (reg:DF 21 xmm0)) sim2fitman_com_line.cpp:140 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 530 529 531 19 (set (reg:SF 21 xmm0 [orig:339 D.6090 ] [339])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:338 D.6089 ] [338]))) sim2fitman_com_line.cpp:140 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:338 D.6089 ] [338])
        (nil)))
(insn 531 530 532 19 (set (mem/j:SF (plus:DI (reg/f:DI 3 bx [orig:333 D.6081 ] [333])
                (const_int 48 [0x30])) [0 _351->pre_delay_time+0 S4 A32])
        (reg:SF 21 xmm0 [orig:339 D.6090 ] [339])) sim2fitman_com_line.cpp:140 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:339 D.6090 ] [339])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:333 D.6081 ] [333])
            (nil))))
(insn 532 531 533 19 (set (reg/f:DI 0 ax [583])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:141 87 {*movdi_internal_rex64}
     (nil))
(insn 533 532 534 19 (set (reg:SI 0 ax [orig:340 D.6079 ] [340])
        (mem:SI (reg/f:DI 0 ax [583]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [583])
        (nil)))
(insn 534 533 535 19 (set (reg:DI 1 dx [orig:341 D.6080 ] [341])
        (sign_extend:DI (reg:SI 0 ax [orig:340 D.6079 ] [340]))) sim2fitman_com_line.cpp:141 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:340 D.6079 ] [340])
        (nil)))
(insn 535 534 536 19 (set (reg:DI 0 ax [584])
        (reg:DI 1 dx [orig:341 D.6080 ] [341])) sim2fitman_com_line.cpp:141 87 {*movdi_internal_rex64}
     (nil))
(insn 536 535 537 19 (parallel [
            (set (reg:DI 0 ax [584])
                (ashift:DI (reg:DI 0 ax [584])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 513 {*ashldi3_1}
     (nil))
(insn 537 536 538 19 (parallel [
            (set (reg:DI 0 ax [584])
                (plus:DI (reg:DI 0 ax [584])
                    (reg:DI 1 dx [orig:341 D.6080 ] [341])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:341 D.6080 ] [341])
            (const_int 9 [0x9]))
        (nil)))
(insn 538 537 539 19 (parallel [
            (set (reg:DI 0 ax [584])
                (ashift:DI (reg:DI 0 ax [584])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 513 {*ashldi3_1}
     (nil))
(insn 539 538 540 19 (parallel [
            (set (reg:DI 0 ax [584])
                (plus:DI (reg:DI 0 ax [584])
                    (reg:DI 1 dx [orig:341 D.6080 ] [341])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:341 D.6080 ] [341])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:341 D.6080 ] [341])
                (const_int 19 [0x13]))
            (nil))))
(insn 540 539 541 19 (parallel [
            (set (reg:DI 0 ax [585])
                (ashift:DI (reg:DI 0 ax [584])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [584])
        (nil)))
(insn 541 540 542 19 (set (reg:DI 0 ax [584])
        (reg:DI 0 ax [585])) sim2fitman_com_line.cpp:141 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [585])
        (nil)))
(insn 542 541 543 19 (set (reg:DI 1 dx [orig:342 D.6080 ] [342])
        (reg:DI 0 ax [584])) sim2fitman_com_line.cpp:141 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [584])
        (nil)))
(insn 543 542 544 19 (set (reg/f:DI 0 ax [586])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:141 87 {*movdi_internal_rex64}
     (nil))
(insn 544 543 545 19 (parallel [
            (set (reg/f:DI 0 ax [orig:343 D.6081 ] [343])
                (plus:DI (reg/f:DI 0 ax [586])
                    (reg:DI 1 dx [orig:342 D.6080 ] [342])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:141 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [586])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:342 D.6080 ] [342])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:342 D.6080 ] [342]))
                (nil)))))
(insn 545 544 1714 19 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:343 D.6081 ] [343])
                (const_int 36 [0x24])) [0 _361->pre_quality+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:343 D.6081 ] [343])
        (nil)))
(jump_insn 1714 545 1715 19 (set (pc)
        (label_ref 553)) 650 {jump}
     (nil)
 -> 553)
;;  succ:       21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1715 1714 548)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 548 1715 549 20 14 "" [1 uses])
(note 549 548 550 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 550 549 1716 20 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -8 [0xfffffffffffffff8])) sim2fitman_com_line.cpp:143 89 {*movsi_internal}
     (nil))
(jump_insn 1716 550 1717 20 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:143 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1717 1716 553)
;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;;              19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 344 345 346 347 348 587 588
(code_label 553 1717 554 21 13 "" [2 uses])
(note 554 553 555 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 555 554 556 21 (set (reg:SI 0 ax [587])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:148 89 {*movsi_internal}
     (nil))
(insn 556 555 557 21 (set (reg:DI 0 ax [orig:344 D.6080 ] [344])
        (sign_extend:DI (reg:SI 0 ax [587]))) sim2fitman_com_line.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [587])
        (nil)))
(insn 557 556 558 21 (parallel [
            (set (reg:DI 1 dx [orig:345 D.6080 ] [345])
                (ashift:DI (reg:DI 0 ax [orig:344 D.6080 ] [344])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:148 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:344 D.6080 ] [344])
        (nil)))
(insn 558 557 559 21 (set (reg/f:DI 0 ax [588])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:148 87 {*movdi_internal_rex64}
     (nil))
(insn 559 558 560 21 (parallel [
            (set (reg/f:DI 0 ax [orig:346 D.6082 ] [346])
                (plus:DI (reg/f:DI 0 ax [588])
                    (reg:DI 1 dx [orig:345 D.6080 ] [345])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:148 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [588])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:345 D.6080 ] [345])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:345 D.6080 ] [345]))
                (nil)))))
(insn 560 559 561 21 (set (reg/f:DI 0 ax [orig:347 D.6083 ] [347])
        (mem/f:DI (reg/f:DI 0 ax [orig:346 D.6082 ] [346]) [0 *_365+0 S8 A64])) sim2fitman_com_line.cpp:148 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:346 D.6082 ] [346])
        (nil)))
(insn 561 560 562 21 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fd9ac436260 *.LC4>)) sim2fitman_com_line.cpp:148 87 {*movdi_internal_rex64}
     (nil))
(insn 562 561 563 21 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:347 D.6083 ] [347])) sim2fitman_com_line.cpp:148 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:347 D.6083 ] [347])
        (nil)))
(call_insn/i 563 562 564 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:148 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 564 563 565 21 (set (reg:SI 0 ax [orig:348 D.6079 ] [348])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:148 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 565 564 566 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:348 D.6079 ] [348])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:148 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:348 D.6079 ] [348])
        (nil)))
(jump_insn 566 565 567 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 730)
            (pc))) sim2fitman_com_line.cpp:148 612 {*jcc_1}
     (nil)
 -> 730)
;;  succ:       22 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 349 350 351 352 353 354 355 356 357 358 589 590 591 592 593 594
(note 567 566 568 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 568 567 569 22 (set (reg/f:DI 0 ax [589])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:149 87 {*movdi_internal_rex64}
     (nil))
(insn 569 568 570 22 (set (reg:SI 0 ax [orig:349 D.6079 ] [349])
        (mem:SI (reg/f:DI 0 ax [589]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:149 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [589])
        (nil)))
(insn 570 569 571 22 (set (reg:DI 1 dx [orig:350 D.6080 ] [350])
        (sign_extend:DI (reg:SI 0 ax [orig:349 D.6079 ] [349]))) sim2fitman_com_line.cpp:149 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:349 D.6079 ] [349])
        (nil)))
(insn 571 570 572 22 (set (reg:DI 0 ax [590])
        (reg:DI 1 dx [orig:350 D.6080 ] [350])) sim2fitman_com_line.cpp:149 87 {*movdi_internal_rex64}
     (nil))
(insn 572 571 573 22 (parallel [
            (set (reg:DI 0 ax [590])
                (ashift:DI (reg:DI 0 ax [590])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 513 {*ashldi3_1}
     (nil))
(insn 573 572 574 22 (parallel [
            (set (reg:DI 0 ax [590])
                (plus:DI (reg:DI 0 ax [590])
                    (reg:DI 1 dx [orig:350 D.6080 ] [350])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:350 D.6080 ] [350])
            (const_int 9 [0x9]))
        (nil)))
(insn 574 573 575 22 (parallel [
            (set (reg:DI 0 ax [590])
                (ashift:DI (reg:DI 0 ax [590])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 513 {*ashldi3_1}
     (nil))
(insn 575 574 576 22 (parallel [
            (set (reg:DI 0 ax [590])
                (plus:DI (reg:DI 0 ax [590])
                    (reg:DI 1 dx [orig:350 D.6080 ] [350])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:350 D.6080 ] [350])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:350 D.6080 ] [350])
                (const_int 19 [0x13]))
            (nil))))
(insn 576 575 577 22 (parallel [
            (set (reg:DI 0 ax [591])
                (ashift:DI (reg:DI 0 ax [590])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [590])
        (nil)))
(insn 577 576 578 22 (set (reg:DI 0 ax [590])
        (reg:DI 0 ax [591])) sim2fitman_com_line.cpp:149 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [591])
        (nil)))
(insn 578 577 579 22 (set (reg:DI 1 dx [orig:351 D.6080 ] [351])
        (reg:DI 0 ax [590])) sim2fitman_com_line.cpp:149 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [590])
        (nil)))
(insn 579 578 580 22 (set (reg/f:DI 0 ax [592])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:149 87 {*movdi_internal_rex64}
     (nil))
(insn 580 579 581 22 (parallel [
            (set (reg/f:DI 0 ax [orig:352 D.6081 ] [352])
                (plus:DI (reg/f:DI 0 ax [592])
                    (reg:DI 1 dx [orig:351 D.6080 ] [351])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:149 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [592])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:351 D.6080 ] [351])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:351 D.6080 ] [351]))
                (nil)))))
(insn 581 580 582 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:352 D.6081 ] [352])
                (const_int 40 [0x28])) [0 _371->pre_quecc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:149 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:352 D.6081 ] [352])
        (nil)))
(insn 582 581 583 22 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:150 273 {*addsi_1}
     (nil))
(insn 583 582 584 22 (set (reg:SI 0 ax [593])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:151 89 {*movsi_internal}
     (nil))
(insn 584 583 585 22 (set (reg:DI 0 ax [orig:353 D.6080 ] [353])
        (sign_extend:DI (reg:SI 0 ax [593]))) sim2fitman_com_line.cpp:151 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [593])
        (nil)))
(insn 585 584 586 22 (parallel [
            (set (reg:DI 1 dx [orig:354 D.6080 ] [354])
                (ashift:DI (reg:DI 0 ax [orig:353 D.6080 ] [353])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:151 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:353 D.6080 ] [353])
        (nil)))
(insn 586 585 587 22 (set (reg/f:DI 0 ax [594])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:151 87 {*movdi_internal_rex64}
     (nil))
(insn 587 586 588 22 (parallel [
            (set (reg/f:DI 0 ax [orig:355 D.6082 ] [355])
                (plus:DI (reg/f:DI 0 ax [594])
                    (reg:DI 1 dx [orig:354 D.6080 ] [354])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:151 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [594])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:354 D.6080 ] [354])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:354 D.6080 ] [354]))
                (nil)))))
(insn 588 587 589 22 (set (reg/f:DI 0 ax [orig:356 D.6083 ] [356])
        (mem/f:DI (reg/f:DI 0 ax [orig:355 D.6082 ] [355]) [0 *_375+0 S8 A64])) sim2fitman_com_line.cpp:151 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:355 D.6082 ] [355])
        (nil)))
(insn 589 588 590 22 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:356 D.6083 ] [356])) sim2fitman_com_line.cpp:151 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:356 D.6083 ] [356])
        (nil)))
(call_insn 590 589 591 22 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:151 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 591 590 592 22 (set (reg:QI 0 ax [orig:357 D.6086 ] [357])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:151 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 592 591 593 22 (set (reg:QI 0 ax [orig:358 retval.1 ] [358])
        (reg:QI 0 ax [orig:357 D.6086 ] [357])) sim2fitman_com_line.cpp:151 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:357 D.6086 ] [357])
        (nil)))
(insn 593 592 594 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:358 retval.1 ] [358])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:151 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:358 retval.1 ] [358])
        (nil)))
(jump_insn 594 593 595 22 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 622)
            (pc))) sim2fitman_com_line.cpp:151 612 {*jcc_1}
     (nil)
 -> 622)
;;  succ:       23 (FALLTHRU)
;;              25
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 595 596 597 598 599 600 601 602
(note 595 594 596 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 596 595 597 23 (set (reg/f:DI 0 ax [595])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (nil))
(insn 597 596 598 23 (set (reg:SI 0 ax [orig:359 D.6079 ] [359])
        (mem:SI (reg/f:DI 0 ax [595]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:152 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [595])
        (nil)))
(insn 598 597 599 23 (set (reg:DI 1 dx [orig:360 D.6080 ] [360])
        (sign_extend:DI (reg:SI 0 ax [orig:359 D.6079 ] [359]))) sim2fitman_com_line.cpp:152 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:359 D.6079 ] [359])
        (nil)))
(insn 599 598 600 23 (set (reg:DI 0 ax [596])
        (reg:DI 1 dx [orig:360 D.6080 ] [360])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (nil))
(insn 600 599 601 23 (parallel [
            (set (reg:DI 0 ax [596])
                (ashift:DI (reg:DI 0 ax [596])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 513 {*ashldi3_1}
     (nil))
(insn 601 600 602 23 (parallel [
            (set (reg:DI 0 ax [596])
                (plus:DI (reg:DI 0 ax [596])
                    (reg:DI 1 dx [orig:360 D.6080 ] [360])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:360 D.6080 ] [360])
            (const_int 9 [0x9]))
        (nil)))
(insn 602 601 603 23 (parallel [
            (set (reg:DI 0 ax [596])
                (ashift:DI (reg:DI 0 ax [596])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 513 {*ashldi3_1}
     (nil))
(insn 603 602 604 23 (parallel [
            (set (reg:DI 0 ax [596])
                (plus:DI (reg:DI 0 ax [596])
                    (reg:DI 1 dx [orig:360 D.6080 ] [360])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:360 D.6080 ] [360])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:360 D.6080 ] [360])
                (const_int 19 [0x13]))
            (nil))))
(insn 604 603 605 23 (parallel [
            (set (reg:DI 0 ax [597])
                (ashift:DI (reg:DI 0 ax [596])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [596])
        (nil)))
(insn 605 604 606 23 (set (reg:DI 0 ax [596])
        (reg:DI 0 ax [597])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [597])
        (nil)))
(insn 606 605 607 23 (set (reg:DI 1 dx [orig:361 D.6080 ] [361])
        (reg:DI 0 ax [596])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [596])
        (nil)))
(insn 607 606 608 23 (set (reg/f:DI 0 ax [598])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (nil))
(insn 608 607 609 23 (parallel [
            (set (reg/f:DI 3 bx [orig:362 D.6081 ] [362])
                (plus:DI (reg:DI 1 dx [orig:361 D.6080 ] [361])
                    (reg/f:DI 0 ax [598])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [598])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:361 D.6080 ] [361])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:361 D.6080 ] [361]))
                (nil)))))
(insn 609 608 610 23 (set (reg:SI 0 ax [599])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:152 89 {*movsi_internal}
     (nil))
(insn 610 609 611 23 (set (reg:DI 0 ax [orig:363 D.6080 ] [363])
        (sign_extend:DI (reg:SI 0 ax [599]))) sim2fitman_com_line.cpp:152 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [599])
        (nil)))
(insn 611 610 612 23 (parallel [
            (set (reg:DI 1 dx [orig:364 D.6080 ] [364])
                (ashift:DI (reg:DI 0 ax [orig:363 D.6080 ] [363])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:363 D.6080 ] [363])
        (nil)))
(insn 612 611 613 23 (set (reg/f:DI 0 ax [600])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (nil))
(insn 613 612 614 23 (parallel [
            (set (reg/f:DI 0 ax [orig:365 D.6082 ] [365])
                (plus:DI (reg/f:DI 0 ax [600])
                    (reg:DI 1 dx [orig:364 D.6080 ] [364])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [600])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:364 D.6080 ] [364])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:364 D.6080 ] [364]))
                (nil)))))
(insn 614 613 615 23 (set (reg/f:DI 0 ax [orig:366 D.6083 ] [366])
        (mem/f:DI (reg/f:DI 0 ax [orig:365 D.6082 ] [365]) [0 *_385+0 S8 A64])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:365 D.6082 ] [365])
        (nil)))
(insn 615 614 616 23 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:366 D.6083 ] [366])) sim2fitman_com_line.cpp:152 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:366 D.6083 ] [366])
        (nil)))
(call_insn/i 616 615 617 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("atoi") [flags 0x41]  <function_decl 0x7fd9ac731700 atoi>) [0 atoi S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:152 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 617 616 618 23 (set (reg:SI 0 ax [orig:367 D.6079 ] [367])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:152 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 618 617 619 23 (parallel [
            (set (reg:SI 0 ax [orig:368 D.6079 ] [368])
                (ashift:SI (reg:SI 0 ax [orig:367 D.6079 ] [367])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:152 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:367 D.6079 ] [367])
        (nil)))
(insn 619 618 629 23 (set (mem/j:SI (plus:DI (reg/f:DI 3 bx [orig:362 D.6081 ] [362])
                (const_int 44 [0x2c])) [0 _382->pre_quecc_points+0 S4 A32])
        (reg:SI 0 ax [orig:368 D.6079 ] [368])) sim2fitman_com_line.cpp:152 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:368 D.6079 ] [368])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:362 D.6081 ] [362])
            (nil))))
(insn 629 619 630 23 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:156 273 {*addsi_1}
     (nil))
(insn 630 629 631 23 (set (reg:SI 0 ax [601])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:157 89 {*movsi_internal}
     (nil))
(insn 631 630 632 23 (set (reg:DI 0 ax [orig:369 D.6080 ] [369])
        (sign_extend:DI (reg:SI 0 ax [601]))) sim2fitman_com_line.cpp:157 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [601])
        (nil)))
(insn 632 631 633 23 (parallel [
            (set (reg:DI 1 dx [orig:370 D.6080 ] [370])
                (ashift:DI (reg:DI 0 ax [orig:369 D.6080 ] [369])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:157 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:369 D.6080 ] [369])
        (nil)))
(insn 633 632 634 23 (set (reg/f:DI 0 ax [602])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:157 87 {*movdi_internal_rex64}
     (nil))
(insn 634 633 635 23 (parallel [
            (set (reg/f:DI 0 ax [orig:371 D.6082 ] [371])
                (plus:DI (reg/f:DI 0 ax [602])
                    (reg:DI 1 dx [orig:370 D.6080 ] [370])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:157 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [602])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:370 D.6080 ] [370])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:370 D.6080 ] [370]))
                (nil)))))
(insn 635 634 636 23 (set (reg/f:DI 0 ax [orig:372 D.6083 ] [372])
        (mem/f:DI (reg/f:DI 0 ax [orig:371 D.6082 ] [371]) [0 *_392+0 S8 A64])) sim2fitman_com_line.cpp:157 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:371 D.6082 ] [371])
        (nil)))
(insn 636 635 637 23 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:372 D.6083 ] [372])) sim2fitman_com_line.cpp:157 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:372 D.6083 ] [372])
        (nil)))
(call_insn 637 636 638 23 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:157 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 638 637 639 23 (set (reg:QI 0 ax [orig:373 D.6086 ] [373])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:157 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 639 638 640 23 (set (reg:QI 0 ax [orig:374 retval.2 ] [374])
        (reg:QI 0 ax [orig:373 D.6086 ] [373])) sim2fitman_com_line.cpp:157 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:373 D.6086 ] [373])
        (nil)))
(insn 640 639 641 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:374 retval.2 ] [374])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:157 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:374 retval.2 ] [374])
        (nil)))
(jump_insn 641 640 1718 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 725)
            (pc))) sim2fitman_com_line.cpp:157 612 {*jcc_1}
     (nil)
 -> 725)
;;  succ:       24 (FALLTHRU)
;;              27
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 1718 641 1720 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1720 1718 1721 24 (set (pc)
        (label_ref 1719)) 650 {jump}
     (nil)
 -> 1719)
;;  succ:       26 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1721 1720 622)
;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 622 1721 623 25 16 "" [1 uses])
(note 623 622 624 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 624 623 1722 25 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -8 [0xfffffffffffffff8])) sim2fitman_com_line.cpp:154 89 {*movsi_internal}
     (nil))
(jump_insn 1722 624 1723 25 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:154 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1723 1722 1719)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624
(code_label 1719 1723 642 26 76 "" [1 uses])
(note 642 1719 643 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 643 642 644 26 (set (reg/f:DI 0 ax [603])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 644 643 645 26 (set (reg:SI 0 ax [orig:375 D.6079 ] [375])
        (mem:SI (reg/f:DI 0 ax [603]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:158 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [603])
        (nil)))
(insn 645 644 646 26 (set (reg:DI 1 dx [orig:376 D.6080 ] [376])
        (sign_extend:DI (reg:SI 0 ax [orig:375 D.6079 ] [375]))) sim2fitman_com_line.cpp:158 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:375 D.6079 ] [375])
        (nil)))
(insn 646 645 647 26 (set (reg:DI 0 ax [604])
        (reg:DI 1 dx [orig:376 D.6080 ] [376])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 647 646 648 26 (parallel [
            (set (reg:DI 0 ax [604])
                (ashift:DI (reg:DI 0 ax [604])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 513 {*ashldi3_1}
     (nil))
(insn 648 647 649 26 (parallel [
            (set (reg:DI 0 ax [604])
                (plus:DI (reg:DI 0 ax [604])
                    (reg:DI 1 dx [orig:376 D.6080 ] [376])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:376 D.6080 ] [376])
            (const_int 9 [0x9]))
        (nil)))
(insn 649 648 650 26 (parallel [
            (set (reg:DI 0 ax [604])
                (ashift:DI (reg:DI 0 ax [604])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 513 {*ashldi3_1}
     (nil))
(insn 650 649 651 26 (parallel [
            (set (reg:DI 0 ax [604])
                (plus:DI (reg:DI 0 ax [604])
                    (reg:DI 1 dx [orig:376 D.6080 ] [376])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:376 D.6080 ] [376])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:376 D.6080 ] [376])
                (const_int 19 [0x13]))
            (nil))))
(insn 651 650 652 26 (parallel [
            (set (reg:DI 0 ax [605])
                (ashift:DI (reg:DI 0 ax [604])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [604])
        (nil)))
(insn 652 651 653 26 (set (reg:DI 0 ax [604])
        (reg:DI 0 ax [605])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [605])
        (nil)))
(insn 653 652 654 26 (set (reg:DI 1 dx [orig:377 D.6080 ] [377])
        (reg:DI 0 ax [604])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [604])
        (nil)))
(insn 654 653 655 26 (set (reg/f:DI 0 ax [606])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 655 654 656 26 (parallel [
            (set (reg/f:DI 3 bx [orig:378 D.6081 ] [378])
                (plus:DI (reg:DI 1 dx [orig:377 D.6080 ] [377])
                    (reg/f:DI 0 ax [606])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [606])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:377 D.6080 ] [377])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:377 D.6080 ] [377]))
                (nil)))))
(insn 656 655 657 26 (set (reg:SI 0 ax [607])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:158 89 {*movsi_internal}
     (nil))
(insn 657 656 658 26 (set (reg:DI 0 ax [orig:379 D.6080 ] [379])
        (sign_extend:DI (reg:SI 0 ax [607]))) sim2fitman_com_line.cpp:158 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [607])
        (nil)))
(insn 658 657 659 26 (parallel [
            (set (reg:DI 1 dx [orig:380 D.6080 ] [380])
                (ashift:DI (reg:DI 0 ax [orig:379 D.6080 ] [379])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:379 D.6080 ] [379])
        (nil)))
(insn 659 658 660 26 (set (reg/f:DI 0 ax [608])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (nil))
(insn 660 659 661 26 (parallel [
            (set (reg/f:DI 0 ax [orig:381 D.6082 ] [381])
                (plus:DI (reg/f:DI 0 ax [608])
                    (reg:DI 1 dx [orig:380 D.6080 ] [380])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:158 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [608])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:380 D.6080 ] [380])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:380 D.6080 ] [380]))
                (nil)))))
(insn 661 660 662 26 (set (reg/f:DI 0 ax [orig:382 D.6083 ] [382])
        (mem/f:DI (reg/f:DI 0 ax [orig:381 D.6082 ] [381]) [0 *_402+0 S8 A64])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:381 D.6082 ] [381])
        (nil)))
(insn 662 661 663 26 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:382 D.6083 ] [382])) sim2fitman_com_line.cpp:158 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:382 D.6083 ] [382])
        (nil)))
(call_insn/i 663 662 664 26 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atof") [flags 0x41]  <function_decl 0x7fd9ac731600 atof>) [0 atof S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:158 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 664 663 665 26 (set (reg:DF 21 xmm0 [orig:383 D.6089 ] [383])
        (reg:DF 21 xmm0)) sim2fitman_com_line.cpp:158 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 665 664 666 26 (set (reg:SF 21 xmm0 [orig:384 D.6090 ] [384])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:383 D.6089 ] [383]))) sim2fitman_com_line.cpp:158 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:383 D.6089 ] [383])
        (nil)))
(insn 666 665 667 26 (set (mem/j:SF (plus:DI (reg/f:DI 3 bx [orig:378 D.6081 ] [378])
                (const_int 48 [0x30])) [0 _399->pre_delay_time+0 S4 A32])
        (reg:SF 21 xmm0 [orig:384 D.6090 ] [384])) sim2fitman_com_line.cpp:158 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:384 D.6090 ] [384])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:378 D.6081 ] [378])
            (nil))))
(insn 667 666 668 26 (set (reg/f:DI 0 ax [609])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:159 87 {*movdi_internal_rex64}
     (nil))
(insn 668 667 669 26 (set (mem:SI (reg/f:DI 0 ax [609]) [0 *fid_92(D)+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:159 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [609])
        (nil)))
(insn 669 668 670 26 (set (reg/f:DI 0 ax [610])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 670 669 671 26 (set (reg:SI 0 ax [orig:385 D.6079 ] [385])
        (mem:SI (reg/f:DI 0 ax [610]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:160 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [610])
        (nil)))
(insn 671 670 672 26 (set (reg:DI 1 dx [orig:386 D.6080 ] [386])
        (sign_extend:DI (reg:SI 0 ax [orig:385 D.6079 ] [385]))) sim2fitman_com_line.cpp:160 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:385 D.6079 ] [385])
        (nil)))
(insn 672 671 673 26 (set (reg:DI 0 ax [611])
        (reg:DI 1 dx [orig:386 D.6080 ] [386])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 673 672 674 26 (parallel [
            (set (reg:DI 0 ax [611])
                (ashift:DI (reg:DI 0 ax [611])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 513 {*ashldi3_1}
     (nil))
(insn 674 673 675 26 (parallel [
            (set (reg:DI 0 ax [611])
                (plus:DI (reg:DI 0 ax [611])
                    (reg:DI 1 dx [orig:386 D.6080 ] [386])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:386 D.6080 ] [386])
            (const_int 9 [0x9]))
        (nil)))
(insn 675 674 676 26 (parallel [
            (set (reg:DI 0 ax [611])
                (ashift:DI (reg:DI 0 ax [611])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 513 {*ashldi3_1}
     (nil))
(insn 676 675 677 26 (parallel [
            (set (reg:DI 0 ax [611])
                (plus:DI (reg:DI 0 ax [611])
                    (reg:DI 1 dx [orig:386 D.6080 ] [386])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:386 D.6080 ] [386])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:386 D.6080 ] [386])
                (const_int 19 [0x13]))
            (nil))))
(insn 677 676 678 26 (parallel [
            (set (reg:DI 0 ax [612])
                (ashift:DI (reg:DI 0 ax [611])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [611])
        (nil)))
(insn 678 677 679 26 (set (reg:DI 0 ax [611])
        (reg:DI 0 ax [612])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [612])
        (nil)))
(insn 679 678 680 26 (set (reg:DI 1 dx [orig:387 D.6080 ] [387])
        (reg:DI 0 ax [611])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [611])
        (nil)))
(insn 680 679 681 26 (set (reg/f:DI 0 ax [613])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 681 680 682 26 (parallel [
            (set (reg/f:DI 1 dx [orig:388 D.6081 ] [388])
                (plus:DI (reg:DI 1 dx [orig:387 D.6080 ] [387])
                    (reg/f:DI 0 ax [613])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:160 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [613])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:387 D.6080 ] [387])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:387 D.6080 ] [387]))
                (nil)))))
(insn 682 681 683 26 (set (reg/f:DI 0 ax [614])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:160 87 {*movdi_internal_rex64}
     (nil))
(insn 683 682 684 26 (set (reg:SI 0 ax [orig:389 D.6079 ] [389])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [614])
                (const_int 44 [0x2c])) [0 preprocess_34(D)->pre_quecc_points+0 S4 A32])) sim2fitman_com_line.cpp:160 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [614])
        (nil)))
(insn 684 683 685 26 (set (mem/j:SI (plus:DI (reg/f:DI 1 dx [orig:388 D.6081 ] [388])
                (const_int 44 [0x2c])) [0 _409->pre_quecc_points+0 S4 A32])
        (reg:SI 0 ax [orig:389 D.6079 ] [389])) sim2fitman_com_line.cpp:160 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:389 D.6079 ] [389])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:388 D.6081 ] [388])
            (nil))))
(insn 685 684 686 26 (set (reg/f:DI 0 ax [615])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 686 685 687 26 (set (reg:SI 0 ax [orig:390 D.6079 ] [390])
        (mem:SI (reg/f:DI 0 ax [615]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:161 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [615])
        (nil)))
(insn 687 686 688 26 (set (reg:DI 1 dx [orig:391 D.6080 ] [391])
        (sign_extend:DI (reg:SI 0 ax [orig:390 D.6079 ] [390]))) sim2fitman_com_line.cpp:161 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:390 D.6079 ] [390])
        (nil)))
(insn 688 687 689 26 (set (reg:DI 0 ax [616])
        (reg:DI 1 dx [orig:391 D.6080 ] [391])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 689 688 690 26 (parallel [
            (set (reg:DI 0 ax [616])
                (ashift:DI (reg:DI 0 ax [616])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 513 {*ashldi3_1}
     (nil))
(insn 690 689 691 26 (parallel [
            (set (reg:DI 0 ax [616])
                (plus:DI (reg:DI 0 ax [616])
                    (reg:DI 1 dx [orig:391 D.6080 ] [391])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:391 D.6080 ] [391])
            (const_int 9 [0x9]))
        (nil)))
(insn 691 690 692 26 (parallel [
            (set (reg:DI 0 ax [616])
                (ashift:DI (reg:DI 0 ax [616])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 513 {*ashldi3_1}
     (nil))
(insn 692 691 693 26 (parallel [
            (set (reg:DI 0 ax [616])
                (plus:DI (reg:DI 0 ax [616])
                    (reg:DI 1 dx [orig:391 D.6080 ] [391])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:391 D.6080 ] [391])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:391 D.6080 ] [391])
                (const_int 19 [0x13]))
            (nil))))
(insn 693 692 694 26 (parallel [
            (set (reg:DI 0 ax [617])
                (ashift:DI (reg:DI 0 ax [616])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [616])
        (nil)))
(insn 694 693 695 26 (set (reg:DI 0 ax [616])
        (reg:DI 0 ax [617])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [617])
        (nil)))
(insn 695 694 696 26 (set (reg:DI 1 dx [orig:392 D.6080 ] [392])
        (reg:DI 0 ax [616])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [616])
        (nil)))
(insn 696 695 697 26 (set (reg/f:DI 0 ax [618])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 697 696 698 26 (parallel [
            (set (reg/f:DI 3 bx [orig:393 D.6081 ] [393])
                (plus:DI (reg:DI 1 dx [orig:392 D.6080 ] [392])
                    (reg/f:DI 0 ax [618])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [618])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:392 D.6080 ] [392])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:392 D.6080 ] [392]))
                (nil)))))
(insn 698 697 699 26 (set (reg:SI 0 ax [619])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:161 89 {*movsi_internal}
     (nil))
(insn 699 698 700 26 (set (reg:DI 0 ax [orig:394 D.6080 ] [394])
        (sign_extend:DI (reg:SI 0 ax [619]))) sim2fitman_com_line.cpp:161 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [619])
        (nil)))
(insn 700 699 701 26 (parallel [
            (set (reg:DI 1 dx [orig:395 D.6080 ] [395])
                (ashift:DI (reg:DI 0 ax [orig:394 D.6080 ] [394])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:394 D.6080 ] [394])
        (nil)))
(insn 701 700 702 26 (set (reg/f:DI 0 ax [620])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (nil))
(insn 702 701 703 26 (parallel [
            (set (reg/f:DI 0 ax [orig:396 D.6082 ] [396])
                (plus:DI (reg/f:DI 0 ax [620])
                    (reg:DI 1 dx [orig:395 D.6080 ] [395])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:161 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [620])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:395 D.6080 ] [395])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:395 D.6080 ] [395]))
                (nil)))))
(insn 703 702 704 26 (set (reg/f:DI 0 ax [orig:397 D.6083 ] [397])
        (mem/f:DI (reg/f:DI 0 ax [orig:396 D.6082 ] [396]) [0 *_417+0 S8 A64])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:396 D.6082 ] [396])
        (nil)))
(insn 704 703 705 26 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:397 D.6083 ] [397])) sim2fitman_com_line.cpp:161 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:397 D.6083 ] [397])
        (nil)))
(call_insn/i 705 704 706 26 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atof") [flags 0x41]  <function_decl 0x7fd9ac731600 atof>) [0 atof S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:161 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 706 705 707 26 (set (reg:DF 21 xmm0 [orig:398 D.6089 ] [398])
        (reg:DF 21 xmm0)) sim2fitman_com_line.cpp:161 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 707 706 708 26 (set (reg:SF 21 xmm0 [orig:399 D.6090 ] [399])
        (float_truncate:SF (reg:DF 21 xmm0 [orig:398 D.6089 ] [398]))) sim2fitman_com_line.cpp:161 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:398 D.6089 ] [398])
        (nil)))
(insn 708 707 709 26 (set (mem/j:SF (plus:DI (reg/f:DI 3 bx [orig:393 D.6081 ] [393])
                (const_int 48 [0x30])) [0 _414->pre_delay_time+0 S4 A32])
        (reg:SF 21 xmm0 [orig:399 D.6090 ] [399])) sim2fitman_com_line.cpp:161 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [orig:399 D.6090 ] [399])
        (expr_list:REG_DEAD (reg/f:DI 3 bx [orig:393 D.6081 ] [393])
            (nil))))
(insn 709 708 710 26 (set (reg/f:DI 0 ax [621])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 710 709 711 26 (set (reg:SI 0 ax [orig:400 D.6079 ] [400])
        (mem:SI (reg/f:DI 0 ax [621]) [0 *fid_92(D)+0 S4 A32])) sim2fitman_com_line.cpp:162 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [621])
        (nil)))
(insn 711 710 712 26 (set (reg:DI 1 dx [orig:401 D.6080 ] [401])
        (sign_extend:DI (reg:SI 0 ax [orig:400 D.6079 ] [400]))) sim2fitman_com_line.cpp:162 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:400 D.6079 ] [400])
        (nil)))
(insn 712 711 713 26 (set (reg:DI 0 ax [622])
        (reg:DI 1 dx [orig:401 D.6080 ] [401])) sim2fitman_com_line.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 713 712 714 26 (parallel [
            (set (reg:DI 0 ax [622])
                (ashift:DI (reg:DI 0 ax [622])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 513 {*ashldi3_1}
     (nil))
(insn 714 713 715 26 (parallel [
            (set (reg:DI 0 ax [622])
                (plus:DI (reg:DI 0 ax [622])
                    (reg:DI 1 dx [orig:401 D.6080 ] [401])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 274 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:401 D.6080 ] [401])
            (const_int 9 [0x9]))
        (nil)))
(insn 715 714 716 26 (parallel [
            (set (reg:DI 0 ax [622])
                (ashift:DI (reg:DI 0 ax [622])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 513 {*ashldi3_1}
     (nil))
(insn 716 715 717 26 (parallel [
            (set (reg:DI 0 ax [622])
                (plus:DI (reg:DI 0 ax [622])
                    (reg:DI 1 dx [orig:401 D.6080 ] [401])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [orig:401 D.6080 ] [401])
        (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:401 D.6080 ] [401])
                (const_int 19 [0x13]))
            (nil))))
(insn 717 716 718 26 (parallel [
            (set (reg:DI 0 ax [623])
                (ashift:DI (reg:DI 0 ax [622])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [622])
        (nil)))
(insn 718 717 719 26 (set (reg:DI 0 ax [622])
        (reg:DI 0 ax [623])) sim2fitman_com_line.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [623])
        (nil)))
(insn 719 718 720 26 (set (reg:DI 1 dx [orig:402 D.6080 ] [402])
        (reg:DI 0 ax [622])) sim2fitman_com_line.cpp:162 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [622])
        (nil)))
(insn 720 719 721 26 (set (reg/f:DI 0 ax [624])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:162 87 {*movdi_internal_rex64}
     (nil))
(insn 721 720 722 26 (parallel [
            (set (reg/f:DI 0 ax [orig:403 D.6081 ] [403])
                (plus:DI (reg/f:DI 0 ax [624])
                    (reg:DI 1 dx [orig:402 D.6080 ] [402])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:162 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [624])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:402 D.6080 ] [402])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                    (reg:DI 1 dx [orig:402 D.6080 ] [402]))
                (nil)))))
(insn 722 721 1724 26 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:403 D.6081 ] [403])
                (const_int 40 [0x28])) [0 _424->pre_quecc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:162 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:403 D.6081 ] [403])
        (nil)))
(jump_insn 1724 722 1725 26 (set (pc)
        (label_ref 730)) 650 {jump}
     (nil)
 -> 730)
;;  succ:       28 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1725 1724 725)
;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 725 1725 726 27 18 "" [1 uses])
(note 726 725 727 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 727 726 1726 27 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -8 [0xfffffffffffffff8])) sim2fitman_com_line.cpp:164 89 {*movsi_internal}
     (nil))
(jump_insn 1726 727 1727 27 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:164 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1727 1726 730)
;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21
;;              26 [100.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 730 1727 731 28 15 "" [2 uses])
(note 731 730 1728 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(jump_insn 1728 731 1729 28 (set (pc)
        (label_ref 1315)) sim2fitman_com_line.cpp:148 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1729 1728 734)
;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 142 143 144 145 146 625 626
(code_label 734 1729 735 29 10 "" [1 uses])
(note 735 734 736 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 736 735 737 29 (set (reg:SI 0 ax [625])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:172 89 {*movsi_internal}
     (nil))
(insn 737 736 738 29 (set (reg:DI 0 ax [orig:142 D.6080 ] [142])
        (sign_extend:DI (reg:SI 0 ax [625]))) sim2fitman_com_line.cpp:172 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [625])
        (nil)))
(insn 738 737 739 29 (parallel [
            (set (reg:DI 1 dx [orig:143 D.6080 ] [143])
                (ashift:DI (reg:DI 0 ax [orig:142 D.6080 ] [142])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:172 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:142 D.6080 ] [142])
        (nil)))
(insn 739 738 740 29 (set (reg/f:DI 0 ax [626])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(insn 740 739 741 29 (parallel [
            (set (reg/f:DI 0 ax [orig:144 D.6082 ] [144])
                (plus:DI (reg/f:DI 0 ax [626])
                    (reg:DI 1 dx [orig:143 D.6080 ] [143])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:172 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [626])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:143 D.6080 ] [143])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:143 D.6080 ] [143]))
                (nil)))))
(insn 741 740 742 29 (set (reg/f:DI 0 ax [orig:145 D.6083 ] [145])
        (mem/f:DI (reg/f:DI 0 ax [orig:144 D.6082 ] [144]) [0 *_124+0 S8 A64])) sim2fitman_com_line.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:144 D.6082 ] [144])
        (nil)))
(insn 742 741 743 29 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fd9ac4362f8 *.LC5>)) sim2fitman_com_line.cpp:172 87 {*movdi_internal_rex64}
     (nil))
(insn 743 742 744 29 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:145 D.6083 ] [145])) sim2fitman_com_line.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:145 D.6083 ] [145])
        (nil)))
(call_insn/i 744 743 745 29 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:172 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 745 744 746 29 (set (reg:SI 0 ax [orig:146 D.6079 ] [146])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 746 745 747 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:146 D.6079 ] [146])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:172 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:146 D.6079 ] [146])
        (nil)))
(jump_insn 747 746 748 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 754)
            (pc))) sim2fitman_com_line.cpp:172 612 {*jcc_1}
     (nil)
 -> 754)
;;  succ:       30 (FALLTHRU)
;;              31
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 748 747 749 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 749 748 750 30 (set (reg:SI 5 di)
        (const_int 0 [0])) sim2fitman_com_line.cpp:173 89 {*movsi_internal}
     (nil))
(call_insn 750 749 751 30 (call (mem:QI (symbol_ref:DI ("_Z9disp_helpi") [flags 0x41]  <function_decl 0x7fd9ac7b7300 disp_help>) [0 disp_help S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:173 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
(insn 751 750 752 30 (set (reg:SI 5 di)
        (const_int 0 [0])) sim2fitman_com_line.cpp:174 89 {*movsi_internal}
     (nil))
(call_insn 752 751 753 30 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7fd9ac8d0700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:174 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 753 752 754)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 147 148 149 150 151 627 628
(code_label 754 753 755 31 19 "" [1 uses])
(note 755 754 756 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 756 755 757 31 (set (reg:SI 0 ax [627])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:177 89 {*movsi_internal}
     (nil))
(insn 757 756 758 31 (set (reg:DI 0 ax [orig:147 D.6080 ] [147])
        (sign_extend:DI (reg:SI 0 ax [627]))) sim2fitman_com_line.cpp:177 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [627])
        (nil)))
(insn 758 757 759 31 (parallel [
            (set (reg:DI 1 dx [orig:148 D.6080 ] [148])
                (ashift:DI (reg:DI 0 ax [orig:147 D.6080 ] [147])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:177 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:147 D.6080 ] [147])
        (nil)))
(insn 759 758 760 31 (set (reg/f:DI 0 ax [628])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(insn 760 759 761 31 (parallel [
            (set (reg/f:DI 0 ax [orig:149 D.6082 ] [149])
                (plus:DI (reg/f:DI 0 ax [628])
                    (reg:DI 1 dx [orig:148 D.6080 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:177 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [628])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:148 D.6080 ] [148])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:148 D.6080 ] [148]))
                (nil)))))
(insn 761 760 762 31 (set (reg/f:DI 0 ax [orig:150 D.6083 ] [150])
        (mem/f:DI (reg/f:DI 0 ax [orig:149 D.6082 ] [149]) [0 *_129+0 S8 A64])) sim2fitman_com_line.cpp:177 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:149 D.6082 ] [149])
        (nil)))
(insn 762 761 763 31 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fd9ac436390 *.LC6>)) sim2fitman_com_line.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(insn 763 762 764 31 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:150 D.6083 ] [150])) sim2fitman_com_line.cpp:177 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:150 D.6083 ] [150])
        (nil)))
(call_insn/i 764 763 765 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:177 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 765 764 766 31 (set (reg:SI 0 ax [orig:151 D.6079 ] [151])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:177 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 766 765 767 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:151 D.6079 ] [151])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:177 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:151 D.6079 ] [151])
        (nil)))
(jump_insn 767 766 768 31 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 774)
            (pc))) sim2fitman_com_line.cpp:177 612 {*jcc_1}
     (nil)
 -> 774)
;;  succ:       32 (FALLTHRU)
;;              33
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 768 767 769 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 769 768 770 32 (set (reg:SI 5 di)
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:178 89 {*movsi_internal}
     (nil))
(call_insn 770 769 771 32 (call (mem:QI (symbol_ref:DI ("_Z9disp_helpi") [flags 0x41]  <function_decl 0x7fd9ac7b7300 disp_help>) [0 disp_help S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:178 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
(insn 771 770 772 32 (set (reg:SI 5 di)
        (const_int 0 [0])) sim2fitman_com_line.cpp:179 89 {*movsi_internal}
     (nil))
(call_insn 772 771 773 32 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7fd9ac8d0700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:179 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 773 772 774)
;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 152 153 154 155 156 629 630
(code_label 774 773 775 33 20 "" [1 uses])
(note 775 774 776 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 776 775 777 33 (set (reg:SI 0 ax [629])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:182 89 {*movsi_internal}
     (nil))
(insn 777 776 778 33 (set (reg:DI 0 ax [orig:152 D.6080 ] [152])
        (sign_extend:DI (reg:SI 0 ax [629]))) sim2fitman_com_line.cpp:182 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [629])
        (nil)))
(insn 778 777 779 33 (parallel [
            (set (reg:DI 1 dx [orig:153 D.6080 ] [153])
                (ashift:DI (reg:DI 0 ax [orig:152 D.6080 ] [152])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:182 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:152 D.6080 ] [152])
        (nil)))
(insn 779 778 780 33 (set (reg/f:DI 0 ax [630])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:182 87 {*movdi_internal_rex64}
     (nil))
(insn 780 779 781 33 (parallel [
            (set (reg/f:DI 0 ax [orig:154 D.6082 ] [154])
                (plus:DI (reg/f:DI 0 ax [630])
                    (reg:DI 1 dx [orig:153 D.6080 ] [153])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:182 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [630])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:153 D.6080 ] [153])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:153 D.6080 ] [153]))
                (nil)))))
(insn 781 780 782 33 (set (reg/f:DI 0 ax [orig:155 D.6083 ] [155])
        (mem/f:DI (reg/f:DI 0 ax [orig:154 D.6082 ] [154]) [0 *_134+0 S8 A64])) sim2fitman_com_line.cpp:182 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:154 D.6082 ] [154])
        (nil)))
(insn 782 781 783 33 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fd9ac436428 *.LC7>)) sim2fitman_com_line.cpp:182 87 {*movdi_internal_rex64}
     (nil))
(insn 783 782 784 33 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:155 D.6083 ] [155])) sim2fitman_com_line.cpp:182 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:155 D.6083 ] [155])
        (nil)))
(call_insn/i 784 783 785 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:182 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 785 784 786 33 (set (reg:SI 0 ax [orig:156 D.6079 ] [156])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:182 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 786 785 787 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:156 D.6079 ] [156])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:182 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:156 D.6079 ] [156])
        (nil)))
(jump_insn 787 786 788 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 807)
            (pc))) sim2fitman_com_line.cpp:182 612 {*jcc_1}
     (nil)
 -> 807)
;;  succ:       34 (FALLTHRU)
;;              37
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 157 631
(note 788 787 789 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 789 788 790 34 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:184 91 {*movqi_internal}
     (nil))
(insn 790 789 791 34 (set (reg/f:DI 0 ax [631])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:185 87 {*movdi_internal_rex64}
     (nil))
(insn 791 790 792 34 (set (reg:SI 0 ax [orig:157 D.6079 ] [157])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [631])
                (const_int 8 [0x8])) [0 preprocess_34(D)->scaleby+0 S4 A32])) sim2fitman_com_line.cpp:185 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [631])
        (nil)))
(insn 792 791 793 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:157 D.6079 ] [157])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:185 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:157 D.6079 ] [157])
        (nil)))
(jump_insn 793 792 794 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 802)
            (pc))) sim2fitman_com_line.cpp:185 612 {*jcc_1}
     (nil)
 -> 802)
;;  succ:       35 (FALLTHRU)
;;              36
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 632 633 634
(note 794 793 795 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 795 794 796 35 (set (reg/f:DI 0 ax [632])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:186 87 {*movdi_internal_rex64}
     (nil))
(insn 796 795 797 35 (set (mem/j:SI (reg/f:DI 0 ax [632]) [0 preprocess_34(D)->fid_scale+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:186 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [632])
        (nil)))
(insn 797 796 798 35 (set (reg/f:DI 1 dx [633])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 798 797 799 35 (set (reg:SF 0 ax [634])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) sim2fitman_com_line.cpp:187 135 {*movsf_internal}
     (nil))
(insn 799 798 1730 35 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [633])
                (const_int 4 [0x4])) [0 preprocess_34(D)->scale_factor+0 S4 A32])
        (reg:SF 0 ax [634])) sim2fitman_com_line.cpp:187 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [634])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [633])
            (nil))))
(jump_insn 1730 799 1731 35 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1731 1730 802)
;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 802 1731 803 36 22 "" [1 uses])
(note 803 802 804 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 804 803 1732 36 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_com_line.cpp:190 89 {*movsi_internal}
     (nil))
(jump_insn 1732 804 1733 36 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:190 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1733 1732 807)
;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 158 159 160 161 162 635 636
(code_label 807 1733 808 37 21 "" [1 uses])
(note 808 807 809 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 809 808 810 37 (set (reg:SI 0 ax [635])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:194 89 {*movsi_internal}
     (nil))
(insn 810 809 811 37 (set (reg:DI 0 ax [orig:158 D.6080 ] [158])
        (sign_extend:DI (reg:SI 0 ax [635]))) sim2fitman_com_line.cpp:194 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [635])
        (nil)))
(insn 811 810 812 37 (parallel [
            (set (reg:DI 1 dx [orig:159 D.6080 ] [159])
                (ashift:DI (reg:DI 0 ax [orig:158 D.6080 ] [158])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:194 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:158 D.6080 ] [158])
        (nil)))
(insn 812 811 813 37 (set (reg/f:DI 0 ax [636])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 813 812 814 37 (parallel [
            (set (reg/f:DI 0 ax [orig:160 D.6082 ] [160])
                (plus:DI (reg/f:DI 0 ax [636])
                    (reg:DI 1 dx [orig:159 D.6080 ] [159])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:194 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [636])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:159 D.6080 ] [159])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:159 D.6080 ] [159]))
                (nil)))))
(insn 814 813 815 37 (set (reg/f:DI 0 ax [orig:161 D.6083 ] [161])
        (mem/f:DI (reg/f:DI 0 ax [orig:160 D.6082 ] [160]) [0 *_142+0 S8 A64])) sim2fitman_com_line.cpp:194 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:160 D.6082 ] [160])
        (nil)))
(insn 815 814 816 37 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fd9ac4364c0 *.LC8>)) sim2fitman_com_line.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 816 815 817 37 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:161 D.6083 ] [161])) sim2fitman_com_line.cpp:194 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:161 D.6083 ] [161])
        (nil)))
(call_insn/i 817 816 818 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:194 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 818 817 819 37 (set (reg:SI 0 ax [orig:162 D.6079 ] [162])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:194 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 819 818 820 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:162 D.6079 ] [162])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:194 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:162 D.6079 ] [162])
        (nil)))
(jump_insn 820 819 821 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 844)
            (pc))) sim2fitman_com_line.cpp:194 612 {*jcc_1}
     (nil)
 -> 844)
;;  succ:       38 (FALLTHRU)
;;              41
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 163 164 637
(note 821 820 822 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 822 821 823 38 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:196 91 {*movqi_internal}
     (nil))
(insn 823 822 824 38 (set (reg/f:DI 0 ax [637])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:197 87 {*movdi_internal_rex64}
     (nil))
(insn 824 823 825 38 (parallel [
            (set (reg/f:DI 0 ax [orig:163 D.6081 ] [163])
                (plus:DI (reg/f:DI 0 ax [637])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:197 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [637])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 825 824 826 38 (set (reg:SI 0 ax [orig:164 D.6079 ] [164])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:163 D.6081 ] [163])
                (const_int 8 [0x8])) [0 _146->scaleby+0 S4 A32])) sim2fitman_com_line.cpp:197 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:163 D.6081 ] [163])
        (nil)))
(insn 826 825 827 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:164 D.6079 ] [164])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:197 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:164 D.6079 ] [164])
        (nil)))
(jump_insn 827 826 828 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 839)
            (pc))) sim2fitman_com_line.cpp:197 612 {*jcc_1}
     (nil)
 -> 839)
;;  succ:       39 (FALLTHRU)
;;              40
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165 166 638 639 640
(note 828 827 829 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 829 828 830 39 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -811 [0xfffffffffffffcd5])) [0 rscale_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:198 91 {*movqi_internal}
     (nil))
(insn 830 829 831 39 (set (reg/f:DI 0 ax [638])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:199 87 {*movdi_internal_rex64}
     (nil))
(insn 831 830 832 39 (parallel [
            (set (reg/f:DI 0 ax [orig:165 D.6081 ] [165])
                (plus:DI (reg/f:DI 0 ax [638])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:199 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [638])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 832 831 833 39 (set (mem/j:SI (reg/f:DI 0 ax [orig:165 D.6081 ] [165]) [0 _149->fid_scale+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:199 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:165 D.6081 ] [165])
        (nil)))
(insn 833 832 834 39 (set (reg/f:DI 0 ax [639])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:200 87 {*movdi_internal_rex64}
     (nil))
(insn 834 833 835 39 (parallel [
            (set (reg/f:DI 1 dx [orig:166 D.6081 ] [166])
                (plus:DI (reg/f:DI 0 ax [639])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:200 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [639])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 835 834 836 39 (set (reg:SF 0 ax [640])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) sim2fitman_com_line.cpp:200 135 {*movsf_internal}
     (nil))
(insn 836 835 1734 39 (set (mem/j:SF (plus:DI (reg/f:DI 1 dx [orig:166 D.6081 ] [166])
                (const_int 4 [0x4])) [0 _150->scale_factor+0 S4 A32])
        (reg:SF 0 ax [640])) sim2fitman_com_line.cpp:200 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 0 ax [640])
        (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:166 D.6081 ] [166])
            (nil))))
(jump_insn 1734 836 1735 39 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1735 1734 839)
;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 839 1735 840 40 24 "" [1 uses])
(note 840 839 841 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 841 840 1736 40 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_com_line.cpp:203 89 {*movsi_internal}
     (nil))
(jump_insn 1736 841 1737 40 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:203 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1737 1736 844)
;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 167 168 169 170 171 641 642
(code_label 844 1737 845 41 23 "" [1 uses])
(note 845 844 846 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 846 845 847 41 (set (reg:SI 0 ax [641])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:207 89 {*movsi_internal}
     (nil))
(insn 847 846 848 41 (set (reg:DI 0 ax [orig:167 D.6080 ] [167])
        (sign_extend:DI (reg:SI 0 ax [641]))) sim2fitman_com_line.cpp:207 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [641])
        (nil)))
(insn 848 847 849 41 (parallel [
            (set (reg:DI 1 dx [orig:168 D.6080 ] [168])
                (ashift:DI (reg:DI 0 ax [orig:167 D.6080 ] [167])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:207 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:167 D.6080 ] [167])
        (nil)))
(insn 849 848 850 41 (set (reg/f:DI 0 ax [642])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:207 87 {*movdi_internal_rex64}
     (nil))
(insn 850 849 851 41 (parallel [
            (set (reg/f:DI 0 ax [orig:169 D.6082 ] [169])
                (plus:DI (reg/f:DI 0 ax [642])
                    (reg:DI 1 dx [orig:168 D.6080 ] [168])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:207 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [642])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:168 D.6080 ] [168])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:168 D.6080 ] [168]))
                (nil)))))
(insn 851 850 852 41 (set (reg/f:DI 0 ax [orig:170 D.6083 ] [170])
        (mem/f:DI (reg/f:DI 0 ax [orig:169 D.6082 ] [169]) [0 *_154+0 S8 A64])) sim2fitman_com_line.cpp:207 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:169 D.6082 ] [169])
        (nil)))
(insn 852 851 853 41 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fd9ac436558 *.LC9>)) sim2fitman_com_line.cpp:207 87 {*movdi_internal_rex64}
     (nil))
(insn 853 852 854 41 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:170 D.6083 ] [170])) sim2fitman_com_line.cpp:207 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:170 D.6083 ] [170])
        (nil)))
(call_insn/i 854 853 855 41 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:207 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 855 854 856 41 (set (reg:SI 0 ax [orig:171 D.6079 ] [171])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:207 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 856 855 857 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:171 D.6079 ] [171])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:207 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:171 D.6079 ] [171])
        (nil)))
(jump_insn 857 856 858 41 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 906)
            (pc))) sim2fitman_com_line.cpp:207 612 {*jcc_1}
     (nil)
 -> 906)
;;  succ:       42 (FALLTHRU)
;;              47
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 172 643
(note 858 857 859 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 859 858 860 42 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:209 91 {*movqi_internal}
     (nil))
(insn 860 859 861 42 (set (reg/f:DI 0 ax [643])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:210 87 {*movdi_internal_rex64}
     (nil))
(insn 861 860 862 42 (set (reg:SI 0 ax [orig:172 D.6079 ] [172])
        (mem/j:SI (reg/f:DI 0 ax [643]) [0 preprocess_34(D)->fid_scale+0 S4 A32])) sim2fitman_com_line.cpp:210 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [643])
        (nil)))
(insn 862 861 863 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:172 D.6079 ] [172])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:210 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:172 D.6079 ] [172])
        (nil)))
(jump_insn 863 862 864 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 901)
            (pc))) sim2fitman_com_line.cpp:210 612 {*jcc_1}
     (nil)
 -> 901)
;;  succ:       43 (FALLTHRU)
;;              46
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 173 174 175 176 177 178 644 645 646
(note 864 863 865 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 865 864 866 43 (set (reg/f:DI 0 ax [644])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:211 87 {*movdi_internal_rex64}
     (nil))
(insn 866 865 867 43 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [644])
                (const_int 8 [0x8])) [0 preprocess_34(D)->scaleby+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:211 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [644])
        (nil)))
(insn 867 866 868 43 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:212 273 {*addsi_1}
     (nil))
(insn 868 867 869 43 (set (reg:SI 0 ax [645])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:213 89 {*movsi_internal}
     (nil))
(insn 869 868 870 43 (set (reg:DI 0 ax [orig:173 D.6080 ] [173])
        (sign_extend:DI (reg:SI 0 ax [645]))) sim2fitman_com_line.cpp:213 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [645])
        (nil)))
(insn 870 869 871 43 (parallel [
            (set (reg:DI 1 dx [orig:174 D.6080 ] [174])
                (ashift:DI (reg:DI 0 ax [orig:173 D.6080 ] [173])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:213 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:173 D.6080 ] [173])
        (nil)))
(insn 871 870 872 43 (set (reg/f:DI 0 ax [646])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:213 87 {*movdi_internal_rex64}
     (nil))
(insn 872 871 873 43 (parallel [
            (set (reg/f:DI 0 ax [orig:175 D.6082 ] [175])
                (plus:DI (reg/f:DI 0 ax [646])
                    (reg:DI 1 dx [orig:174 D.6080 ] [174])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:213 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [646])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:174 D.6080 ] [174])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:174 D.6080 ] [174]))
                (nil)))))
(insn 873 872 874 43 (set (reg/f:DI 0 ax [orig:176 D.6083 ] [176])
        (mem/f:DI (reg/f:DI 0 ax [orig:175 D.6082 ] [175]) [0 *_162+0 S8 A64])) sim2fitman_com_line.cpp:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:175 D.6082 ] [175])
        (nil)))
(insn 874 873 875 43 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:176 D.6083 ] [176])) sim2fitman_com_line.cpp:213 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:176 D.6083 ] [176])
        (nil)))
(call_insn 875 874 876 43 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:213 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 876 875 877 43 (set (reg:QI 0 ax [orig:177 D.6086 ] [177])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:213 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 877 876 878 43 (set (reg:QI 0 ax [orig:178 retval.3 ] [178])
        (reg:QI 0 ax [orig:177 D.6086 ] [177])) sim2fitman_com_line.cpp:213 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:177 D.6086 ] [177])
        (nil)))
(insn 878 877 879 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:178 retval.3 ] [178])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:213 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:178 retval.3 ] [178])
        (nil)))
(jump_insn 879 878 880 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 896)
            (pc))) sim2fitman_com_line.cpp:213 612 {*jcc_1}
     (nil)
 -> 896)
;;  succ:       44 (FALLTHRU)
;;              45
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 179 180 181 182 183 647 648 649
(note 880 879 881 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 881 880 882 44 (set (reg/f:DI 0 ax [647])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (nil))
(insn 882 881 883 44 (parallel [
            (set (reg/f:DI 1 dx [orig:179 D.6087 ] [179])
                (plus:DI (reg/f:DI 0 ax [647])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:214 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [647])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 4 [0x4]))
            (nil))))
(insn 883 882 884 44 (set (reg:SI 0 ax [648])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:214 89 {*movsi_internal}
     (nil))
(insn 884 883 885 44 (set (reg:DI 0 ax [orig:180 D.6080 ] [180])
        (sign_extend:DI (reg:SI 0 ax [648]))) sim2fitman_com_line.cpp:214 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [648])
        (nil)))
(insn 885 884 886 44 (parallel [
            (set (reg:DI 2 cx [orig:181 D.6080 ] [181])
                (ashift:DI (reg:DI 0 ax [orig:180 D.6080 ] [180])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:214 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:180 D.6080 ] [180])
        (nil)))
(insn 886 885 887 44 (set (reg/f:DI 0 ax [649])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (nil))
(insn 887 886 888 44 (parallel [
            (set (reg/f:DI 0 ax [orig:182 D.6082 ] [182])
                (plus:DI (reg/f:DI 0 ax [649])
                    (reg:DI 2 cx [orig:181 D.6080 ] [181])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:214 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [649])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:181 D.6080 ] [181])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 2 cx [orig:181 D.6080 ] [181]))
                (nil)))))
(insn 888 887 889 44 (set (reg/f:DI 0 ax [orig:183 D.6083 ] [183])
        (mem/f:DI (reg/f:DI 0 ax [orig:182 D.6082 ] [182]) [0 *_169+0 S8 A64])) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:182 D.6082 ] [182])
        (nil)))
(insn 889 888 890 44 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:179 D.6087 ] [179])) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:179 D.6087 ] [179])
        (nil)))
(insn 890 889 891 44 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd9ac4365f0 *.LC10>)) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (nil))
(insn 891 890 892 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:183 D.6083 ] [183])) sim2fitman_com_line.cpp:214 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:183 D.6083 ] [183])
        (nil)))
(insn 892 891 893 44 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_com_line.cpp:214 91 {*movqi_internal}
     (nil))
(call_insn 893 892 1738 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7fd9ac8b9700 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:214 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 1738 893 1739 44 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1739 1738 896)
;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 896 1739 897 45 27 "" [1 uses])
(note 897 896 898 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 898 897 1740 45 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -14 [0xfffffffffffffff2])) sim2fitman_com_line.cpp:216 89 {*movsi_internal}
     (nil))
(jump_insn 1740 898 1741 45 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:216 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1741 1740 901)
;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 901 1741 902 46 26 "" [1 uses])
(note 902 901 903 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 903 902 1742 46 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_com_line.cpp:220 89 {*movsi_internal}
     (nil))
(jump_insn 1742 903 1743 46 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:220 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1743 1742 906)
;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 184 185 186 187 188 650 651
(code_label 906 1743 907 47 25 "" [1 uses])
(note 907 906 908 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 908 907 909 47 (set (reg:SI 0 ax [650])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:224 89 {*movsi_internal}
     (nil))
(insn 909 908 910 47 (set (reg:DI 0 ax [orig:184 D.6080 ] [184])
        (sign_extend:DI (reg:SI 0 ax [650]))) sim2fitman_com_line.cpp:224 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [650])
        (nil)))
(insn 910 909 911 47 (parallel [
            (set (reg:DI 1 dx [orig:185 D.6080 ] [185])
                (ashift:DI (reg:DI 0 ax [orig:184 D.6080 ] [184])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:224 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:184 D.6080 ] [184])
        (nil)))
(insn 911 910 912 47 (set (reg/f:DI 0 ax [651])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 912 911 913 47 (parallel [
            (set (reg/f:DI 0 ax [orig:186 D.6082 ] [186])
                (plus:DI (reg/f:DI 0 ax [651])
                    (reg:DI 1 dx [orig:185 D.6080 ] [185])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:224 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [651])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:185 D.6080 ] [185])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:185 D.6080 ] [185]))
                (nil)))))
(insn 913 912 914 47 (set (reg/f:DI 0 ax [orig:187 D.6083 ] [187])
        (mem/f:DI (reg/f:DI 0 ax [orig:186 D.6082 ] [186]) [0 *_175+0 S8 A64])) sim2fitman_com_line.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:186 D.6082 ] [186])
        (nil)))
(insn 914 913 915 47 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fd9ac436688 *.LC11>)) sim2fitman_com_line.cpp:224 87 {*movdi_internal_rex64}
     (nil))
(insn 915 914 916 47 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:187 D.6083 ] [187])) sim2fitman_com_line.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:187 D.6083 ] [187])
        (nil)))
(call_insn/i 916 915 917 47 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:224 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 917 916 918 47 (set (reg:SI 0 ax [orig:188 D.6079 ] [188])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:224 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 918 917 919 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:188 D.6079 ] [188])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:224 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:188 D.6079 ] [188])
        (nil)))
(jump_insn 919 918 920 47 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 972)
            (pc))) sim2fitman_com_line.cpp:224 612 {*jcc_1}
     (nil)
 -> 972)
;;  succ:       48 (FALLTHRU)
;;              53
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 189 190 652
(note 920 919 921 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 921 920 922 48 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:226 91 {*movqi_internal}
     (nil))
(insn 922 921 923 48 (set (reg/f:DI 0 ax [652])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:227 87 {*movdi_internal_rex64}
     (nil))
(insn 923 922 924 48 (parallel [
            (set (reg/f:DI 0 ax [orig:189 D.6081 ] [189])
                (plus:DI (reg/f:DI 0 ax [652])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:227 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [652])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 924 923 925 48 (set (reg:SI 0 ax [orig:190 D.6079 ] [190])
        (mem/j:SI (reg/f:DI 0 ax [orig:189 D.6081 ] [189]) [0 _179->fid_scale+0 S4 A32])) sim2fitman_com_line.cpp:227 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:189 D.6081 ] [189])
        (nil)))
(insn 925 924 926 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:190 D.6079 ] [190])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:227 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:190 D.6079 ] [190])
        (nil)))
(jump_insn 926 925 927 48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) sim2fitman_com_line.cpp:227 612 {*jcc_1}
     (nil)
 -> 967)
;;  succ:       49 (FALLTHRU)
;;              52
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 191 192 193 194 195 196 197 653 654 655
(note 927 926 928 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 928 927 929 49 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -811 [0xfffffffffffffcd5])) [0 rscale_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:228 91 {*movqi_internal}
     (nil))
(insn 929 928 930 49 (set (reg/f:DI 0 ax [653])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 930 929 931 49 (parallel [
            (set (reg/f:DI 0 ax [orig:191 D.6081 ] [191])
                (plus:DI (reg/f:DI 0 ax [653])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:229 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [653])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 931 930 932 49 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:191 D.6081 ] [191])
                (const_int 8 [0x8])) [0 _182->scaleby+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:229 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:191 D.6081 ] [191])
        (nil)))
(insn 932 931 933 49 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:230 273 {*addsi_1}
     (nil))
(insn 933 932 934 49 (set (reg:SI 0 ax [654])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:231 89 {*movsi_internal}
     (nil))
(insn 934 933 935 49 (set (reg:DI 0 ax [orig:192 D.6080 ] [192])
        (sign_extend:DI (reg:SI 0 ax [654]))) sim2fitman_com_line.cpp:231 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [654])
        (nil)))
(insn 935 934 936 49 (parallel [
            (set (reg:DI 1 dx [orig:193 D.6080 ] [193])
                (ashift:DI (reg:DI 0 ax [orig:192 D.6080 ] [192])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:231 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:192 D.6080 ] [192])
        (nil)))
(insn 936 935 937 49 (set (reg/f:DI 0 ax [655])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:231 87 {*movdi_internal_rex64}
     (nil))
(insn 937 936 938 49 (parallel [
            (set (reg/f:DI 0 ax [orig:194 D.6082 ] [194])
                (plus:DI (reg/f:DI 0 ax [655])
                    (reg:DI 1 dx [orig:193 D.6080 ] [193])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:231 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [655])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:193 D.6080 ] [193])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:193 D.6080 ] [193]))
                (nil)))))
(insn 938 937 939 49 (set (reg/f:DI 0 ax [orig:195 D.6083 ] [195])
        (mem/f:DI (reg/f:DI 0 ax [orig:194 D.6082 ] [194]) [0 *_186+0 S8 A64])) sim2fitman_com_line.cpp:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:194 D.6082 ] [194])
        (nil)))
(insn 939 938 940 49 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:195 D.6083 ] [195])) sim2fitman_com_line.cpp:231 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:195 D.6083 ] [195])
        (nil)))
(call_insn 940 939 941 49 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:231 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 941 940 942 49 (set (reg:QI 0 ax [orig:196 D.6086 ] [196])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:231 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 942 941 943 49 (set (reg:QI 0 ax [orig:197 retval.4 ] [197])
        (reg:QI 0 ax [orig:196 D.6086 ] [196])) sim2fitman_com_line.cpp:231 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:196 D.6086 ] [196])
        (nil)))
(insn 943 942 944 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:197 retval.4 ] [197])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:231 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:197 retval.4 ] [197])
        (nil)))
(jump_insn 944 943 945 49 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 962)
            (pc))) sim2fitman_com_line.cpp:231 612 {*jcc_1}
     (nil)
 -> 962)
;;  succ:       50 (FALLTHRU)
;;              51
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 198 199 200 201 202 203 656 657 658
(note 945 944 946 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 946 945 947 50 (set (reg/f:DI 0 ax [656])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 947 946 948 50 (parallel [
            (set (reg/f:DI 0 ax [orig:198 D.6081 ] [198])
                (plus:DI (reg/f:DI 0 ax [656])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [656])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 948 947 949 50 (parallel [
            (set (reg/f:DI 1 dx [orig:199 D.6087 ] [199])
                (plus:DI (reg/f:DI 0 ax [orig:198 D.6081 ] [198])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:198 D.6081 ] [198])
        (nil)))
(insn 949 948 950 50 (set (reg:SI 0 ax [657])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:232 89 {*movsi_internal}
     (nil))
(insn 950 949 951 50 (set (reg:DI 0 ax [orig:200 D.6080 ] [200])
        (sign_extend:DI (reg:SI 0 ax [657]))) sim2fitman_com_line.cpp:232 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [657])
        (nil)))
(insn 951 950 952 50 (parallel [
            (set (reg:DI 2 cx [orig:201 D.6080 ] [201])
                (ashift:DI (reg:DI 0 ax [orig:200 D.6080 ] [200])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:232 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:200 D.6080 ] [200])
        (nil)))
(insn 952 951 953 50 (set (reg/f:DI 0 ax [658])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 953 952 954 50 (parallel [
            (set (reg/f:DI 0 ax [orig:202 D.6082 ] [202])
                (plus:DI (reg/f:DI 0 ax [658])
                    (reg:DI 2 cx [orig:201 D.6080 ] [201])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:232 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [658])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:201 D.6080 ] [201])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 2 cx [orig:201 D.6080 ] [201]))
                (nil)))))
(insn 954 953 955 50 (set (reg/f:DI 0 ax [orig:203 D.6083 ] [203])
        (mem/f:DI (reg/f:DI 0 ax [orig:202 D.6082 ] [202]) [0 *_194+0 S8 A64])) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:202 D.6082 ] [202])
        (nil)))
(insn 955 954 956 50 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:199 D.6087 ] [199])) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:199 D.6087 ] [199])
        (nil)))
(insn 956 955 957 50 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd9ac4365f0 *.LC10>)) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (nil))
(insn 957 956 958 50 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:203 D.6083 ] [203])) sim2fitman_com_line.cpp:232 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:203 D.6083 ] [203])
        (nil)))
(insn 958 957 959 50 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_com_line.cpp:232 91 {*movqi_internal}
     (nil))
(call_insn 959 958 1744 50 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7fd9ac8b9700 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:232 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 1744 959 1745 50 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1745 1744 962)
;; basic block 51, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 962 1745 963 51 30 "" [1 uses])
(note 963 962 964 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 964 963 1746 51 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -15 [0xfffffffffffffff1])) sim2fitman_com_line.cpp:234 89 {*movsi_internal}
     (nil))
(jump_insn 1746 964 1747 51 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:234 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1747 1746 967)
;; basic block 52, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 967 1747 968 52 29 "" [1 uses])
(note 968 967 969 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 969 968 1748 52 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_com_line.cpp:238 89 {*movsi_internal}
     (nil))
(jump_insn 1748 969 1749 52 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:238 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1749 1748 972)
;; basic block 53, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 204 205 206 207 208 659 660
(code_label 972 1749 973 53 28 "" [1 uses])
(note 973 972 974 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 974 973 975 53 (set (reg:SI 0 ax [659])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:242 89 {*movsi_internal}
     (nil))
(insn 975 974 976 53 (set (reg:DI 0 ax [orig:204 D.6080 ] [204])
        (sign_extend:DI (reg:SI 0 ax [659]))) sim2fitman_com_line.cpp:242 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [659])
        (nil)))
(insn 976 975 977 53 (parallel [
            (set (reg:DI 1 dx [orig:205 D.6080 ] [205])
                (ashift:DI (reg:DI 0 ax [orig:204 D.6080 ] [204])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:242 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:204 D.6080 ] [204])
        (nil)))
(insn 977 976 978 53 (set (reg/f:DI 0 ax [660])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 978 977 979 53 (parallel [
            (set (reg/f:DI 0 ax [orig:206 D.6082 ] [206])
                (plus:DI (reg/f:DI 0 ax [660])
                    (reg:DI 1 dx [orig:205 D.6080 ] [205])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:242 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [660])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:205 D.6080 ] [205])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:205 D.6080 ] [205]))
                (nil)))))
(insn 979 978 980 53 (set (reg/f:DI 0 ax [orig:207 D.6083 ] [207])
        (mem/f:DI (reg/f:DI 0 ax [orig:206 D.6082 ] [206]) [0 *_200+0 S8 A64])) sim2fitman_com_line.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:206 D.6082 ] [206])
        (nil)))
(insn 980 979 981 53 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fd9ac436720 *.LC12>)) sim2fitman_com_line.cpp:242 87 {*movdi_internal_rex64}
     (nil))
(insn 981 980 982 53 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:207 D.6083 ] [207])) sim2fitman_com_line.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:207 D.6083 ] [207])
        (nil)))
(call_insn/i 982 981 983 53 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:242 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 983 982 984 53 (set (reg:SI 0 ax [orig:208 D.6079 ] [208])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:242 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 984 983 985 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:208 D.6079 ] [208])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:242 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:208 D.6079 ] [208])
        (nil)))
(jump_insn 985 984 986 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1021)
            (pc))) sim2fitman_com_line.cpp:242 612 {*jcc_1}
     (nil)
 -> 1021)
;;  succ:       54 (FALLTHRU)
;;              57
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 54, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 209 210 211 212 213 214 661 662
(note 986 985 987 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 987 986 988 54 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:243 273 {*addsi_1}
     (nil))
(insn 988 987 989 54 (set (reg:SI 0 ax [661])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:244 89 {*movsi_internal}
     (nil))
(insn 989 988 990 54 (set (reg:DI 0 ax [orig:209 D.6080 ] [209])
        (sign_extend:DI (reg:SI 0 ax [661]))) sim2fitman_com_line.cpp:244 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [661])
        (nil)))
(insn 990 989 991 54 (parallel [
            (set (reg:DI 1 dx [orig:210 D.6080 ] [210])
                (ashift:DI (reg:DI 0 ax [orig:209 D.6080 ] [209])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:244 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:209 D.6080 ] [209])
        (nil)))
(insn 991 990 992 54 (set (reg/f:DI 0 ax [662])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 992 991 993 54 (parallel [
            (set (reg/f:DI 0 ax [orig:211 D.6082 ] [211])
                (plus:DI (reg/f:DI 0 ax [662])
                    (reg:DI 1 dx [orig:210 D.6080 ] [210])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:244 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [662])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:210 D.6080 ] [210])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:210 D.6080 ] [210]))
                (nil)))))
(insn 993 992 994 54 (set (reg/f:DI 0 ax [orig:212 D.6083 ] [212])
        (mem/f:DI (reg/f:DI 0 ax [orig:211 D.6082 ] [211]) [0 *_206+0 S8 A64])) sim2fitman_com_line.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:211 D.6082 ] [211])
        (nil)))
(insn 994 993 995 54 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:212 D.6083 ] [212])) sim2fitman_com_line.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:212 D.6083 ] [212])
        (nil)))
(call_insn 995 994 996 54 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8isNumberPc") [flags 0x41]  <function_decl 0x7fd9ac7b2b00 isNumber>) [0 isNumber S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:244 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 996 995 997 54 (set (reg:QI 0 ax [orig:213 D.6086 ] [213])
        (reg:QI 0 ax)) sim2fitman_com_line.cpp:244 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 997 996 998 54 (set (reg:QI 0 ax [orig:214 retval.5 ] [214])
        (reg:QI 0 ax [orig:213 D.6086 ] [213])) sim2fitman_com_line.cpp:244 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:213 D.6086 ] [213])
        (nil)))
(insn 998 997 999 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:214 retval.5 ] [214])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:244 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:214 retval.5 ] [214])
        (nil)))
(jump_insn 999 998 1000 54 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1016)
            (pc))) sim2fitman_com_line.cpp:244 612 {*jcc_1}
     (nil)
 -> 1016)
;;  succ:       55 (FALLTHRU)
;;              56
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 55, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 215 216 217 218 219 663 664 665
(note 1000 999 1001 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 1001 1000 1002 55 (set (reg/f:DI 0 ax [663])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 1002 1001 1003 55 (parallel [
            (set (reg/f:DI 1 dx [orig:215 D.6087 ] [215])
                (plus:DI (reg/f:DI 0 ax [663])
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:245 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [663])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 28 [0x1c]))
            (nil))))
(insn 1003 1002 1004 55 (set (reg:SI 0 ax [664])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:245 89 {*movsi_internal}
     (nil))
(insn 1004 1003 1005 55 (set (reg:DI 0 ax [orig:216 D.6080 ] [216])
        (sign_extend:DI (reg:SI 0 ax [664]))) sim2fitman_com_line.cpp:245 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [664])
        (nil)))
(insn 1005 1004 1006 55 (parallel [
            (set (reg:DI 2 cx [orig:217 D.6080 ] [217])
                (ashift:DI (reg:DI 0 ax [orig:216 D.6080 ] [216])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:245 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:216 D.6080 ] [216])
        (nil)))
(insn 1006 1005 1007 55 (set (reg/f:DI 0 ax [665])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 1007 1006 1008 55 (parallel [
            (set (reg/f:DI 0 ax [orig:218 D.6082 ] [218])
                (plus:DI (reg/f:DI 0 ax [665])
                    (reg:DI 2 cx [orig:217 D.6080 ] [217])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:245 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [665])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:217 D.6080 ] [217])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 2 cx [orig:217 D.6080 ] [217]))
                (nil)))))
(insn 1008 1007 1009 55 (set (reg/f:DI 0 ax [orig:219 D.6083 ] [219])
        (mem/f:DI (reg/f:DI 0 ax [orig:218 D.6082 ] [218]) [0 *_213+0 S8 A64])) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:218 D.6082 ] [218])
        (nil)))
(insn 1009 1008 1010 55 (set (reg:DI 1 dx)
        (reg/f:DI 1 dx [orig:215 D.6087 ] [215])) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:215 D.6087 ] [215])
        (nil)))
(insn 1010 1009 1011 55 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fd9ac4365f0 *.LC10>)) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 1011 1010 1012 55 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:219 D.6083 ] [219])) sim2fitman_com_line.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:219 D.6083 ] [219])
        (nil)))
(insn 1012 1011 1013 55 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_com_line.cpp:245 91 {*movqi_internal}
     (nil))
(call_insn 1013 1012 1750 55 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7fd9ac8b9700 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:245 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 1750 1013 1751 55 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1751 1750 1016)
;; basic block 56, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 1016 1751 1017 56 32 "" [1 uses])
(note 1017 1016 1018 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 1018 1017 1752 56 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -16 [0xfffffffffffffff0])) sim2fitman_com_line.cpp:247 89 {*movsi_internal}
     (nil))
(jump_insn 1752 1018 1753 56 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:247 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1753 1752 1021)
;; basic block 57, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 220 221 222 223 224 666 667
(code_label 1021 1753 1022 57 31 "" [1 uses])
(note 1022 1021 1023 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 1023 1022 1024 57 (set (reg:SI 0 ax [666])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:251 89 {*movsi_internal}
     (nil))
(insn 1024 1023 1025 57 (set (reg:DI 0 ax [orig:220 D.6080 ] [220])
        (sign_extend:DI (reg:SI 0 ax [666]))) sim2fitman_com_line.cpp:251 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [666])
        (nil)))
(insn 1025 1024 1026 57 (parallel [
            (set (reg:DI 1 dx [orig:221 D.6080 ] [221])
                (ashift:DI (reg:DI 0 ax [orig:220 D.6080 ] [220])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:251 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:220 D.6080 ] [220])
        (nil)))
(insn 1026 1025 1027 57 (set (reg/f:DI 0 ax [667])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 1027 1026 1028 57 (parallel [
            (set (reg/f:DI 0 ax [orig:222 D.6082 ] [222])
                (plus:DI (reg/f:DI 0 ax [667])
                    (reg:DI 1 dx [orig:221 D.6080 ] [221])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:251 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [667])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:221 D.6080 ] [221])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:221 D.6080 ] [221]))
                (nil)))))
(insn 1028 1027 1029 57 (set (reg/f:DI 0 ax [orig:223 D.6083 ] [223])
        (mem/f:DI (reg/f:DI 0 ax [orig:222 D.6082 ] [222]) [0 *_218+0 S8 A64])) sim2fitman_com_line.cpp:251 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:222 D.6082 ] [222])
        (nil)))
(insn 1029 1028 1030 57 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fd9ac4367b8 *.LC13>)) sim2fitman_com_line.cpp:251 87 {*movdi_internal_rex64}
     (nil))
(insn 1030 1029 1031 57 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:223 D.6083 ] [223])) sim2fitman_com_line.cpp:251 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:223 D.6083 ] [223])
        (nil)))
(call_insn/i 1031 1030 1032 57 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:251 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1032 1031 1033 57 (set (reg:SI 0 ax [orig:224 D.6079 ] [224])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:251 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1033 1032 1034 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:224 D.6079 ] [224])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:251 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:224 D.6079 ] [224])
        (nil)))
(jump_insn 1034 1033 1035 57 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1042)
            (pc))) sim2fitman_com_line.cpp:251 612 {*jcc_1}
     (nil)
 -> 1042)
;;  succ:       58 (FALLTHRU)
;;              59
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 58, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 225 668
(note 1035 1034 1036 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 1036 1035 1037 58 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:252 91 {*movqi_internal}
     (nil))
(insn 1037 1036 1038 58 (set (reg/f:DI 0 ax [668])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:253 87 {*movdi_internal_rex64}
     (nil))
(insn 1038 1037 1039 58 (parallel [
            (set (reg/f:DI 0 ax [orig:225 D.6081 ] [225])
                (plus:DI (reg/f:DI 0 ax [668])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:253 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [668])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 1039 1038 1754 58 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:225 D.6081 ] [225])
                (const_int 32 [0x20])) [0 _222->max_normalize+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:253 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:225 D.6081 ] [225])
        (nil)))
(jump_insn 1754 1039 1755 58 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1755 1754 1042)
;; basic block 59, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 226 227 228 229 230 669 670
(code_label 1042 1755 1043 59 33 "" [1 uses])
(note 1043 1042 1044 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 1044 1043 1045 59 (set (reg:SI 0 ax [669])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:256 89 {*movsi_internal}
     (nil))
(insn 1045 1044 1046 59 (set (reg:DI 0 ax [orig:226 D.6080 ] [226])
        (sign_extend:DI (reg:SI 0 ax [669]))) sim2fitman_com_line.cpp:256 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [669])
        (nil)))
(insn 1046 1045 1047 59 (parallel [
            (set (reg:DI 1 dx [orig:227 D.6080 ] [227])
                (ashift:DI (reg:DI 0 ax [orig:226 D.6080 ] [226])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:256 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:226 D.6080 ] [226])
        (nil)))
(insn 1047 1046 1048 59 (set (reg/f:DI 0 ax [670])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:256 87 {*movdi_internal_rex64}
     (nil))
(insn 1048 1047 1049 59 (parallel [
            (set (reg/f:DI 0 ax [orig:228 D.6082 ] [228])
                (plus:DI (reg/f:DI 0 ax [670])
                    (reg:DI 1 dx [orig:227 D.6080 ] [227])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:256 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [670])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:227 D.6080 ] [227])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:227 D.6080 ] [227]))
                (nil)))))
(insn 1049 1048 1050 59 (set (reg/f:DI 0 ax [orig:229 D.6083 ] [229])
        (mem/f:DI (reg/f:DI 0 ax [orig:228 D.6082 ] [228]) [0 *_225+0 S8 A64])) sim2fitman_com_line.cpp:256 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:228 D.6082 ] [228])
        (nil)))
(insn 1050 1049 1051 59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fd9ac436850 *.LC14>)) sim2fitman_com_line.cpp:256 87 {*movdi_internal_rex64}
     (nil))
(insn 1051 1050 1052 59 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:229 D.6083 ] [229])) sim2fitman_com_line.cpp:256 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:229 D.6083 ] [229])
        (nil)))
(call_insn/i 1052 1051 1053 59 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:256 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1053 1052 1054 59 (set (reg:SI 0 ax [orig:230 D.6079 ] [230])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:256 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1054 1053 1055 59 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:230 D.6079 ] [230])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:256 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:230 D.6079 ] [230])
        (nil)))
(jump_insn 1055 1054 1056 59 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1062)
            (pc))) sim2fitman_com_line.cpp:256 612 {*jcc_1}
     (nil)
 -> 1062)
;;  succ:       60 (FALLTHRU)
;;              61
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 60, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 671
(note 1056 1055 1057 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 1057 1056 1058 60 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:258 91 {*movqi_internal}
     (nil))
(insn 1058 1057 1059 60 (set (reg/f:DI 0 ax [671])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:259 87 {*movdi_internal_rex64}
     (nil))
(insn 1059 1058 1756 60 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [671])
                (const_int 52 [0x34])) [0 preprocess_34(D)->pre_quecc_if+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:259 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [671])
        (nil)))
(jump_insn 1756 1059 1757 60 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1757 1756 1062)
;; basic block 61, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 231 232 233 234 235 672 673
(code_label 1062 1757 1063 61 34 "" [1 uses])
(note 1063 1062 1064 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 1064 1063 1065 61 (set (reg:SI 0 ax [672])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:262 89 {*movsi_internal}
     (nil))
(insn 1065 1064 1066 61 (set (reg:DI 0 ax [orig:231 D.6080 ] [231])
        (sign_extend:DI (reg:SI 0 ax [672]))) sim2fitman_com_line.cpp:262 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [672])
        (nil)))
(insn 1066 1065 1067 61 (parallel [
            (set (reg:DI 1 dx [orig:232 D.6080 ] [232])
                (ashift:DI (reg:DI 0 ax [orig:231 D.6080 ] [231])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:262 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:231 D.6080 ] [231])
        (nil)))
(insn 1067 1066 1068 61 (set (reg/f:DI 0 ax [673])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 1068 1067 1069 61 (parallel [
            (set (reg/f:DI 0 ax [orig:233 D.6082 ] [233])
                (plus:DI (reg/f:DI 0 ax [673])
                    (reg:DI 1 dx [orig:232 D.6080 ] [232])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:262 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [673])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:232 D.6080 ] [232])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:232 D.6080 ] [232]))
                (nil)))))
(insn 1069 1068 1070 61 (set (reg/f:DI 0 ax [orig:234 D.6083 ] [234])
        (mem/f:DI (reg/f:DI 0 ax [orig:233 D.6082 ] [233]) [0 *_231+0 S8 A64])) sim2fitman_com_line.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:233 D.6082 ] [233])
        (nil)))
(insn 1070 1069 1071 61 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7fd9ac4368e8 *.LC15>)) sim2fitman_com_line.cpp:262 87 {*movdi_internal_rex64}
     (nil))
(insn 1071 1070 1072 61 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:234 D.6083 ] [234])) sim2fitman_com_line.cpp:262 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:234 D.6083 ] [234])
        (nil)))
(call_insn/i 1072 1071 1073 61 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:262 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1073 1072 1074 61 (set (reg:SI 0 ax [orig:235 D.6079 ] [235])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:262 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1074 1073 1075 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:235 D.6079 ] [235])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:262 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:235 D.6079 ] [235])
        (nil)))
(jump_insn 1075 1074 1076 61 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1084)
            (pc))) sim2fitman_com_line.cpp:262 612 {*jcc_1}
     (nil)
 -> 1084)
;;  succ:       62 (FALLTHRU)
;;              63
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61 (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 236 674
(note 1076 1075 1077 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 1077 1076 1078 62 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:264 91 {*movqi_internal}
     (nil))
(insn 1078 1077 1079 62 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -809 [0xfffffffffffffcd7])) [0 rif_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:265 91 {*movqi_internal}
     (nil))
(insn 1079 1078 1080 62 (set (reg/f:DI 0 ax [674])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:266 87 {*movdi_internal_rex64}
     (nil))
(insn 1080 1079 1081 62 (parallel [
            (set (reg/f:DI 0 ax [orig:236 D.6081 ] [236])
                (plus:DI (reg/f:DI 0 ax [674])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:266 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [674])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 1081 1080 1758 62 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:236 D.6081 ] [236])
                (const_int 52 [0x34])) [0 _236->pre_quecc_if+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:266 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:236 D.6081 ] [236])
        (nil)))
(jump_insn 1758 1081 1759 62 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1759 1758 1084)
;; basic block 63, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 237 238 239 240 241 675 676
(code_label 1084 1759 1085 63 35 "" [1 uses])
(note 1085 1084 1086 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 1086 1085 1087 63 (set (reg:SI 0 ax [675])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:269 89 {*movsi_internal}
     (nil))
(insn 1087 1086 1088 63 (set (reg:DI 0 ax [orig:237 D.6080 ] [237])
        (sign_extend:DI (reg:SI 0 ax [675]))) sim2fitman_com_line.cpp:269 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [675])
        (nil)))
(insn 1088 1087 1089 63 (parallel [
            (set (reg:DI 1 dx [orig:238 D.6080 ] [238])
                (ashift:DI (reg:DI 0 ax [orig:237 D.6080 ] [237])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:269 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:237 D.6080 ] [237])
        (nil)))
(insn 1089 1088 1090 63 (set (reg/f:DI 0 ax [676])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:269 87 {*movdi_internal_rex64}
     (nil))
(insn 1090 1089 1091 63 (parallel [
            (set (reg/f:DI 0 ax [orig:239 D.6082 ] [239])
                (plus:DI (reg/f:DI 0 ax [676])
                    (reg:DI 1 dx [orig:238 D.6080 ] [238])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:269 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [676])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:238 D.6080 ] [238])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:238 D.6080 ] [238]))
                (nil)))))
(insn 1091 1090 1092 63 (set (reg/f:DI 0 ax [orig:240 D.6083 ] [240])
        (mem/f:DI (reg/f:DI 0 ax [orig:239 D.6082 ] [239]) [0 *_239+0 S8 A64])) sim2fitman_com_line.cpp:269 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:239 D.6082 ] [239])
        (nil)))
(insn 1092 1091 1093 63 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7fd9ac436980 *.LC16>)) sim2fitman_com_line.cpp:269 87 {*movdi_internal_rex64}
     (nil))
(insn 1093 1092 1094 63 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:240 D.6083 ] [240])) sim2fitman_com_line.cpp:269 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:240 D.6083 ] [240])
        (nil)))
(call_insn/i 1094 1093 1095 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:269 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1095 1094 1096 63 (set (reg:SI 0 ax [orig:241 D.6079 ] [241])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:269 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1096 1095 1097 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:241 D.6079 ] [241])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:269 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:241 D.6079 ] [241])
        (nil)))
(jump_insn 1097 1096 1098 63 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1104)
            (pc))) sim2fitman_com_line.cpp:269 612 {*jcc_1}
     (nil)
 -> 1104)
;;  succ:       64 (FALLTHRU)
;;              65
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 64, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63 (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 677
(note 1098 1097 1099 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 1099 1098 1100 64 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:271 91 {*movqi_internal}
     (nil))
(insn 1100 1099 1101 64 (set (reg/f:DI 0 ax [677])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:272 87 {*movdi_internal_rex64}
     (nil))
(insn 1101 1100 1760 64 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [677])
                (const_int 16 [0x10])) [0 preprocess_34(D)->bc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:272 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [677])
        (nil)))
(jump_insn 1760 1101 1761 64 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1761 1760 1104)
;; basic block 65, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 242 243 244 245 246 678 679
(code_label 1104 1761 1105 65 36 "" [1 uses])
(note 1105 1104 1106 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 1106 1105 1107 65 (set (reg:SI 0 ax [678])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:275 89 {*movsi_internal}
     (nil))
(insn 1107 1106 1108 65 (set (reg:DI 0 ax [orig:242 D.6080 ] [242])
        (sign_extend:DI (reg:SI 0 ax [678]))) sim2fitman_com_line.cpp:275 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [678])
        (nil)))
(insn 1108 1107 1109 65 (parallel [
            (set (reg:DI 1 dx [orig:243 D.6080 ] [243])
                (ashift:DI (reg:DI 0 ax [orig:242 D.6080 ] [242])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:275 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:242 D.6080 ] [242])
        (nil)))
(insn 1109 1108 1110 65 (set (reg/f:DI 0 ax [679])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 1110 1109 1111 65 (parallel [
            (set (reg/f:DI 0 ax [orig:244 D.6082 ] [244])
                (plus:DI (reg/f:DI 0 ax [679])
                    (reg:DI 1 dx [orig:243 D.6080 ] [243])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:275 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [679])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:243 D.6080 ] [243])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:243 D.6080 ] [243]))
                (nil)))))
(insn 1111 1110 1112 65 (set (reg/f:DI 0 ax [orig:245 D.6083 ] [245])
        (mem/f:DI (reg/f:DI 0 ax [orig:244 D.6082 ] [244]) [0 *_245+0 S8 A64])) sim2fitman_com_line.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:244 D.6082 ] [244])
        (nil)))
(insn 1112 1111 1113 65 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fd9ac436a18 *.LC17>)) sim2fitman_com_line.cpp:275 87 {*movdi_internal_rex64}
     (nil))
(insn 1113 1112 1114 65 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:245 D.6083 ] [245])) sim2fitman_com_line.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:245 D.6083 ] [245])
        (nil)))
(call_insn/i 1114 1113 1115 65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:275 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1115 1114 1116 65 (set (reg:SI 0 ax [orig:246 D.6079 ] [246])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1116 1115 1117 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:246 D.6079 ] [246])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:275 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:246 D.6079 ] [246])
        (nil)))
(jump_insn 1117 1116 1118 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1126)
            (pc))) sim2fitman_com_line.cpp:275 612 {*jcc_1}
     (nil)
 -> 1126)
;;  succ:       66 (FALLTHRU)
;;              67
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 247 680
(note 1118 1117 1119 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 1119 1118 1120 66 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:277 91 {*movqi_internal}
     (nil))
(insn 1120 1119 1121 66 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -810 [0xfffffffffffffcd6])) [0 rbc_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:278 91 {*movqi_internal}
     (nil))
(insn 1121 1120 1122 66 (set (reg/f:DI 0 ax [680])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 1122 1121 1123 66 (parallel [
            (set (reg/f:DI 0 ax [orig:247 D.6081 ] [247])
                (plus:DI (reg/f:DI 0 ax [680])
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:279 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [680])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -824 [0xfffffffffffffcc8])) [0 preprocess+0 S8 A64])
                (const_int 76 [0x4c]))
            (nil))))
(insn 1123 1122 1762 66 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:247 D.6081 ] [247])
                (const_int 16 [0x10])) [0 _250->bc+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:279 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:247 D.6081 ] [247])
        (nil)))
(jump_insn 1762 1123 1763 66 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1763 1762 1126)
;; basic block 67, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 248 249 250 251 252 681 682
(code_label 1126 1763 1127 67 37 "" [1 uses])
(note 1127 1126 1128 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 1128 1127 1129 67 (set (reg:SI 0 ax [681])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:321 89 {*movsi_internal}
     (nil))
(insn 1129 1128 1130 67 (set (reg:DI 0 ax [orig:248 D.6080 ] [248])
        (sign_extend:DI (reg:SI 0 ax [681]))) sim2fitman_com_line.cpp:321 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [681])
        (nil)))
(insn 1130 1129 1131 67 (parallel [
            (set (reg:DI 1 dx [orig:249 D.6080 ] [249])
                (ashift:DI (reg:DI 0 ax [orig:248 D.6080 ] [248])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:321 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:248 D.6080 ] [248])
        (nil)))
(insn 1131 1130 1132 67 (set (reg/f:DI 0 ax [682])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 1132 1131 1133 67 (parallel [
            (set (reg/f:DI 0 ax [orig:250 D.6082 ] [250])
                (plus:DI (reg/f:DI 0 ax [682])
                    (reg:DI 1 dx [orig:249 D.6080 ] [249])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:321 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [682])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:249 D.6080 ] [249])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:249 D.6080 ] [249]))
                (nil)))))
(insn 1133 1132 1134 67 (set (reg/f:DI 0 ax [orig:251 D.6083 ] [251])
        (mem/f:DI (reg/f:DI 0 ax [orig:250 D.6082 ] [250]) [0 *_253+0 S8 A64])) sim2fitman_com_line.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:250 D.6082 ] [250])
        (nil)))
(insn 1134 1133 1135 67 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7fd9ac436ab0 *.LC18>)) sim2fitman_com_line.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 1135 1134 1136 67 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:251 D.6083 ] [251])) sim2fitman_com_line.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:251 D.6083 ] [251])
        (nil)))
(call_insn/i 1136 1135 1137 67 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:321 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1137 1136 1138 67 (set (reg:SI 0 ax [orig:252 D.6079 ] [252])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1138 1137 1139 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:252 D.6079 ] [252])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:321 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:252 D.6079 ] [252])
        (nil)))
(jump_insn 1139 1138 1140 67 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1156)
            (pc))) sim2fitman_com_line.cpp:321 612 {*jcc_1}
     (nil)
 -> 1156)
;;  succ:       68 (FALLTHRU)
;;              71
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 68, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 253 683
(note 1140 1139 1141 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 1141 1140 1142 68 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:323 91 {*movqi_internal}
     (nil))
(insn 1142 1141 1143 68 (set (reg/f:DI 0 ax [683])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 1143 1142 1144 68 (set (reg:SI 0 ax [orig:253 D.6079 ] [253])
        (mem:SI (reg/f:DI 0 ax [683]) [0 *forced_swap_257(D)+0 S4 A32])) sim2fitman_com_line.cpp:324 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [683])
        (nil)))
(insn 1144 1143 1145 68 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:253 D.6079 ] [253])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:324 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:253 D.6079 ] [253])
        (nil)))
(jump_insn 1145 1144 1146 68 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1150)
            (pc))) sim2fitman_com_line.cpp:324 612 {*jcc_1}
     (nil)
 -> 1150)
;;  succ:       69 (FALLTHRU)
;;              70
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 69, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68 (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1146 1145 1147 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 1147 1146 1764 69 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -10 [0xfffffffffffffff6])) sim2fitman_com_line.cpp:326 89 {*movsi_internal}
     (nil))
(jump_insn 1764 1147 1765 69 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:326 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1765 1764 1150)
;; basic block 70, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 684
(code_label 1150 1765 1151 70 39 "" [1 uses])
(note 1151 1150 1152 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 1152 1151 1153 70 (set (reg/f:DI 0 ax [684])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:328 87 {*movdi_internal_rex64}
     (nil))
(insn 1153 1152 1766 70 (set (mem:SI (reg/f:DI 0 ax [684]) [0 *forced_swap_257(D)+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:328 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [684])
        (nil)))
(jump_insn 1766 1153 1767 70 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1767 1766 1156)
;; basic block 71, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 254 255 256 257 258 685 686
(code_label 1156 1767 1157 71 38 "" [1 uses])
(note 1157 1156 1158 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 1158 1157 1159 71 (set (reg:SI 0 ax [685])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:332 89 {*movsi_internal}
     (nil))
(insn 1159 1158 1160 71 (set (reg:DI 0 ax [orig:254 D.6080 ] [254])
        (sign_extend:DI (reg:SI 0 ax [685]))) sim2fitman_com_line.cpp:332 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [685])
        (nil)))
(insn 1160 1159 1161 71 (parallel [
            (set (reg:DI 1 dx [orig:255 D.6080 ] [255])
                (ashift:DI (reg:DI 0 ax [orig:254 D.6080 ] [254])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:332 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:254 D.6080 ] [254])
        (nil)))
(insn 1161 1160 1162 71 (set (reg/f:DI 0 ax [686])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:332 87 {*movdi_internal_rex64}
     (nil))
(insn 1162 1161 1163 71 (parallel [
            (set (reg/f:DI 0 ax [orig:256 D.6082 ] [256])
                (plus:DI (reg/f:DI 0 ax [686])
                    (reg:DI 1 dx [orig:255 D.6080 ] [255])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:332 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [686])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:255 D.6080 ] [255])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:255 D.6080 ] [255]))
                (nil)))))
(insn 1163 1162 1164 71 (set (reg/f:DI 0 ax [orig:257 D.6083 ] [257])
        (mem/f:DI (reg/f:DI 0 ax [orig:256 D.6082 ] [256]) [0 *_262+0 S8 A64])) sim2fitman_com_line.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:256 D.6082 ] [256])
        (nil)))
(insn 1164 1163 1165 71 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7fd9ac436b48 *.LC19>)) sim2fitman_com_line.cpp:332 87 {*movdi_internal_rex64}
     (nil))
(insn 1165 1164 1166 71 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:257 D.6083 ] [257])) sim2fitman_com_line.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:257 D.6083 ] [257])
        (nil)))
(call_insn/i 1166 1165 1167 71 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:332 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1167 1166 1168 71 (set (reg:SI 0 ax [orig:258 D.6079 ] [258])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1168 1167 1169 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:258 D.6079 ] [258])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:332 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:258 D.6079 ] [258])
        (nil)))
(jump_insn 1169 1168 1170 71 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1188)
            (pc))) sim2fitman_com_line.cpp:332 612 {*jcc_1}
     (nil)
 -> 1188)
;;  succ:       72 (FALLTHRU)
;;              75
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 72, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 259 260 687
(note 1170 1169 1171 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 1171 1170 1172 72 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:334 91 {*movqi_internal}
     (nil))
(insn 1172 1171 1173 72 (set (reg/f:DI 0 ax [687])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:335 87 {*movdi_internal_rex64}
     (nil))
(insn 1173 1172 1174 72 (parallel [
            (set (reg/f:DI 0 ax [orig:259 D.6088 ] [259])
                (plus:DI (reg/f:DI 0 ax [687])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:335 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [687])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 forced_swap+0 S8 A64])
                (const_int 4 [0x4]))
            (nil))))
(insn 1174 1173 1175 72 (set (reg:SI 0 ax [orig:260 D.6079 ] [260])
        (mem:SI (reg/f:DI 0 ax [orig:259 D.6088 ] [259]) [0 *_266+0 S4 A32])) sim2fitman_com_line.cpp:335 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:259 D.6088 ] [259])
        (nil)))
(insn 1175 1174 1176 72 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:260 D.6079 ] [260])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:335 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:260 D.6079 ] [260])
        (nil)))
(jump_insn 1176 1175 1177 72 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1181)
            (pc))) sim2fitman_com_line.cpp:335 612 {*jcc_1}
     (nil)
 -> 1181)
;;  succ:       73 (FALLTHRU)
;;              74
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 73, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       72 (FALLTHRU)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1177 1176 1178 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 1178 1177 1768 73 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -10 [0xfffffffffffffff6])) sim2fitman_com_line.cpp:337 89 {*movsi_internal}
     (nil))
(jump_insn 1768 1178 1769 73 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:337 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1769 1768 1181)
;; basic block 74, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       72
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 261 688
(code_label 1181 1769 1182 74 41 "" [1 uses])
(note 1182 1181 1183 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 1183 1182 1184 74 (set (reg/f:DI 0 ax [688])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:339 87 {*movdi_internal_rex64}
     (nil))
(insn 1184 1183 1185 74 (parallel [
            (set (reg/f:DI 0 ax [orig:261 D.6088 ] [261])
                (plus:DI (reg/f:DI 0 ax [688])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:339 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [688])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 forced_swap+0 S8 A64])
                (const_int 4 [0x4]))
            (nil))))
(insn 1185 1184 1770 74 (set (mem:SI (reg/f:DI 0 ax [orig:261 D.6088 ] [261]) [0 *_269+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:339 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:261 D.6088 ] [261])
        (nil)))
(jump_insn 1770 1185 1771 74 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1771 1770 1188)
;; basic block 75, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 262 263 264 265 266 689 690
(code_label 1188 1771 1189 75 40 "" [1 uses])
(note 1189 1188 1190 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 1190 1189 1191 75 (set (reg:SI 0 ax [689])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:343 89 {*movsi_internal}
     (nil))
(insn 1191 1190 1192 75 (set (reg:DI 0 ax [orig:262 D.6080 ] [262])
        (sign_extend:DI (reg:SI 0 ax [689]))) sim2fitman_com_line.cpp:343 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [689])
        (nil)))
(insn 1192 1191 1193 75 (parallel [
            (set (reg:DI 1 dx [orig:263 D.6080 ] [263])
                (ashift:DI (reg:DI 0 ax [orig:262 D.6080 ] [262])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:343 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:262 D.6080 ] [262])
        (nil)))
(insn 1193 1192 1194 75 (set (reg/f:DI 0 ax [690])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:343 87 {*movdi_internal_rex64}
     (nil))
(insn 1194 1193 1195 75 (parallel [
            (set (reg/f:DI 0 ax [orig:264 D.6082 ] [264])
                (plus:DI (reg/f:DI 0 ax [690])
                    (reg:DI 1 dx [orig:263 D.6080 ] [263])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:343 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [690])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:263 D.6080 ] [263])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:263 D.6080 ] [263]))
                (nil)))))
(insn 1195 1194 1196 75 (set (reg/f:DI 0 ax [orig:265 D.6083 ] [265])
        (mem/f:DI (reg/f:DI 0 ax [orig:264 D.6082 ] [264]) [0 *_272+0 S8 A64])) sim2fitman_com_line.cpp:343 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:264 D.6082 ] [264])
        (nil)))
(insn 1196 1195 1197 75 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7fd9ac436be0 *.LC20>)) sim2fitman_com_line.cpp:343 87 {*movdi_internal_rex64}
     (nil))
(insn 1197 1196 1198 75 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:265 D.6083 ] [265])) sim2fitman_com_line.cpp:343 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:265 D.6083 ] [265])
        (nil)))
(call_insn/i 1198 1197 1199 75 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:343 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1199 1198 1200 75 (set (reg:SI 0 ax [orig:266 D.6079 ] [266])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:343 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1200 1199 1201 75 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:266 D.6079 ] [266])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:343 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:266 D.6079 ] [266])
        (nil)))
(jump_insn 1201 1200 1202 75 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) sim2fitman_com_line.cpp:343 612 {*jcc_1}
     (nil)
 -> 1218)
;;  succ:       76 (FALLTHRU)
;;              79
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 267 691
(note 1202 1201 1203 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 1203 1202 1204 76 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:345 91 {*movqi_internal}
     (nil))
(insn 1204 1203 1205 76 (set (reg/f:DI 0 ax [691])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:346 87 {*movdi_internal_rex64}
     (nil))
(insn 1205 1204 1206 76 (set (reg:SI 0 ax [orig:267 D.6079 ] [267])
        (mem:SI (reg/f:DI 0 ax [691]) [0 *forced_swap_257(D)+0 S4 A32])) sim2fitman_com_line.cpp:346 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [691])
        (nil)))
(insn 1206 1205 1207 76 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:267 D.6079 ] [267])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:346 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:267 D.6079 ] [267])
        (nil)))
(jump_insn 1207 1206 1208 76 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1212)
            (pc))) sim2fitman_com_line.cpp:346 612 {*jcc_1}
     (nil)
 -> 1212)
;;  succ:       77 (FALLTHRU)
;;              78
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 77, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1208 1207 1209 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 1209 1208 1772 77 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -10 [0xfffffffffffffff6])) sim2fitman_com_line.cpp:348 89 {*movsi_internal}
     (nil))
(jump_insn 1772 1209 1773 77 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:348 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1773 1772 1212)
;; basic block 78, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 692
(code_label 1212 1773 1213 78 43 "" [1 uses])
(note 1213 1212 1214 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 1214 1213 1215 78 (set (reg/f:DI 0 ax [692])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:350 87 {*movdi_internal_rex64}
     (nil))
(insn 1215 1214 1774 78 (set (mem:SI (reg/f:DI 0 ax [692]) [0 *forced_swap_257(D)+0 S4 A32])
        (const_int 2 [0x2])) sim2fitman_com_line.cpp:350 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [692])
        (nil)))
(jump_insn 1774 1215 1775 78 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1775 1774 1218)
;; basic block 79, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 268 269 270 271 272 693 694
(code_label 1218 1775 1219 79 42 "" [1 uses])
(note 1219 1218 1220 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 1220 1219 1221 79 (set (reg:SI 0 ax [693])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:354 89 {*movsi_internal}
     (nil))
(insn 1221 1220 1222 79 (set (reg:DI 0 ax [orig:268 D.6080 ] [268])
        (sign_extend:DI (reg:SI 0 ax [693]))) sim2fitman_com_line.cpp:354 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [693])
        (nil)))
(insn 1222 1221 1223 79 (parallel [
            (set (reg:DI 1 dx [orig:269 D.6080 ] [269])
                (ashift:DI (reg:DI 0 ax [orig:268 D.6080 ] [268])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:354 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:268 D.6080 ] [268])
        (nil)))
(insn 1223 1222 1224 79 (set (reg/f:DI 0 ax [694])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:354 87 {*movdi_internal_rex64}
     (nil))
(insn 1224 1223 1225 79 (parallel [
            (set (reg/f:DI 0 ax [orig:270 D.6082 ] [270])
                (plus:DI (reg/f:DI 0 ax [694])
                    (reg:DI 1 dx [orig:269 D.6080 ] [269])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:354 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [694])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:269 D.6080 ] [269])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:269 D.6080 ] [269]))
                (nil)))))
(insn 1225 1224 1226 79 (set (reg/f:DI 0 ax [orig:271 D.6083 ] [271])
        (mem/f:DI (reg/f:DI 0 ax [orig:270 D.6082 ] [270]) [0 *_280+0 S8 A64])) sim2fitman_com_line.cpp:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:270 D.6082 ] [270])
        (nil)))
(insn 1226 1225 1227 79 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fd9ac436c78 *.LC21>)) sim2fitman_com_line.cpp:354 87 {*movdi_internal_rex64}
     (nil))
(insn 1227 1226 1228 79 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:271 D.6083 ] [271])) sim2fitman_com_line.cpp:354 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:271 D.6083 ] [271])
        (nil)))
(call_insn/i 1228 1227 1229 79 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:354 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1229 1228 1230 79 (set (reg:SI 0 ax [orig:272 D.6079 ] [272])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:354 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1230 1229 1231 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:272 D.6079 ] [272])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:354 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:272 D.6079 ] [272])
        (nil)))
(jump_insn 1231 1230 1232 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1250)
            (pc))) sim2fitman_com_line.cpp:354 612 {*jcc_1}
     (nil)
 -> 1250)
;;  succ:       80 (FALLTHRU)
;;              83
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 80, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 273 274 695
(note 1232 1231 1233 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 1233 1232 1234 80 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:356 91 {*movqi_internal}
     (nil))
(insn 1234 1233 1235 80 (set (reg/f:DI 0 ax [695])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:357 87 {*movdi_internal_rex64}
     (nil))
(insn 1235 1234 1236 80 (parallel [
            (set (reg/f:DI 0 ax [orig:273 D.6088 ] [273])
                (plus:DI (reg/f:DI 0 ax [695])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:357 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [695])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 forced_swap+0 S8 A64])
                (const_int 4 [0x4]))
            (nil))))
(insn 1236 1235 1237 80 (set (reg:SI 0 ax [orig:274 D.6079 ] [274])
        (mem:SI (reg/f:DI 0 ax [orig:273 D.6088 ] [273]) [0 *_284+0 S4 A32])) sim2fitman_com_line.cpp:357 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:273 D.6088 ] [273])
        (nil)))
(insn 1237 1236 1238 80 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 0 ax [orig:274 D.6079 ] [274])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:357 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:274 D.6079 ] [274])
        (nil)))
(jump_insn 1238 1237 1239 80 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 1243)
            (pc))) sim2fitman_com_line.cpp:357 612 {*jcc_1}
     (nil)
 -> 1243)
;;  succ:       81 (FALLTHRU)
;;              82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 81, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80 (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1239 1238 1240 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 1240 1239 1776 81 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -10 [0xfffffffffffffff6])) sim2fitman_com_line.cpp:359 89 {*movsi_internal}
     (nil))
(jump_insn 1776 1240 1777 81 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:359 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1777 1776 1243)
;; basic block 82, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 275 696
(code_label 1243 1777 1244 82 45 "" [1 uses])
(note 1244 1243 1245 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 1245 1244 1246 82 (set (reg/f:DI 0 ax [696])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [0 forced_swap+0 S8 A64])) sim2fitman_com_line.cpp:361 87 {*movdi_internal_rex64}
     (nil))
(insn 1246 1245 1247 82 (parallel [
            (set (reg/f:DI 0 ax [orig:275 D.6088 ] [275])
                (plus:DI (reg/f:DI 0 ax [696])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:361 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [696])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                        (const_int 8 [0x8])) [0 forced_swap+0 S8 A64])
                (const_int 4 [0x4]))
            (nil))))
(insn 1247 1246 1778 82 (set (mem:SI (reg/f:DI 0 ax [orig:275 D.6088 ] [275]) [0 *_287+0 S4 A32])
        (const_int 2 [0x2])) sim2fitman_com_line.cpp:361 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:275 D.6088 ] [275])
        (nil)))
(jump_insn 1778 1247 1779 82 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1779 1778 1250)
;; basic block 83, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 276 277 278 279 280 697 698
(code_label 1250 1779 1251 83 44 "" [1 uses])
(note 1251 1250 1252 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 1252 1251 1253 83 (set (reg:SI 0 ax [697])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:365 89 {*movsi_internal}
     (nil))
(insn 1253 1252 1254 83 (set (reg:DI 0 ax [orig:276 D.6080 ] [276])
        (sign_extend:DI (reg:SI 0 ax [697]))) sim2fitman_com_line.cpp:365 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [697])
        (nil)))
(insn 1254 1253 1255 83 (parallel [
            (set (reg:DI 1 dx [orig:277 D.6080 ] [277])
                (ashift:DI (reg:DI 0 ax [orig:276 D.6080 ] [276])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:365 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:276 D.6080 ] [276])
        (nil)))
(insn 1255 1254 1256 83 (set (reg/f:DI 0 ax [698])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:365 87 {*movdi_internal_rex64}
     (nil))
(insn 1256 1255 1257 83 (parallel [
            (set (reg/f:DI 0 ax [orig:278 D.6082 ] [278])
                (plus:DI (reg/f:DI 0 ax [698])
                    (reg:DI 1 dx [orig:277 D.6080 ] [277])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:365 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [698])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:277 D.6080 ] [277])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:277 D.6080 ] [277]))
                (nil)))))
(insn 1257 1256 1258 83 (set (reg/f:DI 0 ax [orig:279 D.6083 ] [279])
        (mem/f:DI (reg/f:DI 0 ax [orig:278 D.6082 ] [278]) [0 *_290+0 S8 A64])) sim2fitman_com_line.cpp:365 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:278 D.6082 ] [278])
        (nil)))
(insn 1258 1257 1259 83 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7fd9ac436d10 *.LC22>)) sim2fitman_com_line.cpp:365 87 {*movdi_internal_rex64}
     (nil))
(insn 1259 1258 1260 83 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:279 D.6083 ] [279])) sim2fitman_com_line.cpp:365 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:279 D.6083 ] [279])
        (nil)))
(call_insn/i 1260 1259 1261 83 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:365 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1261 1260 1262 83 (set (reg:SI 0 ax [orig:280 D.6079 ] [280])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:365 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1262 1261 1263 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:280 D.6079 ] [280])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:365 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:280 D.6079 ] [280])
        (nil)))
(jump_insn 1263 1262 1264 83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1269)
            (pc))) sim2fitman_com_line.cpp:365 612 {*jcc_1}
     (nil)
 -> 1269)
;;  succ:       84 (FALLTHRU)
;;              85
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 84, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 699
(note 1264 1263 1265 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 1265 1264 1266 84 (set (reg/f:DI 0 ax [699])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [0 overwrite+0 S8 A64])) sim2fitman_com_line.cpp:366 87 {*movdi_internal_rex64}
     (nil))
(insn 1266 1265 1780 84 (set (mem:QI (reg/f:DI 0 ax [699]) [0 *overwrite_293(D)+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:366 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [699])
        (nil)))
(jump_insn 1780 1266 1781 84 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1781 1780 1269)
;; basic block 85, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 84, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 281 282 283 284 285 700 701
(code_label 1269 1781 1270 85 46 "" [1 uses])
(note 1270 1269 1271 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 1271 1270 1272 85 (set (reg:SI 0 ax [700])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:369 89 {*movsi_internal}
     (nil))
(insn 1272 1271 1273 85 (set (reg:DI 0 ax [orig:281 D.6080 ] [281])
        (sign_extend:DI (reg:SI 0 ax [700]))) sim2fitman_com_line.cpp:369 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [700])
        (nil)))
(insn 1273 1272 1274 85 (parallel [
            (set (reg:DI 1 dx [orig:282 D.6080 ] [282])
                (ashift:DI (reg:DI 0 ax [orig:281 D.6080 ] [281])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:369 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:281 D.6080 ] [281])
        (nil)))
(insn 1274 1273 1275 85 (set (reg/f:DI 0 ax [701])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 1275 1274 1276 85 (parallel [
            (set (reg/f:DI 0 ax [orig:283 D.6082 ] [283])
                (plus:DI (reg/f:DI 0 ax [701])
                    (reg:DI 1 dx [orig:282 D.6080 ] [282])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:369 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [701])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:282 D.6080 ] [282])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:282 D.6080 ] [282]))
                (nil)))))
(insn 1276 1275 1277 85 (set (reg/f:DI 0 ax [orig:284 D.6083 ] [284])
        (mem/f:DI (reg/f:DI 0 ax [orig:283 D.6082 ] [283]) [0 *_296+0 S8 A64])) sim2fitman_com_line.cpp:369 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:283 D.6082 ] [283])
        (nil)))
(insn 1277 1276 1278 85 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7fd9ac436da8 *.LC23>)) sim2fitman_com_line.cpp:369 87 {*movdi_internal_rex64}
     (nil))
(insn 1278 1277 1279 85 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:284 D.6083 ] [284])) sim2fitman_com_line.cpp:369 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:284 D.6083 ] [284])
        (nil)))
(call_insn/i 1279 1278 1280 85 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:369 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1280 1279 1281 85 (set (reg:SI 0 ax [orig:285 D.6079 ] [285])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:369 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1281 1280 1282 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:285 D.6079 ] [285])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:369 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:285 D.6079 ] [285])
        (nil)))
(jump_insn 1282 1281 1283 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1288)
            (pc))) sim2fitman_com_line.cpp:369 612 {*jcc_1}
     (nil)
 -> 1288)
;;  succ:       86 (FALLTHRU)
;;              87
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 86, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85 (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 702
(note 1283 1282 1284 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 1284 1283 1285 86 (set (reg/f:DI 0 ax [702])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [0 verbose+0 S8 A64])) sim2fitman_com_line.cpp:370 87 {*movdi_internal_rex64}
     (nil))
(insn 1285 1284 1782 86 (set (mem:QI (reg/f:DI 0 ax [702]) [0 *verbose_299(D)+0 S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:370 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [702])
        (nil)))
(jump_insn 1782 1285 1783 86 (set (pc)
        (label_ref 1315)) 650 {jump}
     (nil)
 -> 1315)
;;  succ:       90 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1783 1782 1288)
;; basic block 87, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 86, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 286 287 288 289 290 703 704
(code_label 1288 1783 1289 87 47 "" [1 uses])
(note 1289 1288 1290 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 1290 1289 1291 87 (set (reg:SI 0 ax [703])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:373 89 {*movsi_internal}
     (nil))
(insn 1291 1290 1292 87 (set (reg:DI 0 ax [orig:286 D.6080 ] [286])
        (sign_extend:DI (reg:SI 0 ax [703]))) sim2fitman_com_line.cpp:373 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 0 ax [703])
        (nil)))
(insn 1292 1291 1293 87 (parallel [
            (set (reg:DI 1 dx [orig:287 D.6080 ] [287])
                (ashift:DI (reg:DI 0 ax [orig:286 D.6080 ] [286])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:373 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [orig:286 D.6080 ] [286])
        (nil)))
(insn 1293 1292 1294 87 (set (reg/f:DI 0 ax [704])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 argv+0 S8 A64])) sim2fitman_com_line.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 1294 1293 1295 87 (parallel [
            (set (reg/f:DI 0 ax [orig:288 D.6082 ] [288])
                (plus:DI (reg/f:DI 0 ax [704])
                    (reg:DI 1 dx [orig:287 D.6080 ] [287])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:373 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [704])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:287 D.6080 ] [287])
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -856 [0xfffffffffffffca8])) [0 argv+0 S8 A64])
                    (reg:DI 1 dx [orig:287 D.6080 ] [287]))
                (nil)))))
(insn 1295 1294 1296 87 (set (reg/f:DI 0 ax [orig:289 D.6083 ] [289])
        (mem/f:DI (reg/f:DI 0 ax [orig:288 D.6082 ] [288]) [0 *_302+0 S8 A64])) sim2fitman_com_line.cpp:373 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:288 D.6082 ] [288])
        (nil)))
(insn 1296 1295 1297 87 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fd9ac436e40 *.LC24>)) sim2fitman_com_line.cpp:373 87 {*movdi_internal_rex64}
     (nil))
(insn 1297 1296 1298 87 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:289 D.6083 ] [289])) sim2fitman_com_line.cpp:373 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:289 D.6083 ] [289])
        (nil)))
(call_insn/i 1298 1297 1299 87 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:373 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1299 1298 1300 87 (set (reg:SI 0 ax [orig:290 D.6079 ] [290])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:373 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1300 1299 1301 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:290 D.6079 ] [290])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:373 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:290 D.6079 ] [290])
        (nil)))
(jump_insn 1301 1300 1302 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1307)
            (pc))) sim2fitman_com_line.cpp:373 612 {*jcc_1}
     (nil)
 -> 1307)
;;  succ:       88 (FALLTHRU)
;;              89
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 88, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87 (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 1302 1301 1303 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(call_insn 1303 1302 1304 88 (call (mem:QI (symbol_ref:DI ("_Z13print_versionv") [flags 0x41]  <function_decl 0x7fd9ac7b7700 print_version>) [0 print_version S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:374 656 {*call}
     (nil)
    (nil))
(insn 1304 1303 1305 88 (set (reg:SI 5 di)
        (const_int 0 [0])) sim2fitman_com_line.cpp:375 89 {*movsi_internal}
     (nil))
(call_insn 1305 1304 1306 88 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7fd9ac8d0700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) sim2fitman_com_line.cpp:375 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 1306 1305 1307)
;; basic block 89, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59 705 706
(code_label 1307 1306 1308 89 48 "" [1 uses])
(note 1308 1307 1309 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 1309 1308 1310 89 (set (reg/f:DI 0 ax [705])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [0 arg_read+0 S8 A64])) sim2fitman_com_line.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 1310 1309 1311 89 (set (reg:SI 1 dx [706])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:379 89 {*movsi_internal}
     (nil))
(insn 1311 1310 1312 89 (set (mem:SI (reg/f:DI 0 ax [705]) [0 *arg_read_305(D)+0 S4 A32])
        (reg:SI 1 dx [706])) sim2fitman_com_line.cpp:379 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [706])
        (expr_list:REG_DEAD (reg/f:DI 0 ax [705])
            (nil))))
(insn 1312 1311 1784 89 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -2 [0xfffffffffffffffe])) sim2fitman_com_line.cpp:380 89 {*movsi_internal}
     (nil))
(jump_insn 1784 1312 1785 89 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:380 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1785 1784 1315)
;; basic block 90, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%] 
;;              9 [100.0%] 
;;              28 [100.0%] 
;;              35 [100.0%] 
;;              39 [100.0%] 
;;              44 [100.0%] 
;;              50 [100.0%] 
;;              55 [100.0%] 
;;              58 [100.0%] 
;;              60 [100.0%] 
;;              62 [100.0%] 
;;              64 [100.0%] 
;;              66 [100.0%] 
;;              70 [100.0%] 
;;              74 [100.0%] 
;;              78 [100.0%] 
;;              82 [100.0%] 
;;              86 [100.0%] 
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1315 1785 1316 90 8 "" [18 uses])
(note 1316 1315 1317 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 1317 1316 1318 90 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:384 273 {*addsi_1}
     (nil))
;;  succ:       91 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 91, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       90 (FALLTHRU,DFS_BACK)
;;              5 [100.0%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 707
(code_label 1318 1317 1319 91 4 "" [1 uses])
(note 1319 1318 1321 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 1321 1319 1322 91 (set (reg:SI 0 ax [707])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 argc_counter+0 S4 A32])) sim2fitman_com_line.cpp:102 89 {*movsi_internal}
     (nil))
(insn 1322 1321 1323 91 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [707])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -860 [0xfffffffffffffca4])) [0 argc+0 S4 A32]))) sim2fitman_com_line.cpp:102 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [707])
        (nil)))
(jump_insn 1323 1322 1324 91 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1320)
            (pc))) sim2fitman_com_line.cpp:102 612 {*jcc_1}
     (nil)
 -> 1320)
;;  succ:       6
;;              92 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 92, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91 (FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1324 1323 1325 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 1325 1324 1326 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_com_line.cpp:391 7 {*cmpsi_1}
     (nil))
(jump_insn 1326 1325 1327 92 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1374)
            (pc))) sim2fitman_com_line.cpp:391 612 {*jcc_1}
     (nil)
 -> 1374)
;;  succ:       93 (FALLTHRU)
;;              102
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 93, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1327 1326 1328 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 1328 1327 1329 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:393 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1329 1328 1330 93 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1333)
            (pc))) sim2fitman_com_line.cpp:393 612 {*jcc_1}
     (nil)
 -> 1333)
;;  succ:       95
;;              94 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 94, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1330 1329 1331 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 1331 1330 1332 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:393 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1332 1331 1333 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1338)
            (pc))) sim2fitman_com_line.cpp:393 612 {*jcc_1}
     (nil)
 -> 1338)
;;  succ:       95 (FALLTHRU)
;;              96
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 95, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93
;;              94 (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 1333 1332 1334 95 51 "" [1 uses])
(note 1334 1333 1335 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 1335 1334 1786 95 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -12 [0xfffffffffffffff4])) sim2fitman_com_line.cpp:395 89 {*movsi_internal}
     (nil))
(jump_insn 1786 1335 1787 95 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:395 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1787 1786 1338)
;; basic block 96, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 404 708
(code_label 1338 1787 1339 96 52 "" [1 uses])
(note 1339 1338 1340 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 1340 1339 1341 96 (set (reg:QI 0 ax [708])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])) sim2fitman_com_line.cpp:396 91 {*movqi_internal}
     (nil))
(insn 1341 1340 1342 96 (parallel [
            (set (reg:QI 0 ax [orig:404 D.6086 ] [404])
                (xor:QI (reg:QI 0 ax [708])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:396 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [708])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -797 [0xfffffffffffffce3])) [0 ir_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1342 1341 1343 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:404 D.6086 ] [404])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:396 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:404 D.6086 ] [404])
        (nil)))
(jump_insn 1343 1342 1344 96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1359)
            (pc))) sim2fitman_com_line.cpp:396 612 {*jcc_1}
     (nil)
 -> 1359)
;;  succ:       97 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 97, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       96 (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 405 709
(note 1344 1343 1345 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 1345 1344 1346 97 (set (reg:QI 0 ax [709])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])) sim2fitman_com_line.cpp:396 91 {*movqi_internal}
     (nil))
(insn 1346 1345 1347 97 (parallel [
            (set (reg:QI 0 ax [orig:405 D.6086 ] [405])
                (xor:QI (reg:QI 0 ax [709])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:396 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [709])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -796 [0xfffffffffffffce4])) [0 irn_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1347 1346 1348 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:405 D.6086 ] [405])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:396 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:405 D.6086 ] [405])
        (nil)))
(jump_insn 1348 1347 1349 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1359)
            (pc))) sim2fitman_com_line.cpp:396 612 {*jcc_1}
     (nil)
 -> 1359)
;;  succ:       98 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 98, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       97 (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 406 407 710
(note 1349 1348 1350 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 1350 1349 1351 98 (set (reg/f:DI 0 ax [710])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:396 87 {*movdi_internal_rex64}
     (nil))
(insn 1351 1350 1352 98 (set (reg:QI 0 ax [orig:406 D.6086 ] [406])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [710])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:396 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [710])
        (nil)))
(insn 1352 1351 1353 98 (parallel [
            (set (reg:QI 0 ax [orig:407 D.6086 ] [407])
                (xor:QI (reg:QI 0 ax [orig:406 D.6086 ] [406])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:396 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:406 D.6086 ] [406])
        (nil)))
(insn 1353 1352 1354 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:407 D.6086 ] [407])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:396 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:407 D.6086 ] [407])
        (nil)))
(jump_insn 1354 1353 1355 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1359)
            (pc))) sim2fitman_com_line.cpp:396 612 {*jcc_1}
     (nil)
 -> 1359)
;;  succ:       99 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 99, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 98, next block 100, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       98 (FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1355 1354 1356 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 1356 1355 1788 99 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -6 [0xfffffffffffffffa])) sim2fitman_com_line.cpp:398 89 {*movsi_internal}
     (nil))
(jump_insn 1788 1356 1789 99 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:398 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1789 1788 1359)
;; basic block 100, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 99, next block 101, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       96
;;              97
;;              98
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 408 711 712 713
(code_label 1359 1789 1360 100 53 "" [3 uses])
(note 1360 1359 1361 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 1361 1360 1362 100 (parallel [
            (set (reg:DI 0 ax [711])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:399 274 {*adddi_1}
     (nil))
(insn 1362 1361 1363 100 (parallel [
            (set (reg:DI 1 dx [712])
                (plus:DI (reg:DI 0 ax [711])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:399 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 0 ax [711])
        (nil)))
(insn 1363 1362 1364 100 (parallel [
            (set (reg:DI 0 ax [713])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:399 274 {*adddi_1}
     (nil))
(insn 1364 1363 1365 100 (set (reg:DI 4 si)
        (reg:DI 1 dx [712])) sim2fitman_com_line.cpp:399 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [712])
        (nil)))
(insn 1365 1364 1366 100 (set (reg:DI 5 di)
        (reg:DI 0 ax [713])) sim2fitman_com_line.cpp:399 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [713])
        (nil)))
(call_insn/i 1366 1365 1367 100 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:399 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1367 1366 1368 100 (set (reg:SI 0 ax [orig:408 D.6079 ] [408])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:399 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1368 1367 1369 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:408 D.6079 ] [408])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:399 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:408 D.6079 ] [408])
        (nil)))
(jump_insn 1369 1368 1370 100 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1534)
            (pc))) sim2fitman_com_line.cpp:399 612 {*jcc_1}
     (nil)
 -> 1534)
;;  succ:       101 (FALLTHRU)
;;              135
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 101, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 100, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 (FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1370 1369 1371 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 1371 1370 1790 101 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -17 [0xffffffffffffffef])) sim2fitman_com_line.cpp:401 89 {*movsi_internal}
     (nil))
(jump_insn 1790 1371 1791 101 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:401 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1791 1790 1374)
;; basic block 102, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1374 1791 1375 102 50 "" [1 uses])
(note 1375 1374 1376 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 1376 1375 1377 102 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_com_line.cpp:407 7 {*cmpsi_1}
     (nil))
(jump_insn 1377 1376 1378 102 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1488)
            (pc))) sim2fitman_com_line.cpp:407 612 {*jcc_1}
     (nil)
 -> 1488)
;;  succ:       103 (FALLTHRU)
;;              125
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 103, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102 (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 409 714
(note 1378 1377 1379 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 1379 1378 1380 103 (set (reg:QI 0 ax [714])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])) sim2fitman_com_line.cpp:409 91 {*movqi_internal}
     (nil))
(insn 1380 1379 1381 103 (parallel [
            (set (reg:QI 0 ax [orig:409 D.6086 ] [409])
                (xor:QI (reg:QI 0 ax [714])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:409 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [714])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -797 [0xfffffffffffffce3])) [0 ir_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1381 1380 1382 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:409 D.6086 ] [409])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:409 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:409 D.6086 ] [409])
        (nil)))
(jump_insn 1382 1381 1383 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1446)
            (pc))) sim2fitman_com_line.cpp:409 612 {*jcc_1}
     (nil)
 -> 1446)
;;  succ:       104 (FALLTHRU)
;;              117
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 104, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 103, next block 105, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 (FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 410 715
(note 1383 1382 1384 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 1384 1383 1385 104 (set (reg:QI 0 ax [715])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])) sim2fitman_com_line.cpp:409 91 {*movqi_internal}
     (nil))
(insn 1385 1384 1386 104 (parallel [
            (set (reg:QI 0 ax [orig:410 D.6086 ] [410])
                (xor:QI (reg:QI 0 ax [715])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:409 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [715])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -796 [0xfffffffffffffce4])) [0 irn_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1386 1385 1387 104 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:410 D.6086 ] [410])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:409 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:410 D.6086 ] [410])
        (nil)))
(jump_insn 1387 1386 1388 104 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1446)
            (pc))) sim2fitman_com_line.cpp:409 612 {*jcc_1}
     (nil)
 -> 1446)
;;  succ:       105 (FALLTHRU)
;;              117
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 105, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 104, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       104 (FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 411 412 716
(note 1388 1387 1389 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 1389 1388 1390 105 (set (reg/f:DI 0 ax [716])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:409 87 {*movdi_internal_rex64}
     (nil))
(insn 1390 1389 1391 105 (set (reg:QI 0 ax [orig:411 D.6086 ] [411])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [716])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:409 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [716])
        (nil)))
(insn 1391 1390 1392 105 (parallel [
            (set (reg:QI 0 ax [orig:412 D.6086 ] [412])
                (xor:QI (reg:QI 0 ax [orig:411 D.6086 ] [411])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:409 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:411 D.6086 ] [411])
        (nil)))
(insn 1392 1391 1393 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:412 D.6086 ] [412])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:409 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:412 D.6086 ] [412])
        (nil)))
(jump_insn 1393 1392 1394 105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1446)
            (pc))) sim2fitman_com_line.cpp:409 612 {*jcc_1}
     (nil)
 -> 1446)
;;  succ:       106 (FALLTHRU)
;;              117
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 106, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 105, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       105 (FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 413 717 718
(note 1394 1393 1395 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 1395 1394 1396 106 (set (reg/f:DI 0 ax [717])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 fid+0 S8 A64])) sim2fitman_com_line.cpp:411 87 {*movdi_internal_rex64}
     (nil))
(insn 1396 1395 1397 106 (set (mem:SI (reg/f:DI 0 ax [717]) [0 *fid_92(D)+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:411 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [717])
        (nil)))
(insn 1397 1396 1398 106 (set (reg:QI 0 ax [718])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])) sim2fitman_com_line.cpp:412 91 {*movqi_internal}
     (nil))
(insn 1398 1397 1399 106 (parallel [
            (set (reg:QI 0 ax [orig:413 D.6086 ] [413])
                (xor:QI (reg:QI 0 ax [718])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:412 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [718])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -801 [0xfffffffffffffcdf])) [0 ioption_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1399 1398 1400 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:413 D.6086 ] [413])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:412 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:413 D.6086 ] [413])
        (nil)))
(jump_insn 1400 1399 1401 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1410)
            (pc))) sim2fitman_com_line.cpp:412 612 {*jcc_1}
     (nil)
 -> 1410)
;;  succ:       107 (FALLTHRU)
;;              109
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 107, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       106 (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1401 1400 1402 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 1402 1401 1403 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:412 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1403 1402 1404 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1410)
            (pc))) sim2fitman_com_line.cpp:412 612 {*jcc_1}
     (nil)
 -> 1410)
;;  succ:       108 (FALLTHRU)
;;              109
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 108, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 1404 1403 1405 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 1405 1404 1406 108 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -814 [0xfffffffffffffcd2])) [0 only_unsuppressed+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:414 91 {*movqi_internal}
     (nil))
(insn 1406 1405 1407 108 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fd9ac436ed8 *.LC25>)) sim2fitman_com_line.cpp:415 87 {*movdi_internal_rex64}
     (nil))
(call_insn 1407 1406 1792 108 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd9ac8b7700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:415 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1792 1407 1793 108 (set (pc)
        (label_ref 1442)) sim2fitman_com_line.cpp:415 650 {jump}
     (nil)
 -> 1442)
;;  succ:       116 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1793 1792 1410)
;; basic block 109, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       106
;;              107
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1410 1793 1411 109 57 "" [2 uses])
(note 1411 1410 1412 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 1412 1411 1413 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -817 [0xfffffffffffffccf])) [0 ioption_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:416 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1413 1412 1414 109 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1425)
            (pc))) sim2fitman_com_line.cpp:416 612 {*jcc_1}
     (nil)
 -> 1425)
;;  succ:       110 (FALLTHRU)
;;              112
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 110, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 414 719
(note 1414 1413 1415 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 1415 1414 1416 110 (set (reg:QI 0 ax [719])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 roption_set+0 S1 A8])) sim2fitman_com_line.cpp:416 91 {*movqi_internal}
     (nil))
(insn 1416 1415 1417 110 (parallel [
            (set (reg:QI 0 ax [orig:414 D.6086 ] [414])
                (xor:QI (reg:QI 0 ax [719])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:416 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [719])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -800 [0xfffffffffffffce0])) [0 roption_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1417 1416 1418 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:414 D.6086 ] [414])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:416 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:414 D.6086 ] [414])
        (nil)))
(jump_insn 1418 1417 1419 110 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1425)
            (pc))) sim2fitman_com_line.cpp:416 612 {*jcc_1}
     (nil)
 -> 1425)
;;  succ:       111 (FALLTHRU)
;;              112
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 111, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 110, next block 112, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       110 (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 1419 1418 1420 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 1420 1419 1421 111 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -815 [0xfffffffffffffcd1])) [0 only_suppressed+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:418 91 {*movqi_internal}
     (nil))
(insn 1421 1420 1422 111 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7fd9ac478000 *.LC26>)) sim2fitman_com_line.cpp:419 87 {*movdi_internal_rex64}
     (nil))
(call_insn 1422 1421 1794 111 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fd9ac8b7700 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:419 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(jump_insn 1794 1422 1795 111 (set (pc)
        (label_ref 1442)) sim2fitman_com_line.cpp:419 650 {jump}
     (nil)
 -> 1442)
;;  succ:       116 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1795 1794 1425)
;; basic block 112, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 111, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109
;;              110
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 415
(code_label 1425 1795 1426 112 59 "" [2 uses])
(note 1426 1425 1427 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(call_insn 1427 1426 1428 112 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12cond_exit_23v") [flags 0x41]  <function_decl 0x7fd9ac7bf000 cond_exit_23>) [0 cond_exit_23 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:422 663 {*call_value}
     (nil)
    (nil))
(insn 1428 1427 1429 112 (set (reg:SI 0 ax [orig:415 D.6079 ] [415])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:422 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1429 1428 1430 112 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -796 [0xfffffffffffffce4])) [0 s_u_out+0 S4 A32])
        (reg:SI 0 ax [orig:415 D.6079 ] [415])) sim2fitman_com_line.cpp:422 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:415 D.6079 ] [415])
        (nil)))
(insn 1430 1429 1431 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -796 [0xfffffffffffffce4])) [0 s_u_out+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_com_line.cpp:423 7 {*cmpsi_1}
     (nil))
(jump_insn 1431 1430 1432 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1436)
            (pc))) sim2fitman_com_line.cpp:423 612 {*jcc_1}
     (nil)
 -> 1436)
;;  succ:       113 (FALLTHRU)
;;              114
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 113, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 112, next block 114, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112 (FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 1432 1431 1433 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 1433 1432 1796 113 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -815 [0xfffffffffffffcd1])) [0 only_suppressed+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:424 91 {*movqi_internal}
     (nil))
(jump_insn 1796 1433 1797 113 (set (pc)
        (label_ref 1442)) 650 {jump}
     (nil)
 -> 1442)
;;  succ:       116 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1797 1796 1436)
;; basic block 114, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 113, next block 115, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1436 1797 1437 114 60 "" [1 uses])
(note 1437 1436 1438 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 1438 1437 1439 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -796 [0xfffffffffffffce4])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_com_line.cpp:425 7 {*cmpsi_1}
     (nil))
(jump_insn 1439 1438 1440 114 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1442)
            (pc))) sim2fitman_com_line.cpp:425 612 {*jcc_1}
     (nil)
 -> 1442)
;;  succ:       115 (FALLTHRU)
;;              116
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 115, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 114, next block 116, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       114 (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 1440 1439 1441 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 1441 1440 1442 115 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -814 [0xfffffffffffffcd2])) [0 only_unsuppressed+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:426 91 {*movqi_internal}
     (nil))
;;  succ:       116 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 116, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 115, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       115 (FALLTHRU)
;;              108 [100.0%] 
;;              111 [100.0%] 
;;              114
;;              113 [100.0%] 
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 1442 1441 1443 116 58 "" [4 uses])
(note 1443 1442 1703 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 1703 1443 1798 116 (const_int 0 [0]) sim2fitman_com_line.cpp:412 676 {nop}
     (nil))
(jump_insn 1798 1703 1799 116 (set (pc)
        (label_ref 1534)) sim2fitman_com_line.cpp:412 650 {jump}
     (nil)
 -> 1534)
;;  succ:       135 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1799 1798 1446)
;; basic block 117, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 116, next block 118, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103
;;              104
;;              105
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 416 720
(code_label 1446 1799 1447 117 56 "" [3 uses])
(note 1447 1446 1448 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 1448 1447 1449 117 (set (reg:QI 0 ax [720])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])) sim2fitman_com_line.cpp:432 91 {*movqi_internal}
     (nil))
(insn 1449 1448 1450 117 (parallel [
            (set (reg:QI 0 ax [orig:416 D.6086 ] [416])
                (xor:QI (reg:QI 0 ax [720])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:432 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [720])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -797 [0xfffffffffffffce3])) [0 ir_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1450 1449 1451 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:416 D.6086 ] [416])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:432 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:416 D.6086 ] [416])
        (nil)))
(jump_insn 1451 1450 1452 117 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1466)
            (pc))) sim2fitman_com_line.cpp:432 612 {*jcc_1}
     (nil)
 -> 1466)
;;  succ:       118 (FALLTHRU)
;;              121
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 118, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       117 (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 417 721
(note 1452 1451 1453 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 1453 1452 1454 118 (set (reg:QI 0 ax [721])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])) sim2fitman_com_line.cpp:432 91 {*movqi_internal}
     (nil))
(insn 1454 1453 1455 118 (parallel [
            (set (reg:QI 0 ax [orig:417 D.6086 ] [417])
                (xor:QI (reg:QI 0 ax [721])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:432 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [721])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -796 [0xfffffffffffffce4])) [0 irn_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1455 1454 1456 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:417 D.6086 ] [417])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:432 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:417 D.6086 ] [417])
        (nil)))
(jump_insn 1456 1455 1457 118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1466)
            (pc))) sim2fitman_com_line.cpp:432 612 {*jcc_1}
     (nil)
 -> 1466)
;;  succ:       119 (FALLTHRU)
;;              121
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 119, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       118 (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 418 722
(note 1457 1456 1458 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 1458 1457 1459 119 (set (reg/f:DI 0 ax [722])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:432 87 {*movdi_internal_rex64}
     (nil))
(insn 1459 1458 1460 119 (set (reg:QI 0 ax [orig:418 D.6086 ] [418])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [722])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:432 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [722])
        (nil)))
(insn 1460 1459 1461 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:418 D.6086 ] [418])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:432 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:418 D.6086 ] [418])
        (nil)))
(jump_insn 1461 1460 1462 119 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1466)
            (pc))) sim2fitman_com_line.cpp:432 612 {*jcc_1}
     (nil)
 -> 1466)
;;  succ:       120 (FALLTHRU)
;;              121
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 120, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       119 (FALLTHRU)
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1462 1461 1463 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 1463 1462 1800 120 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -4 [0xfffffffffffffffc])) sim2fitman_com_line.cpp:434 89 {*movsi_internal}
     (nil))
(jump_insn 1800 1463 1801 120 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:434 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1801 1800 1466)
;; basic block 121, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       117
;;              118
;;              119
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1466 1801 1467 121 62 "" [3 uses])
(note 1467 1466 1468 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 1468 1467 1469 121 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:435 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1469 1468 1470 121 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1473)
            (pc))) sim2fitman_com_line.cpp:435 612 {*jcc_1}
     (nil)
 -> 1473)
;;  succ:       123
;;              122 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 122, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121 (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1470 1469 1471 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 1471 1470 1472 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:435 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1472 1471 1473 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1534)
            (pc))) sim2fitman_com_line.cpp:435 612 {*jcc_1}
     (nil)
 -> 1534)
;;  succ:       123 (FALLTHRU)
;;              135
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 123, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121
;;              122 (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 419 420 723
(code_label 1473 1472 1474 123 63 "" [1 uses])
(note 1474 1473 1475 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1475 1474 1476 123 (set (reg/f:DI 0 ax [723])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:435 87 {*movdi_internal_rex64}
     (nil))
(insn 1476 1475 1477 123 (set (reg:QI 0 ax [orig:419 D.6086 ] [419])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [723])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:435 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [723])
        (nil)))
(insn 1477 1476 1478 123 (parallel [
            (set (reg:QI 0 ax [orig:420 D.6086 ] [420])
                (xor:QI (reg:QI 0 ax [orig:419 D.6086 ] [419])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:435 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:419 D.6086 ] [419])
        (nil)))
(insn 1478 1477 1479 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:420 D.6086 ] [420])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:435 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:420 D.6086 ] [420])
        (nil)))
(jump_insn 1479 1478 1480 123 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1534)
            (pc))) sim2fitman_com_line.cpp:435 612 {*jcc_1}
     (nil)
 -> 1534)
;;  succ:       124 (FALLTHRU)
;;              135
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 124, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       123 (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1480 1479 1481 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 1481 1480 1802 124 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -6 [0xfffffffffffffffa])) sim2fitman_com_line.cpp:437 89 {*movsi_internal}
     (nil))
(jump_insn 1802 1481 1803 124 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:437 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1803 1802 1488)
;; basic block 125, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1488 1803 1489 125 55 "" [1 uses])
(note 1489 1488 1490 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 1490 1489 1491 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_com_line.cpp:442 7 {*cmpsi_1}
     (nil))
(jump_insn 1491 1490 1492 125 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1534)
            (pc))) sim2fitman_com_line.cpp:442 612 {*jcc_1}
     (nil)
 -> 1534)
;;  succ:       126 (FALLTHRU)
;;              135
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 126, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 125, next block 127, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125 (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 421 724
(note 1492 1491 1493 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 1493 1492 1494 126 (set (reg:QI 0 ax [724])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])) sim2fitman_com_line.cpp:444 91 {*movqi_internal}
     (nil))
(insn 1494 1493 1495 126 (parallel [
            (set (reg:QI 0 ax [orig:421 D.6086 ] [421])
                (xor:QI (reg:QI 0 ax [724])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:444 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [724])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -797 [0xfffffffffffffce3])) [0 ir_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1495 1494 1496 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:421 D.6086 ] [421])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:444 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:421 D.6086 ] [421])
        (nil)))
(jump_insn 1496 1495 1497 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1511)
            (pc))) sim2fitman_com_line.cpp:444 612 {*jcc_1}
     (nil)
 -> 1511)
;;  succ:       127 (FALLTHRU)
;;              130
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 127, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 126, next block 128, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       126 (FALLTHRU)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 422 725
(note 1497 1496 1498 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1498 1497 1499 127 (set (reg:QI 0 ax [725])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])) sim2fitman_com_line.cpp:444 91 {*movqi_internal}
     (nil))
(insn 1499 1498 1500 127 (parallel [
            (set (reg:QI 0 ax [orig:422 D.6086 ] [422])
                (xor:QI (reg:QI 0 ax [725])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:444 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [725])
        (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                        (const_int -796 [0xfffffffffffffce4])) [0 irn_set+0 S1 A8])
                (const_int 1 [0x1]))
            (nil))))
(insn 1500 1499 1501 127 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:422 D.6086 ] [422])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:444 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:422 D.6086 ] [422])
        (nil)))
(jump_insn 1501 1500 1502 127 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1511)
            (pc))) sim2fitman_com_line.cpp:444 612 {*jcc_1}
     (nil)
 -> 1511)
;;  succ:       128 (FALLTHRU)
;;              130
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 128, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127 (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 423 726
(note 1502 1501 1503 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 1503 1502 1504 128 (set (reg/f:DI 0 ax [726])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:444 87 {*movdi_internal_rex64}
     (nil))
(insn 1504 1503 1505 128 (set (reg:QI 0 ax [orig:423 D.6086 ] [423])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [726])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:444 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [726])
        (nil)))
(insn 1505 1504 1506 128 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:423 D.6086 ] [423])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:444 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:423 D.6086 ] [423])
        (nil)))
(jump_insn 1506 1505 1507 128 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1511)
            (pc))) sim2fitman_com_line.cpp:444 612 {*jcc_1}
     (nil)
 -> 1511)
;;  succ:       129 (FALLTHRU)
;;              130
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 129, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 128, next block 130, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       128 (FALLTHRU)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1507 1506 1508 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 1508 1507 1804 129 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -13 [0xfffffffffffffff3])) sim2fitman_com_line.cpp:446 89 {*movsi_internal}
     (nil))
(jump_insn 1804 1508 1805 129 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:446 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1805 1804 1511)
;; basic block 130, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       126
;;              127
;;              128
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1511 1805 1512 130 64 "" [3 uses])
(note 1512 1511 1513 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 1513 1512 1514 130 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -813 [0xfffffffffffffcd3])) [0 ir_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:447 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1514 1513 1515 130 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1518)
            (pc))) sim2fitman_com_line.cpp:447 612 {*jcc_1}
     (nil)
 -> 1518)
;;  succ:       132
;;              131 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 131, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 130, next block 132, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130 (FALLTHRU)
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 1515 1514 1516 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 1516 1515 1517 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -812 [0xfffffffffffffcd4])) [0 irn_set+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:447 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1517 1516 1518 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1529)
            (pc))) sim2fitman_com_line.cpp:447 612 {*jcc_1}
     (nil)
 -> 1529)
;;  succ:       132 (FALLTHRU)
;;              134
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 132, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 131, next block 133, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130
;;              131 (FALLTHRU)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 424 425 727
(code_label 1518 1517 1519 132 65 "" [1 uses])
(note 1519 1518 1520 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 1520 1519 1521 132 (set (reg/f:DI 0 ax [727])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:447 87 {*movdi_internal_rex64}
     (nil))
(insn 1521 1520 1522 132 (set (reg:QI 0 ax [orig:424 D.6086 ] [424])
        (mem/j:QI (plus:DI (reg/f:DI 0 ax [727])
                (const_int 72 [0x48])) [0 preprocess_34(D)->ecc_present+0 S1 A32])) sim2fitman_com_line.cpp:447 91 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [727])
        (nil)))
(insn 1522 1521 1523 132 (parallel [
            (set (reg:QI 0 ax [orig:425 D.6086 ] [425])
                (xor:QI (reg:QI 0 ax [orig:424 D.6086 ] [424])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:447 417 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:424 D.6086 ] [424])
        (nil)))
(insn 1523 1522 1524 132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:425 D.6086 ] [425])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:447 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 0 ax [orig:425 D.6086 ] [425])
        (nil)))
(jump_insn 1524 1523 1525 132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1529)
            (pc))) sim2fitman_com_line.cpp:447 612 {*jcc_1}
     (nil)
 -> 1529)
;;  succ:       133 (FALLTHRU)
;;              134
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 133, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 132, next block 134, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       132 (FALLTHRU)
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1525 1524 1526 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 1526 1525 1806 133 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -6 [0xfffffffffffffffa])) sim2fitman_com_line.cpp:449 89 {*movsi_internal}
     (nil))
(jump_insn 1806 1526 1807 133 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:449 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1807 1806 1529)
;; basic block 134, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 133, next block 135, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       131
;;              132
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 1529 1807 1530 134 66 "" [2 uses])
(note 1530 1529 1531 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 1531 1530 1808 134 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -4 [0xfffffffffffffffc])) sim2fitman_com_line.cpp:452 89 {*movsi_internal}
     (nil))
(jump_insn 1808 1531 1809 134 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:452 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1809 1808 1534)
;; basic block 135, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 134, next block 136, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100
;;              123
;;              125
;;              122
;;              116 [100.0%] 
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1534 1809 1535 135 54 "" [5 uses])
(note 1535 1534 1536 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 1536 1535 1537 135 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:456 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1537 1536 1538 135 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1643)
            (pc))) sim2fitman_com_line.cpp:456 612 {*jcc_1}
     (nil)
 -> 1643)
;;  succ:       136 (FALLTHRU)
;;              141
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 136, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 135, next block 137, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       135 (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 426 427 428 728 729 730 731
(note 1538 1537 1539 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 1539 1538 1540 136 (set (reg/f:DI 0 ax [orig:426 D.6085 ] [426])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:459 87 {*movdi_internal_rex64}
     (nil))
(insn 1540 1539 1541 136 (parallel [
            (set (reg:DI 1 dx [728])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:459 274 {*adddi_1}
     (nil))
(insn 1541 1540 1542 136 (set (reg:DI 4 si)
        (reg:DI 1 dx [728])) sim2fitman_com_line.cpp:459 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [728])
        (nil)))
(insn 1542 1541 1543 136 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:426 D.6085 ] [426])) sim2fitman_com_line.cpp:459 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:426 D.6085 ] [426])
        (nil)))
(call_insn 1543 1542 1544 136 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:459 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1544 1543 1545 136 (set (reg/f:DI 0 ax [729])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 procpar_info+0 S8 A64])) sim2fitman_com_line.cpp:461 87 {*movdi_internal_rex64}
     (nil))
(insn 1545 1544 1546 136 (parallel [
            (set (reg/f:DI 1 dx [orig:427 D.6091 ] [427])
                (plus:DI (reg/f:DI 0 ax [729])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:461 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [729])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -840 [0xfffffffffffffcb8])) [0 procpar_info+0 S8 A64])
                (const_int 60 [0x3c]))
            (nil))))
(insn 1546 1545 1547 136 (parallel [
            (set (reg:DI 0 ax [730])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:461 274 {*adddi_1}
     (nil))
(insn 1547 1546 1548 136 (set (reg:DI 4 si)
        (reg:DI 0 ax [730])) sim2fitman_com_line.cpp:461 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [730])
        (nil)))
(insn 1548 1547 1549 136 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:427 D.6091 ] [427])) sim2fitman_com_line.cpp:461 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:427 D.6091 ] [427])
        (nil)))
(call_insn 1549 1548 1550 136 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:461 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1550 1549 1551 136 (set (reg/f:DI 0 ax [731])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 preprocess+0 S8 A64])) sim2fitman_com_line.cpp:463 87 {*movdi_internal_rex64}
     (nil))
(insn 1551 1550 1552 136 (set (reg:SI 0 ax [orig:428 D.6079 ] [428])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [731])
                (const_int 56 [0x38])) [0 preprocess_34(D)->input_file_type+0 S4 A32])) sim2fitman_com_line.cpp:463 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [731])
        (nil)))
(insn 1552 1551 1553 136 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:428 D.6079 ] [428])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:463 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:428 D.6079 ] [428])
        (nil)))
(jump_insn 1553 1552 1554 136 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1561)
            (pc))) sim2fitman_com_line.cpp:463 612 {*jcc_1}
     (nil)
 -> 1561)
;;  succ:       137 (FALLTHRU)
;;              138
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 137, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 136, next block 138, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       136 (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 429 732 733
(note 1554 1553 1555 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 1555 1554 1556 137 (set (reg/f:DI 0 ax [732])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:464 87 {*movdi_internal_rex64}
     (nil))
(insn 1556 1555 1557 137 (parallel [
            (set (reg/f:DI 1 dx [orig:429 D.6085 ] [429])
                (plus:DI (reg/f:DI 0 ax [732])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:464 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [732])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 1024 [0x400]))
            (nil))))
(insn 1557 1556 1558 137 (parallel [
            (set (reg:DI 0 ax [733])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:464 274 {*adddi_1}
     (nil))
(insn 1558 1557 1559 137 (set (reg:DI 4 si)
        (reg:DI 0 ax [733])) sim2fitman_com_line.cpp:464 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax [733])
        (nil)))
(insn 1559 1558 1560 137 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:429 D.6085 ] [429])) sim2fitman_com_line.cpp:464 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:429 D.6085 ] [429])
        (nil)))
(call_insn 1560 1559 1561 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:464 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
;;  succ:       138 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 138, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 137, next block 139, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       136
;;              137 (FALLTHRU)
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1561 1560 1562 138 68 "" [1 uses])
(note 1562 1561 1563 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 1563 1562 1564 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 num_filenames+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_com_line.cpp:467 7 {*cmpsi_1}
     (nil))
(jump_insn 1564 1563 1565 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1603)
            (pc))) sim2fitman_com_line.cpp:467 612 {*jcc_1}
     (nil)
 -> 1603)
;;  succ:       139 (FALLTHRU)
;;              140
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 139, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 138, next block 140, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138 (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 430 431 432 433 434 435 436 437 438 734 735 736 737 738 739 740 741 742 743 744
(note 1565 1564 1566 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 1566 1565 1567 139 (set (reg/f:DI 0 ax [orig:430 D.6085 ] [430])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 1567 1566 1568 139 (set (reg/f:DI 1 dx [734])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:471 87 {*movdi_internal_rex64}
     (nil))
(insn 1568 1567 1569 139 (parallel [
            (set (reg/f:DI 1 dx [orig:431 D.6085 ] [431])
                (plus:DI (reg/f:DI 1 dx [734])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:471 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [734])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 256 [0x100]))
            (nil))))
(insn 1569 1568 1570 139 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:430 D.6085 ] [430])) sim2fitman_com_line.cpp:471 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:430 D.6085 ] [430])
        (nil)))
(insn 1570 1569 1571 139 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:431 D.6085 ] [431])) sim2fitman_com_line.cpp:471 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:431 D.6085 ] [431])
        (nil)))
(call_insn 1571 1570 1572 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:471 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1572 1571 1573 139 (set (reg/f:DI 0 ax [735])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:473 87 {*movdi_internal_rex64}
     (nil))
(insn 1573 1572 1574 139 (parallel [
            (set (reg/f:DI 1 dx [orig:432 D.6085 ] [432])
                (plus:DI (reg/f:DI 0 ax [735])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:473 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [735])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 1024 [0x400]))
            (nil))))
(insn 1574 1573 1575 139 (set (reg/f:DI 0 ax [736])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:473 87 {*movdi_internal_rex64}
     (nil))
(insn 1575 1574 1576 139 (parallel [
            (set (reg/f:DI 0 ax [orig:433 D.6085 ] [433])
                (plus:DI (reg/f:DI 0 ax [736])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:473 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [736])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 1280 [0x500]))
            (nil))))
(insn 1576 1575 1577 139 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:432 D.6085 ] [432])) sim2fitman_com_line.cpp:473 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:432 D.6085 ] [432])
        (nil)))
(insn 1577 1576 1578 139 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:433 D.6085 ] [433])) sim2fitman_com_line.cpp:473 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:433 D.6085 ] [433])
        (nil)))
(call_insn 1578 1577 1579 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:473 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1579 1578 1580 139 (set (reg/f:DI 0 ax [737])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 procpar_info+0 S8 A64])) sim2fitman_com_line.cpp:475 87 {*movdi_internal_rex64}
     (nil))
(insn 1580 1579 1581 139 (parallel [
            (set (reg/f:DI 1 dx [orig:434 D.6091 ] [434])
                (plus:DI (reg/f:DI 0 ax [737])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:475 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [737])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -840 [0xfffffffffffffcb8])) [0 procpar_info+0 S8 A64])
                (const_int 60 [0x3c]))
            (nil))))
(insn 1581 1580 1582 139 (set (reg/f:DI 0 ax [738])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 procpar_info+0 S8 A64])) sim2fitman_com_line.cpp:475 87 {*movdi_internal_rex64}
     (nil))
(insn 1582 1581 1583 139 (parallel [
            (set (reg/f:DI 0 ax [orig:435 D.6092 ] [435])
                (plus:DI (reg/f:DI 0 ax [738])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:475 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [738])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -840 [0xfffffffffffffcb8])) [0 procpar_info+0 S8 A64])
                (const_int 512 [0x200]))
            (nil))))
(insn 1583 1582 1584 139 (parallel [
            (set (reg/f:DI 0 ax [orig:436 D.6091 ] [436])
                (plus:DI (reg/f:DI 0 ax [orig:435 D.6092 ] [435])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:475 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:435 D.6092 ] [435])
        (nil)))
(insn 1584 1583 1585 139 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:434 D.6091 ] [434])) sim2fitman_com_line.cpp:475 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:434 D.6091 ] [434])
        (nil)))
(insn 1585 1584 1586 139 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:436 D.6091 ] [436])) sim2fitman_com_line.cpp:475 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:436 D.6091 ] [436])
        (nil)))
(call_insn 1586 1585 1587 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:475 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1587 1586 1588 139 (set (reg/f:DI 0 ax [739])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:477 87 {*movdi_internal_rex64}
     (nil))
(insn 1588 1587 1589 139 (parallel [
            (set (reg/f:DI 0 ax [orig:437 D.6085 ] [437])
                (plus:DI (reg/f:DI 0 ax [739])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:477 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [739])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 512 [0x200]))
            (nil))))
(insn 1589 1588 1590 139 (parallel [
            (set (reg:DI 1 dx [740])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:477 274 {*adddi_1}
     (nil))
(insn 1590 1589 1591 139 (parallel [
            (set (reg:DI 1 dx [741])
                (plus:DI (reg:DI 1 dx [740])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:477 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [740])
        (nil)))
(insn 1591 1590 1592 139 (set (reg:DI 4 si)
        (reg:DI 1 dx [741])) sim2fitman_com_line.cpp:477 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [741])
        (nil)))
(insn 1592 1591 1593 139 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:437 D.6085 ] [437])) sim2fitman_com_line.cpp:477 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:437 D.6085 ] [437])
        (nil)))
(call_insn 1593 1592 1594 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:477 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1594 1593 1595 139 (set (reg/f:DI 0 ax [742])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 1595 1594 1596 139 (parallel [
            (set (reg/f:DI 0 ax [orig:438 D.6085 ] [438])
                (plus:DI (reg/f:DI 0 ax [742])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:478 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [742])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 768 [0x300]))
            (nil))))
(insn 1596 1595 1597 139 (parallel [
            (set (reg:DI 1 dx [743])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:478 274 {*adddi_1}
     (nil))
(insn 1597 1596 1598 139 (parallel [
            (set (reg:DI 1 dx [744])
                (plus:DI (reg:DI 1 dx [743])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:478 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [743])
        (nil)))
(insn 1598 1597 1599 139 (set (reg:DI 4 si)
        (reg:DI 1 dx [744])) sim2fitman_com_line.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [744])
        (nil)))
(insn 1599 1598 1600 139 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:438 D.6085 ] [438])) sim2fitman_com_line.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:438 D.6085 ] [438])
        (nil)))
(call_insn 1600 1599 1810 139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(jump_insn 1810 1600 1811 139 (set (pc)
        (label_ref 1643)) 650 {jump}
     (nil)
 -> 1643)
;;  succ:       141 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1811 1810 1603)
;; basic block 140, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 139, next block 141, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 439 440 441 442 443 444 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759
(code_label 1603 1811 1604 140 69 "" [1 uses])
(note 1604 1603 1605 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 1605 1604 1606 140 (set (reg/f:DI 0 ax [745])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:482 87 {*movdi_internal_rex64}
     (nil))
(insn 1606 1605 1607 140 (parallel [
            (set (reg/f:DI 0 ax [orig:439 D.6085 ] [439])
                (plus:DI (reg/f:DI 0 ax [745])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [745])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 256 [0x100]))
            (nil))))
(insn 1607 1606 1608 140 (parallel [
            (set (reg:DI 1 dx [746])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:482 274 {*adddi_1}
     (nil))
(insn 1608 1607 1609 140 (parallel [
            (set (reg:DI 1 dx [747])
                (plus:DI (reg:DI 1 dx [746])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:482 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [746])
        (nil)))
(insn 1609 1608 1610 140 (set (reg:DI 4 si)
        (reg:DI 1 dx [747])) sim2fitman_com_line.cpp:482 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [747])
        (nil)))
(insn 1610 1609 1611 140 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:439 D.6085 ] [439])) sim2fitman_com_line.cpp:482 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:439 D.6085 ] [439])
        (nil)))
(call_insn 1611 1610 1612 140 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:482 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1612 1611 1613 140 (set (reg/f:DI 0 ax [748])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:484 87 {*movdi_internal_rex64}
     (nil))
(insn 1613 1612 1614 140 (parallel [
            (set (reg/f:DI 0 ax [orig:440 D.6085 ] [440])
                (plus:DI (reg/f:DI 0 ax [748])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:484 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [748])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 1280 [0x500]))
            (nil))))
(insn 1614 1613 1615 140 (parallel [
            (set (reg:DI 1 dx [749])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:484 274 {*adddi_1}
     (nil))
(insn 1615 1614 1616 140 (parallel [
            (set (reg:DI 1 dx [750])
                (plus:DI (reg:DI 1 dx [749])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:484 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [749])
        (nil)))
(insn 1616 1615 1617 140 (set (reg:DI 4 si)
        (reg:DI 1 dx [750])) sim2fitman_com_line.cpp:484 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [750])
        (nil)))
(insn 1617 1616 1618 140 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:440 D.6085 ] [440])) sim2fitman_com_line.cpp:484 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:440 D.6085 ] [440])
        (nil)))
(call_insn 1618 1617 1619 140 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:484 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1619 1618 1620 140 (set (reg/f:DI 0 ax [751])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 procpar_info+0 S8 A64])) sim2fitman_com_line.cpp:486 87 {*movdi_internal_rex64}
     (nil))
(insn 1620 1619 1621 140 (parallel [
            (set (reg/f:DI 0 ax [orig:441 D.6092 ] [441])
                (plus:DI (reg/f:DI 0 ax [751])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [751])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -840 [0xfffffffffffffcb8])) [0 procpar_info+0 S8 A64])
                (const_int 512 [0x200]))
            (nil))))
(insn 1621 1620 1622 140 (parallel [
            (set (reg/f:DI 0 ax [orig:442 D.6091 ] [442])
                (plus:DI (reg/f:DI 0 ax [orig:441 D.6092 ] [441])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:441 D.6092 ] [441])
        (nil)))
(insn 1622 1621 1623 140 (parallel [
            (set (reg:DI 1 dx [752])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:486 274 {*adddi_1}
     (nil))
(insn 1623 1622 1624 140 (parallel [
            (set (reg:DI 1 dx [753])
                (plus:DI (reg:DI 1 dx [752])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:486 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [752])
        (nil)))
(insn 1624 1623 1625 140 (set (reg:DI 4 si)
        (reg:DI 1 dx [753])) sim2fitman_com_line.cpp:486 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [753])
        (nil)))
(insn 1625 1624 1626 140 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:442 D.6091 ] [442])) sim2fitman_com_line.cpp:486 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:442 D.6091 ] [442])
        (nil)))
(call_insn 1626 1625 1627 140 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:486 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1627 1626 1628 140 (set (reg/f:DI 0 ax [754])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:488 87 {*movdi_internal_rex64}
     (nil))
(insn 1628 1627 1629 140 (parallel [
            (set (reg/f:DI 0 ax [orig:443 D.6085 ] [443])
                (plus:DI (reg/f:DI 0 ax [754])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:488 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [754])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 512 [0x200]))
            (nil))))
(insn 1629 1628 1630 140 (parallel [
            (set (reg:DI 1 dx [755])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:488 274 {*adddi_1}
     (nil))
(insn 1630 1629 1631 140 (parallel [
            (set (reg:DI 1 dx [756])
                (plus:DI (reg:DI 1 dx [755])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:488 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [755])
        (nil)))
(insn 1631 1630 1632 140 (set (reg:DI 4 si)
        (reg:DI 1 dx [756])) sim2fitman_com_line.cpp:488 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [756])
        (nil)))
(insn 1632 1631 1633 140 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:443 D.6085 ] [443])) sim2fitman_com_line.cpp:488 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:443 D.6085 ] [443])
        (nil)))
(call_insn 1633 1632 1634 140 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:488 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 1634 1633 1635 140 (set (reg/f:DI 0 ax [757])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:489 87 {*movdi_internal_rex64}
     (nil))
(insn 1635 1634 1636 140 (parallel [
            (set (reg/f:DI 0 ax [orig:444 D.6085 ] [444])
                (plus:DI (reg/f:DI 0 ax [757])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:489 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [757])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 768 [0x300]))
            (nil))))
(insn 1636 1635 1637 140 (parallel [
            (set (reg:DI 1 dx [758])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -784 [0xfffffffffffffcf0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:489 274 {*adddi_1}
     (nil))
(insn 1637 1636 1638 140 (parallel [
            (set (reg:DI 1 dx [759])
                (plus:DI (reg:DI 1 dx [758])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:489 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1 dx [758])
        (nil)))
(insn 1638 1637 1639 140 (set (reg:DI 4 si)
        (reg:DI 1 dx [759])) sim2fitman_com_line.cpp:489 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [759])
        (nil)))
(insn 1639 1638 1640 140 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:444 D.6085 ] [444])) sim2fitman_com_line.cpp:489 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:444 D.6085 ] [444])
        (nil)))
(call_insn 1640 1639 1643 140 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7fd9ac8aa400 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:489 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
;;  succ:       141 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 141, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 140, next block 142, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       135
;;              140 (FALLTHRU)
;;              139 [100.0%] 
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 445 446
(code_label 1643 1640 1644 141 67 "" [2 uses])
(note 1644 1643 1645 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 1645 1644 1646 141 (set (reg/f:DI 0 ax [orig:445 D.6085 ] [445])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:494 87 {*movdi_internal_rex64}
     (nil))
(insn 1646 1645 1647 141 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd9ac478098 *.LC27>)) sim2fitman_com_line.cpp:494 87 {*movdi_internal_rex64}
     (nil))
(insn 1647 1646 1648 141 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:445 D.6085 ] [445])) sim2fitman_com_line.cpp:494 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:445 D.6085 ] [445])
        (nil)))
(call_insn/i 1648 1647 1649 141 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:494 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1649 1648 1650 141 (set (reg:SI 0 ax [orig:446 D.6079 ] [446])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:494 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1650 1649 1651 141 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:446 D.6079 ] [446])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:494 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:446 D.6079 ] [446])
        (nil)))
(jump_insn 1651 1650 1652 141 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1656)
            (pc))) sim2fitman_com_line.cpp:494 612 {*jcc_1}
     (nil)
 -> 1656)
;;  succ:       142 (FALLTHRU)
;;              143
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 142, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 141, next block 143, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       141 (FALLTHRU)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1652 1651 1653 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 1653 1652 1812 142 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -3 [0xfffffffffffffffd])) sim2fitman_com_line.cpp:495 89 {*movsi_internal}
     (nil))
(jump_insn 1812 1653 1813 142 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:495 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1813 1812 1656)
;; basic block 143, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 142, next block 144, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       141
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 447 448 760
(code_label 1656 1813 1657 143 71 "" [1 uses])
(note 1657 1656 1658 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 1658 1657 1659 143 (set (reg/f:DI 0 ax [760])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 io_filenames+0 S8 A64])) sim2fitman_com_line.cpp:499 87 {*movdi_internal_rex64}
     (nil))
(insn 1659 1658 1660 143 (parallel [
            (set (reg/f:DI 0 ax [orig:447 D.6085 ] [447])
                (plus:DI (reg/f:DI 0 ax [760])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_com_line.cpp:499 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [760])
        (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -832 [0xfffffffffffffcc0])) [0 io_filenames+0 S8 A64])
                (const_int 512 [0x200]))
            (nil))))
(insn 1660 1659 1661 143 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fd9ac478098 *.LC27>)) sim2fitman_com_line.cpp:499 87 {*movdi_internal_rex64}
     (nil))
(insn 1661 1660 1662 143 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:447 D.6085 ] [447])) sim2fitman_com_line.cpp:499 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 0 ax [orig:447 D.6085 ] [447])
        (nil)))
(call_insn/i 1662 1661 1663 143 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fd9ac8aa100 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:499 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (nil))))
(insn 1663 1662 1664 143 (set (reg:SI 0 ax [orig:448 D.6079 ] [448])
        (reg:SI 0 ax)) sim2fitman_com_line.cpp:499 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1664 1663 1665 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:448 D.6079 ] [448])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:499 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:448 D.6079 ] [448])
        (nil)))
(jump_insn 1665 1664 1666 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1670)
            (pc))) sim2fitman_com_line.cpp:499 612 {*jcc_1}
     (nil)
 -> 1670)
;;  succ:       144 (FALLTHRU)
;;              145
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 144, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 143, next block 145, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143 (FALLTHRU)
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1666 1665 1667 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(insn 1667 1666 1814 144 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int -4 [0xfffffffffffffffc])) sim2fitman_com_line.cpp:500 89 {*movsi_internal}
     (nil))
(jump_insn 1814 1667 1815 144 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:500 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1815 1814 1670)
;; basic block 145, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 144, next block 146, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1670 1815 1671 145 72 "" [1 uses])
(note 1671 1670 1672 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 1672 1671 1673 145 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -815 [0xfffffffffffffcd1])) [0 only_suppressed+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:503 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1673 1672 1674 145 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1678)
            (pc))) sim2fitman_com_line.cpp:503 612 {*jcc_1}
     (nil)
 -> 1678)
;;  succ:       146 (FALLTHRU)
;;              147
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 146, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 145, next block 147, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       145 (FALLTHRU)
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1674 1673 1675 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 1675 1674 1816 146 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int 1 [0x1])) sim2fitman_com_line.cpp:505 89 {*movsi_internal}
     (nil))
(jump_insn 1816 1675 1817 146 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:505 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1817 1816 1678)
;; basic block 147, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 146, next block 148, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       145
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 1678 1817 1679 147 73 "" [1 uses])
(note 1679 1678 1680 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 1680 1679 1681 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -814 [0xfffffffffffffcd2])) [0 only_unsuppressed+0 S1 A8])
            (const_int 0 [0]))) sim2fitman_com_line.cpp:506 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 1681 1680 1682 147 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1686)
            (pc))) sim2fitman_com_line.cpp:506 612 {*jcc_1}
     (nil)
 -> 1686)
;;  succ:       148 (FALLTHRU)
;;              149
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 148, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 147, next block 149, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       147 (FALLTHRU)
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 1682 1681 1683 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 1683 1682 1818 148 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int 2 [0x2])) sim2fitman_com_line.cpp:508 89 {*movsi_internal}
     (nil))
(jump_insn 1818 1683 1819 148 (set (pc)
        (label_ref 1691)) sim2fitman_com_line.cpp:508 650 {jump}
     (nil)
 -> 1691)
;;  succ:       150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

(barrier 1819 1818 1686)
;; basic block 149, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 148, next block 150, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       147
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(code_label 1686 1819 1687 149 74 "" [1 uses])
(note 1687 1686 1688 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 1688 1687 1691 149 (set (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (const_int 0 [0])) sim2fitman_com_line.cpp:511 89 {*movsi_internal}
     (nil))
;;  succ:       150 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 150, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 149, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       149 (FALLTHRU)
;;              146 [100.0%] 
;;              8 [100.0%] 
;;              14 [100.0%] 
;;              20 [100.0%] 
;;              25 [100.0%] 
;;              27 [100.0%] 
;;              36 [100.0%] 
;;              40 [100.0%] 
;;              45 [100.0%] 
;;              46 [100.0%] 
;;              51 [100.0%] 
;;              52 [100.0%] 
;;              56 [100.0%] 
;;              69 [100.0%] 
;;              73 [100.0%] 
;;              77 [100.0%] 
;;              81 [100.0%] 
;;              89 [100.0%] 
;;              95 [100.0%] 
;;              99 [100.0%] 
;;              101 [100.0%] 
;;              120 [100.0%] 
;;              124 [100.0%] 
;;              129 [100.0%] 
;;              133 [100.0%] 
;;              134 [100.0%] 
;;              142 [100.0%] 
;;              144 [100.0%] 
;;              148 [100.0%] 
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 449
(code_label 1691 1688 1692 150 75 "" [29 uses])
(note 1692 1691 1693 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 1693 1692 1697 150 (set (reg:SI 0 ax [orig:449 <retval> ] [449])
        (reg:SI 0 ax [orig:59 D.6079 ] [59])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:59 D.6079 ] [59])
        (nil)))
(insn 1697 1693 1700 150 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:449 <retval> ] [449])) sim2fitman_com_line.cpp:513 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax [orig:449 <retval> ] [449])
        (nil)))
(insn 1700 1697 0 150 (use (reg/i:SI 0 ax)) sim2fitman_com_line.cpp:513 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

