```
                //**************************************\\
               //                                        \\ \\
               ||       Seguir Entregas                   \\ \\ \\
               ||         na ordem que aparecem           // // //
               \\                                        // //
                \\**************************************//
```

Conteúdo programático:

- [Infraestrutura](https://github.com/Insper/Z01.1/wiki/Infraestrutura)
    - Linux; Quartus; pip; python3 
- [A Ferramental](https://github.com/Insper/Z01.1/wiki/A-Ferramental)
    - git; fork; clone; colaboradores; slack
- [A Transistores](https://github.com/Insper/Z01.1/wiki/A-Transistores)
    - BJT; RTL
- [B Ferramental](https://github.com/Insper/Z01.1/wiki/B-Ferramental)
    - fork; referenciando a raiz; upstream; integrantes.txt
- [B Circuitos Integrados](https://github.com/Insper/Z01.1/wiki/B-Circuitos-Integrados)
    - CI, 4000
- [C Ferramental](https://github.com/Insper/Z01.1/wiki/C-Ferramental)
    - Travis; github project; issues; pull-request; 
- [C Logica Combinacional](https://github.com/Insper/Z01.1/wiki/C-Logica-Combinacional)
    - And16; Or16; Not16; Nor8Way; Or8Way; DMux2Way; DMux8Way; Mux16; Mux2Way; Mux4Way; Mux8Way; Mux16Way; Mux4Way16; Mux8Way16
- [D Ferramental 1](https://github.com/Insper/Z01.1/wiki/D-Ferramental-1)
    - arquivo de configuração travis (.travis); modelsim; testbench
- [D Ferramental 2](https://github.com/Insper/Z01.1/wiki/D-Ferramental-2)
    - ULA; FPGA; programando FPGA; Unidade de controle
- [D ULA](https://github.com/Insper/Z01.1/wiki/D-ULA)
    - HalfAdder; FullAdder; Add16; Inc16; Inversor16; Zerador16; Comparador16
