Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: siki.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "siki.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "siki"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : siki
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/fpu_common.vhd" in Library work.
Architecture fpu_common_p of Entity fpu_common_p is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/fsqrttable.vhd" in Library work.
Architecture behavioral of Entity fsqrttable is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/finvtable.vhd" in Library work.
Architecture behavioral of Entity finvtable is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/fadd.vhd" in Library work.
Architecture blackbox of Entity fadd is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/fmul_pl.vhd" in Library work.
Entity <fmul_pl> compiled.
Entity <fmul_pl> (Architecture <dataflow_pipeline>) compiled.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/finv_pl.vhd" in Library work.
Architecture twoproc_pipeline of Entity finv is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/fsqrt_pl.vhd" in Library work.
Architecture twoproc_pipeline of Entity fsqrt_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/conv.vhd" in Library work.
Architecture behavior of Entity itof_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/trnc.vhd" in Library work.
Architecture behavior of Entity ftoi_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/project/siki/ipcore_dir/BRAM.vhd" in Library work.
Architecture bram_a of Entity bram is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/project/siki/clk_changer.vhd" in Library work.
Architecture behavioral of Entity clk_changer is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/project/siki/ipcore_dir/fifo8.vhd" in Library work.
Architecture fifo8_a of Entity fifo8 is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/project/siki/ipcore_dir/output_buf.vhd" in Library work.
Architecture output_buf_a of Entity output_buf is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/rx.vhd" in Library work.
Architecture rx of Entity rx is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/tx.vhd" in Library work.
Architecture tx of Entity tx is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/ife.vhd" in Library work.
Architecture ife of Entity ife is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/id.vhd" in Library work.
Architecture id of Entity id is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <alu>) compiled.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/mem.vhd" in Library work.
Architecture mem of Entity mem is up to date.
Compiling vhdl file "/home/shinno/cpu/sowaka/siki/siki.vhd" in Library work.
Architecture siki of Entity siki is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <siki> in library <work> (architecture <siki>).

Analyzing hierarchy for entity <clk_changer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rx> in library <work> (architecture <rx>) with generics.
	wtime = "0010100010110000"

Analyzing hierarchy for entity <tx> in library <work> (architecture <tx>) with generics.
	wtime = "0010100010110000"

Analyzing hierarchy for entity <ife> in library <work> (architecture <ife>).

Analyzing hierarchy for entity <id> in library <work> (architecture <id>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <alu>).

Analyzing hierarchy for entity <mem> in library <work> (architecture <mem>).

Analyzing hierarchy for entity <fadd> in library <WORK> (architecture <blackbox>).

Analyzing hierarchy for entity <fmul_pl> in library <WORK> (architecture <dataflow_pipeline>).

Analyzing hierarchy for entity <finv> in library <WORK> (architecture <twoproc_pipeline>).

Analyzing hierarchy for entity <fsqrt_pl> in library <WORK> (architecture <twoproc_pipeline>).

Analyzing hierarchy for entity <itof_pl> in library <WORK> (architecture <behavior>).

Analyzing hierarchy for entity <ftoi_pl> in library <WORK> (architecture <behavior>).

Analyzing hierarchy for entity <finvtable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsqrttable> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <siki> in library <work> (Architecture <siki>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ib> in unit <siki>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ib> in unit <siki>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <ib> in unit <siki>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ib> in unit <siki>.
WARNING:Xst:2211 - "/home/shinno/cpu/sowaka/siki/siki.vhd" line 473: Instantiating black box module <fifo8>.
WARNING:Xst:2211 - "/home/shinno/cpu/sowaka/siki/siki.vhd" line 482: Instantiating black box module <output_buf>.
Entity <siki> analyzed. Unit <siki> generated.

Analyzing Entity <clk_changer> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKIN_PERIOD =  14.5199999999999996" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clk_changer>.
Entity <clk_changer> analyzed. Unit <clk_changer> generated.

Analyzing generic Entity <rx> in library <work> (Architecture <rx>).
	wtime = "0010100010110000"
Entity <rx> analyzed. Unit <rx> generated.

Analyzing generic Entity <tx> in library <work> (Architecture <tx>).
	wtime = "0010100010110000"
Entity <tx> analyzed. Unit <tx> generated.

Analyzing Entity <ife> in library <work> (Architecture <ife>).
WARNING:Xst:2211 - "/home/shinno/cpu/sowaka/siki/ife.vhd" line 47: Instantiating black box module <BRAM>.
Entity <ife> analyzed. Unit <ife> generated.

Analyzing Entity <id> in library <work> (Architecture <id>).
Entity <id> analyzed. Unit <id> generated.

Analyzing Entity <ALU> in library <work> (Architecture <alu>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <fadd> in library <WORK> (Architecture <blackbox>).
Entity <fadd> analyzed. Unit <fadd> generated.

Analyzing Entity <fmul_pl> in library <WORK> (Architecture <dataflow_pipeline>).
Entity <fmul_pl> analyzed. Unit <fmul_pl> generated.

Analyzing Entity <finv> in library <WORK> (Architecture <twoproc_pipeline>).
Entity <finv> analyzed. Unit <finv> generated.

Analyzing Entity <finvtable> in library <work> (Architecture <behavioral>).
Entity <finvtable> analyzed. Unit <finvtable> generated.

Analyzing Entity <fsqrt_pl> in library <WORK> (Architecture <twoproc_pipeline>).
Entity <fsqrt_pl> analyzed. Unit <fsqrt_pl> generated.

Analyzing Entity <fsqrttable> in library <work> (Architecture <behavioral>).
Entity <fsqrttable> analyzed. Unit <fsqrttable> generated.

Analyzing Entity <itof_pl> in library <WORK> (Architecture <behavior>).
WARNING:Xst:819 - "/home/shinno/cpu/sowaka/siki/conv.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <a_0>
Entity <itof_pl> analyzed. Unit <itof_pl> generated.

Analyzing Entity <ftoi_pl> in library <WORK> (Architecture <behavior>).
Entity <ftoi_pl> analyzed. Unit <ftoi_pl> generated.

Analyzing Entity <mem> in library <work> (Architecture <mem>).
Entity <mem> analyzed. Unit <mem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rx>.
    Related source file is "/home/shinno/cpu/sowaka/siki/rx.vhd".
WARNING:Xst:646 - Signal <data_buf<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_buf>.
    Found 4-bit comparator greatequal for signal <data_buf$cmp_ge0000> created at line 62.
    Found 16-bit register for signal <data_count>.
    Found 16-bit subtractor for signal <data_count$addsub0000> created at line 70.
    Found 4-bit comparator lessequal for signal <data_count$cmp_le0000> created at line 39.
    Found 1-bit register for signal <data_trim>.
    Found 8-bit register for signal <output_buf>.
    Found 1-bit register for signal <received_buf>.
    Found 4-bit comparator greater for signal <received_buf$cmp_gt0000> created at line 39.
    Found 4-bit up counter for signal <state>.
    Found 16-bit register for signal <state_count>.
    Found 16-bit subtractor for signal <state_count$addsub0000> created at line 60.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <rx> synthesized.


Synthesizing Unit <tx>.
    Related source file is "/home/shinno/cpu/sowaka/siki/tx.vhd".
    Found 1-bit register for signal <sent>.
    Found 10-bit register for signal <data_buf>.
    Found 4-bit comparator lessequal for signal <data_buf$cmp_le0000> created at line 29.
    Found 4-bit comparator greater for signal <sent$cmp_gt0000> created at line 29.
    Found 16-bit comparator greater for signal <sent$cmp_gt0001> created at line 37.
    Found 4-bit up counter for signal <state>.
    Found 16-bit register for signal <state_count>.
    Found 16-bit subtractor for signal <state_count$addsub0000> created at line 45.
    Found 16-bit comparator lessequal for signal <state_count$cmp_le0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <tx> synthesized.


Synthesizing Unit <id>.
    Related source file is "/home/shinno/cpu/sowaka/siki/id.vhd".
WARNING:Xst:646 - Signal <instr_index<25:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fmt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cc_nd_tf_set<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <add_to_PC_buf>.
    Found 5-bit register for signal <ALU_control_buf>.
    Found 4-bit register for signal <branch_cond_buf>.
    Found 1-bit register for signal <branch_instr_buf>.
    Found 16-bit register for signal <change_PC_buf>.
    Found 32-bit register for signal <data_1_buf>.
    Found 32-bit register for signal <data_2_buf>.
    Found 1-bit register for signal <data_R_type_buf>.
    Found 32-bit register for signal <data_to_mem_buf>.
    Found 32-bit register for signal <f0>.
    Found 32-bit register for signal <f1>.
    Found 32-bit register for signal <f10>.
    Found 32-bit register for signal <f11>.
    Found 32-bit register for signal <f12>.
    Found 32-bit register for signal <f13>.
    Found 32-bit register for signal <f14>.
    Found 32-bit register for signal <f15>.
    Found 32-bit register for signal <f16>.
    Found 32-bit register for signal <f17>.
    Found 32-bit register for signal <f18>.
    Found 32-bit register for signal <f19>.
    Found 32-bit register for signal <f2>.
    Found 32-bit register for signal <f20>.
    Found 32-bit register for signal <f21>.
    Found 32-bit register for signal <f22>.
    Found 32-bit register for signal <f23>.
    Found 32-bit register for signal <f24>.
    Found 32-bit register for signal <f25>.
    Found 32-bit register for signal <f26>.
    Found 32-bit register for signal <f27>.
    Found 32-bit register for signal <f28>.
    Found 32-bit register for signal <f29>.
    Found 32-bit register for signal <f3>.
    Found 32-bit register for signal <f30>.
    Found 32-bit register for signal <f31>.
    Found 32-bit register for signal <f4>.
    Found 32-bit register for signal <f5>.
    Found 32-bit register for signal <f6>.
    Found 32-bit register for signal <f7>.
    Found 32-bit register for signal <f8>.
    Found 32-bit register for signal <f9>.
    Found 2-bit register for signal <fcc_comp_buf>.
    Found 3-bit register for signal <fcc_pointer_buf>.
    Found 1-bit register for signal <fcc_sig_buf>.
    Found 8-bit register for signal <fcc_update_buf>.
    Found 5-bit comparator equal for signal <fs$cmp_eq0032> created at line 472.
    Found 5-bit comparator equal for signal <ft$cmp_eq0032> created at line 506.
    Found 1-bit register for signal <jump_instr_buf>.
    Found 1-bit register for signal <load_instr_buf>.
    Found 1-bit register for signal <mem_to_R_sig_buf>.
    Found 16-bit register for signal <now_PC_buf>.
    Found 32-bit register for signal <r0>.
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 32-bit register for signal <r12>.
    Found 32-bit register for signal <r13>.
    Found 32-bit register for signal <r14>.
    Found 32-bit register for signal <r15>.
    Found 32-bit register for signal <r16>.
    Found 32-bit register for signal <r17>.
    Found 32-bit register for signal <r18>.
    Found 32-bit register for signal <r19>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r20>.
    Found 32-bit register for signal <r21>.
    Found 32-bit register for signal <r22>.
    Found 32-bit register for signal <r23>.
    Found 32-bit register for signal <r24>.
    Found 32-bit register for signal <r25>.
    Found 32-bit register for signal <r26>.
    Found 32-bit register for signal <r27>.
    Found 32-bit register for signal <r28>.
    Found 32-bit register for signal <r29>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r30>.
    Found 32-bit register for signal <r31>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <r9>.
    Found 5-bit comparator equal for signal <rs$cmp_eq0028> created at line 404.
    Found 5-bit comparator equal for signal <rt$cmp_eq0030> created at line 438.
    Found 1-bit register for signal <store_instr_buf>.
    Found 1-bit register for signal <sys_sig_buf>.
    Found 2-bit register for signal <sys_type_buf>.
    Found 5-bit register for signal <write_data_R_buf>.
    Summary:
	inferred 2229 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <id> synthesized.


Synthesizing Unit <mem>.
    Related source file is "/home/shinno/cpu/sowaka/siki/mem.vhd".
    Found finite state machine <FSM_0> for signal <load_heap_stat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | load_heap_stat$and0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <ZD>.
    Found 32-bit register for signal <data_out_buf>.
    Found 20-bit up counter for signal <load_heap_addr>.
    Found 32-bit register for signal <load_heap_data_save>.
    Found 32-bit register for signal <load_heap_data_store>.
    Found 5-bit register for signal <R_num_buf>.
    Found 1-bit register for signal <R_sig_buf>.
    Found 1-bit register for signal <R_type_buf>.
    Found 8-bit register for signal <send_fcc_buf>.
    Found 2-bit up counter for signal <write_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 111 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <fadd>.
    Related source file is "/home/shinno/cpu/sowaka/siki/fadd.vhd".
    Found 28-bit comparator greater for signal <carry$cmp_gt0000> created at line 50.
    Found 28-bit comparator greater for signal <carry$cmp_gt0001> created at line 50.
    Found 9-bit comparator less for signal <mant2$cmp_lt0000> created at line 149.
    Found 9-bit adder for signal <mant2$sub0001> created at line 150.
    Found 9-bit subtractor for signal <mant2$sub0003> created at line 158.
    Found 31-bit comparator greater for signal <num2$cmp_gt0000> created at line 92.
    Found 23-bit adder for signal <result$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result$cmp_lt0002> created at line 35.
    Found 23-bit adder for signal <result0$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result0$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result0$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result0$cmp_lt0002> created at line 35.
    Found 23-bit adder for signal <result1$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result1$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result1$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result1$cmp_lt0002> created at line 35.
    Found 8-bit subtractor for signal <S$sub0000> created at line 142.
    Found 28-bit comparator greater for signal <s_bit$cmp_gt0000> created at line 153.
    Found 9-bit subtractor for signal <sum_22_0$sub0000> created at line 227.
    Found 8-bit adder for signal <sum_30_23$add0001> created at line 191.
    Found 8-bit adder for signal <sum_30_23$add0002> created at line 173.
    Found 8-bit subtractor for signal <sum_30_23$sub0000> created at line 212.
    Found 31-bit comparator equal for signal <sum_9$cmp_eq0010> created at line 196.
    Found 24-bit comparator greater for signal <sum_9$cmp_gt0000> created at line 107.
    Found 24-bit comparator greater for signal <sum_9$cmp_gt0001> created at line 108.
    Found 9-bit comparator greater for signal <sum_9$cmp_gt0002> created at line 143.
    Found 8-bit comparator greater for signal <sum_9$cmp_gt0003> created at line 211.
    Found 9-bit comparator less for signal <sum_9$cmp_lt0000> created at line 210.
    Found 9-bit comparator less for signal <sum_9$cmp_lt0001> created at line 213.
    Found 8-bit subtractor for signal <sum_9$sub0000> created at line 211.
    Found 1-bit xor2 for signal <sum_9$xor0000> created at line 162.
    Found 28-bit adder for signal <sum_mant$add0000> created at line 163.
    Found 28-bit subtractor for signal <sum_mant$sub0000> created at line 200.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <fadd> synthesized.


Synthesizing Unit <fmul_pl>.
    Related source file is "/home/shinno/cpu/sowaka/siki/fmul_pl.vhd".
WARNING:Xst:646 - Signal <s0_lh<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0_hl<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frac_buff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exp_buff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator greater for signal <exp$cmp_gt0000> created at line 179.
    Found 10-bit comparator less for signal <exp$cmp_lt0000> created at line 181.
    Found 10-bit adder for signal <exp_buff$addsub0000> created at line 173.
    Found 4-bit comparator greater for signal <frac_buff$cmp_lt0000> created at line 285.
    Found 4-bit comparator less for signal <frac_buff$cmp_lt0001> created at line 285.
    Found 4-bit comparator greater for signal <frac_buff$cmp_lt0002> created at line 285.
    Found 4-bit comparator greater for signal <frac_buff$cmp_lt0003> created at line 285.
    Found 4-bit comparator less for signal <frac_buff$cmp_lt0004> created at line 285.
    Found 4-bit comparator greater for signal <frac_buff$cmp_lt0005> created at line 285.
    Found 23-bit adder for signal <frac_buff$share0000> created at line 171.
    Found 8-bit register for signal <s0_exp1>.
    Found 8-bit register for signal <s0_exp2>.
    Found 10-bit subtractor for signal <s0_expbuff>.
    Found 10-bit adder for signal <s0_expbuff$addsub0000> created at line 114.
    Found 23-bit register for signal <s0_frac1>.
    Found 23-bit register for signal <s0_frac2>.
    Found 14x14-bit multiplier for signal <s0_hh>.
    Found 14x10-bit multiplier for signal <s0_hl>.
    Found 14x10-bit multiplier for signal <s0_lh>.
    Found 1-bit register for signal <s0_sgn1>.
    Found 1-bit register for signal <s0_sgn2>.
    Found 1-bit xor2 for signal <s0_sgnout>.
    Found 10-bit register for signal <s1_expbuff>.
    Found 28-bit register for signal <s1_hh>.
    Found 14-bit register for signal <s1_hl>.
    Found 1-bit register for signal <s1_inf>.
    Found 14-bit register for signal <s1_lh>.
    Found 1-bit register for signal <s1_nan>.
    Found 28-bit adder for signal <s1_product>.
    Found 28-bit adder for signal <s1_product$addsub0000> created at line 138.
    Found 28-bit adder for signal <s1_product$addsub0001> created at line 138.
    Found 1-bit register for signal <s1_sgnout>.
    Found 1-bit register for signal <s1_zero>.
    Found 10-bit register for signal <s2_expbuff>.
    Found 1-bit register for signal <s2_inf>.
    Found 1-bit register for signal <s2_nan>.
    Found 28-bit register for signal <s2_product>.
    Found 1-bit register for signal <s2_sgnout>.
    Found 1-bit register for signal <s2_zero>.
    Summary:
	inferred 176 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   8 Comparator(s).
Unit <fmul_pl> synthesized.


Synthesizing Unit <itof_pl>.
    Related source file is "/home/shinno/cpu/sowaka/siki/conv.vhd".
WARNING:Xst:646 - Signal <frac25_buff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frac25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <a_0>.
    Found 8-bit adder for signal <exp$addsub0000> created at line 110.
    Found 7-bit adder carry out for signal <exp_0$addsub0000> created at line 72.
    Found 8-bit register for signal <exp_1>.
    Found 23-bit adder for signal <frac$addsub0000> created at line 112.
    Found 5-bit comparator less for signal <frac$cmp_lt0000> created at line 101.
    Found 6-bit adder for signal <frac$sub0000> created at line 102.
    Found 6-bit subtractor for signal <frac25_buff$sub0000> created at line 105.
    Found 31-bit adder for signal <frac_0$addsub0000> created at line 68.
    Found 31-bit register for signal <frac_1>.
    Found 1-bit register for signal <ifnmax_1>.
    Found 1-bit register for signal <ifzero_1>.
    Found 31-bit register for signal <intbody_0>.
    Found 5-bit register for signal <msb_1>.
    Found 1-bit register for signal <sign_0>.
    Found 1-bit register for signal <sign_1>.
    Summary:
	inferred 111 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <itof_pl> synthesized.


Synthesizing Unit <ftoi_pl>.
    Related source file is "/home/shinno/cpu/sowaka/siki/trnc.vhd".
    Found 8-bit subtractor for signal <$sub0000> created at line 50.
    Found 32-bit register for signal <r.a>.
    Found 32-bit register for signal <r.s>.
    Found 8-bit comparator greater for signal <result$cmp_gt0000> created at line 52.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 56.
    Found 9-bit adder for signal <result$sub0000> created at line 59.
    Found 9-bit subtractor for signal <result$sub0001> created at line 62.
    Found 32-bit adder for signal <rin.s$addsub0000> created at line 66.
    Found 8-bit comparator less for signal <rin.s$cmp_lt0000> created at line 47.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ftoi_pl> synthesized.


Synthesizing Unit <finvtable>.
    Related source file is "/home/shinno/cpu/sowaka/siki/finvtable.vhd".
    Found 1024x36-bit ROM for signal <v$rom0000> created at line 1044.
    Found 36-bit register for signal <v>.
    Summary:
	inferred   1 ROM(s).
	inferred  36 D-type flip-flop(s).
Unit <finvtable> synthesized.


Synthesizing Unit <fsqrttable>.
    Related source file is "/home/shinno/cpu/sowaka/siki/fsqrttable.vhd".
    Found 1024x36-bit ROM for signal <tout$rom0000> created at line 1044.
    Found 36-bit register for signal <tout>.
    Summary:
	inferred   1 ROM(s).
	inferred  36 D-type flip-flop(s).
Unit <fsqrttable> synthesized.


Synthesizing Unit <clk_changer>.
    Related source file is "/home/shinno/cpu/sowaka/project/siki/clk_changer.vhd".
Unit <clk_changer> synthesized.


Synthesizing Unit <ife>.
    Related source file is "/home/shinno/cpu/sowaka/siki/ife.vhd".
WARNING:Xst:646 - Signal <write_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <addra_buf>.
    Found 2-bit register for signal <delay_state>.
    Found 2-bit adder for signal <delay_state$addsub0000> created at line 86.
    Found 32-bit register for signal <dina_buf>.
    Found 32-bit register for signal <next_instr>.
    Found 16-bit register for signal <prev_PC_buf>.
    Found 32-bit register for signal <recv_data_buf>.
    Found 1-bit register for signal <wea_buf<0>>.
    Summary:
	inferred 131 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ife> synthesized.


Synthesizing Unit <finv>.
    Related source file is "/home/shinno/cpu/sowaka/siki/finv_pl.vhd".
    Found 23-bit register for signal <a0_p>.
    Found 8-bit register for signal <exp_in>.
    Found 8-bit register for signal <exp_in_p>.
    Found 8-bit adder for signal <exp_out$addsub0000> created at line 100.
    Found 8-bit subtractor for signal <exp_out$addsub0001> created at line 100.
    Found 1-bit register for signal <frc_any>.
    Found 1-bit register for signal <frc_any_p>.
    Found 23-bit subtractor for signal <frc_out$addsub0000> created at line 111.
    Found 1-bit register for signal <no_flow1_p>.
    Found 1-bit register for signal <no_flow2_p>.
    Found 13-bit register for signal <rest>.
    Found 1-bit register for signal <sgn>.
    Found 1-bit register for signal <sgn_p>.
    Found 23-bit register for signal <t1_p>.
    Found 13x13-bit multiplier for signal <tmp$mult0000> created at line 72.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <finv> synthesized.


Synthesizing Unit <fsqrt_pl>.
    Related source file is "/home/shinno/cpu/sowaka/siki/fsqrt_pl.vhd".
    Found 23-bit register for signal <a0_p>.
    Found 8-bit register for signal <exp_in>.
    Found 8-bit register for signal <exp_in_p>.
    Found 8-bit adder carry in for signal <exp_out$addsub0000> created at line 85.
    Found 23-bit adder for signal <frc_out$addsub0000> created at line 86.
    Found 23-bit register for signal <mant_in>.
    Found 23-bit register for signal <mant_p>.
    Found 14-bit register for signal <rest>.
    Found 1-bit register for signal <sgn_in>.
    Found 1-bit register for signal <sgn_in_p>.
    Found 23-bit register for signal <t1_p>.
    Found 14x13-bit multiplier for signal <tmp$mult0000> created at line 52.
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <fsqrt_pl> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/shinno/cpu/sowaka/siki/ALU.vhd".
    Using one-hot encoding for signal <comp_exp>.
    Using one-hot encoding for signal <comp_frac>.
    Found 8-bit comparator equal for signal <comp_exp$cmp_eq0000> created at line 418.
    Found 2-bit comparator equal for signal <comp_exp$cmp_eq0001> created at line 418.
    Found 3-bit comparator equal for signal <comp_exp$cmp_eq0002> created at line 418.
    Found 4-bit comparator equal for signal <comp_exp$cmp_eq0003> created at line 418.
    Found 5-bit comparator equal for signal <comp_exp$cmp_eq0004> created at line 418.
    Found 6-bit comparator equal for signal <comp_exp$cmp_eq0005> created at line 418.
    Found 7-bit comparator equal for signal <comp_exp$cmp_eq0006> created at line 418.
    Found 1-bit xor2 for signal <comp_exp$xor0000> created at line 418.
    Found 23-bit comparator equal for signal <comp_frac$cmp_eq0000> created at line 429.
    Found 2-bit comparator equal for signal <comp_frac$cmp_eq0001> created at line 429.
    Found 3-bit comparator equal for signal <comp_frac$cmp_eq0002> created at line 429.
    Found 4-bit comparator equal for signal <comp_frac$cmp_eq0003> created at line 429.
    Found 5-bit comparator equal for signal <comp_frac$cmp_eq0004> created at line 429.
    Found 6-bit comparator equal for signal <comp_frac$cmp_eq0005> created at line 429.
    Found 7-bit comparator equal for signal <comp_frac$cmp_eq0006> created at line 429.
    Found 8-bit comparator equal for signal <comp_frac$cmp_eq0007> created at line 429.
    Found 9-bit comparator equal for signal <comp_frac$cmp_eq0008> created at line 429.
    Found 10-bit comparator equal for signal <comp_frac$cmp_eq0009> created at line 429.
    Found 11-bit comparator equal for signal <comp_frac$cmp_eq0010> created at line 429.
    Found 12-bit comparator equal for signal <comp_frac$cmp_eq0011> created at line 429.
    Found 13-bit comparator equal for signal <comp_frac$cmp_eq0012> created at line 429.
    Found 14-bit comparator equal for signal <comp_frac$cmp_eq0013> created at line 429.
    Found 15-bit comparator equal for signal <comp_frac$cmp_eq0014> created at line 429.
    Found 16-bit comparator equal for signal <comp_frac$cmp_eq0015> created at line 429.
    Found 17-bit comparator equal for signal <comp_frac$cmp_eq0016> created at line 429.
    Found 18-bit comparator equal for signal <comp_frac$cmp_eq0017> created at line 429.
    Found 19-bit comparator equal for signal <comp_frac$cmp_eq0018> created at line 429.
    Found 20-bit comparator equal for signal <comp_frac$cmp_eq0019> created at line 429.
    Found 21-bit comparator equal for signal <comp_frac$cmp_eq0020> created at line 429.
    Found 22-bit comparator equal for signal <comp_frac$cmp_eq0021> created at line 429.
    Found 1-bit xor2 for signal <comp_frac$xor0000> created at line 429.
    Found 32-bit xor2 for signal <data_xor>.
    Found 5-bit register for signal <dest_R_buf>.
    Found 32-bit comparator equal for signal <fpr_eq$cmp_eq0000> created at line 455.
    Found 1-bit register for signal <load_mem_buf>.
    Found 32-bit register for signal <mem_data_buf>.
    Found 8-bit register for signal <new_fcc_buf>.
    Found 16-bit register for signal <new_PC_buf>.
    Found 16-bit adder for signal <new_PC_sub$add0000> created at line 328.
    Found 32-bit register for signal <output_buf>.
    Found 32-bit addsub for signal <output_int$addsub0000>.
    Found 32-bit comparator less for signal <output_int$cmp_lt0000> created at line 400.
    Found 16-bit adder for signal <prov_PC$addsub0000> created at line 304.
    Found 1-bit register for signal <send_to_R_buf>.
    Found 1-bit register for signal <send_to_R_type_buf>.
    Found 1-bit register for signal <store_mem_buf>.
    Found 2-bit register for signal <sys_act_type_buf>.
    Found 1-bit register for signal <sys_activate_buf>.
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  31 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <siki>.
    Related source file is "/home/shinno/cpu/sowaka/siki/siki.vhd".
WARNING:Xst:1780 - Signal <write_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <print_register> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <print_instr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pipeline_mode> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <pass_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <locked_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <endianness_mode> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <clk0_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <check_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activate_output> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <support_seq>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 51                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <top_state>.
    Found 1-bit register for signal <activate_fifo>.
    Found 8-bit register for signal <byte_tran>.
    Found 2-bit up counter for signal <change_PC>.
    Found 16-bit up counter for signal <exec_counter>.
    Found 8-bit register for signal <fifo_in>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 24-bit register for signal <full_buf>.
    Found 32-bit register for signal <full_recv>.
    Found 32-bit 64-to-1 multiplexer for signal <full_tran>.
    Found 16-bit register for signal <init_PC>.
    Found 32-bit register for signal <load_heap_data>.
    Found 1-bit register for signal <load_heap_sig>.
    Found 1-bit register for signal <load_instr>.
    Found 8-bit register for signal <output_in>.
    Found 1-bit register for signal <output_rd_en>.
    Found 1-bit register for signal <output_wr_en>.
    Found 6-bit register for signal <print_regs>.
    Found 6-bit adder for signal <print_regs$addsub0000> created at line 1073.
    Found 26-bit register for signal <return_state>.
    Found 1-bit register for signal <rx_go>.
    Found 2-bit register for signal <set_R_sig>.
    Found 2-bit adder for signal <set_R_sig$addsub0000> created at line 939.
    Found 2-bit register for signal <state>.
    Found 2-bit adder for signal <state$addsub0000>.
    Found 2-bit down counter for signal <step_cont>.
    Found 36-bit down counter for signal <step_counter>.
    Found 32-bit register for signal <sys_ans_data>.
    Found 1-bit register for signal <sys_check>.
    Found 1-bit register for signal <sys_check_sub>.
    Found 26-bit register for signal <top_state>.
    Found 1-bit register for signal <tx_go>.
    Found 16-bit up counter for signal <write_BRAM>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred 233 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <siki> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1024x36-bit ROM                                       : 2
# Multipliers                                          : 5
 13x13-bit multiplier                                  : 1
 14x10-bit multiplier                                  : 2
 14x13-bit multiplier                                  : 1
 14x14-bit multiplier                                  : 1
# Adders/Subtractors                                   : 45
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 2-bit adder                                           : 3
 23-bit adder                                          : 6
 23-bit subtractor                                     : 1
 28-bit adder                                          : 4
 28-bit subtractor                                     : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 2
 9-bit subtractor                                      : 3
# Counters                                             : 9
 16-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 36-bit down counter                                   : 1
 4-bit up counter                                      : 2
# Registers                                            : 234
 1-bit register                                        : 92
 10-bit register                                       : 3
 13-bit register                                       : 1
 14-bit register                                       : 3
 16-bit register                                       : 9
 2-bit register                                        : 6
 23-bit register                                       : 8
 26-bit register                                       : 2
 28-bit register                                       : 2
 3-bit register                                        : 1
 31-bit register                                       : 2
 32-bit register                                       : 81
 36-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 5
 6-bit register                                        : 1
 8-bit register                                        : 15
# Comparators                                          : 75
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
 13-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 1
 21-bit comparator equal                               : 1
 22-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 3
 3-bit comparator equal                                : 2
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 6
 4-bit comparator less                                 : 2
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 6
 5-bit comparator less                                 : 4
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 32-bit 64-to-1 multiplexer                            : 1
# Tristates                                            : 1
 32-bit tristate buffer                                : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <support_seq/FSM> on signal <support_seq[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SIKI_MEM/load_heap_stat/FSM> on signal <load_heap_stat[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Reading core <ipcore_dir/fifo8.ngc>.
Reading core <ipcore_dir/output_buf.ngc>.
Reading core <ipcore_dir/BRAM.ngc>.
Loading core <fifo8> for timing and area information for instance <FIFO>.
Loading core <output_buf> for timing and area information for instance <OUTPUT_B>.
Loading core <BRAM> for timing and area information for instance <instr_BRAM>.
INFO:Xst:2261 - The FF/Latch <t1_p_14> in Unit <ALU_FINV> is equivalent to the following 8 FFs/Latches, which will be removed : <t1_p_15> <t1_p_16> <t1_p_17> <t1_p_18> <t1_p_19> <t1_p_20> <t1_p_21> <t1_p_22> 
INFO:Xst:2261 - The FF/Latch <mant_in_10> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_10> 
INFO:Xst:2261 - The FF/Latch <mant_in_11> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_11> 
INFO:Xst:2261 - The FF/Latch <mant_in_12> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_12> 
INFO:Xst:2261 - The FF/Latch <mant_in_13> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_13> 
INFO:Xst:2261 - The FF/Latch <mant_in_0> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_0> 
INFO:Xst:2261 - The FF/Latch <mant_in_1> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_1> 
INFO:Xst:2261 - The FF/Latch <mant_in_2> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_2> 
INFO:Xst:2261 - The FF/Latch <mant_in_3> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_3> 
INFO:Xst:2261 - The FF/Latch <mant_in_4> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_4> 
INFO:Xst:2261 - The FF/Latch <t1_p_14> in Unit <ALU_FSQRT> is equivalent to the following 8 FFs/Latches, which will be removed : <t1_p_15> <t1_p_16> <t1_p_17> <t1_p_18> <t1_p_19> <t1_p_20> <t1_p_21> <t1_p_22> 
INFO:Xst:2261 - The FF/Latch <mant_in_5> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_5> 
INFO:Xst:2261 - The FF/Latch <mant_in_6> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_6> 
INFO:Xst:2261 - The FF/Latch <mant_in_7> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_7> 
INFO:Xst:2261 - The FF/Latch <mant_in_8> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_8> 
INFO:Xst:2261 - The FF/Latch <mant_in_9> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_9> 
INFO:Xst:2261 - The FF/Latch <a_0_12> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_12> 
INFO:Xst:2261 - The FF/Latch <a_0_0> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_0> 
INFO:Xst:2261 - The FF/Latch <a_0_13> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_13> 
INFO:Xst:2261 - The FF/Latch <a_0_1> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_1> 
INFO:Xst:2261 - The FF/Latch <a_0_14> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_14> 
INFO:Xst:2261 - The FF/Latch <a_0_2> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_2> 
INFO:Xst:2261 - The FF/Latch <a_0_15> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_15> 
INFO:Xst:2261 - The FF/Latch <a_0_20> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_20> 
INFO:Xst:2261 - The FF/Latch <a_0_3> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_3> 
INFO:Xst:2261 - The FF/Latch <a_0_16> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_16> 
INFO:Xst:2261 - The FF/Latch <a_0_21> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_21> 
INFO:Xst:2261 - The FF/Latch <a_0_4> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_4> 
INFO:Xst:2261 - The FF/Latch <a_0_17> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_17> 
INFO:Xst:2261 - The FF/Latch <a_0_22> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_22> 
INFO:Xst:2261 - The FF/Latch <a_0_5> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_5> 
INFO:Xst:2261 - The FF/Latch <a_0_18> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_18> 
INFO:Xst:2261 - The FF/Latch <a_0_23> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_23> 
INFO:Xst:2261 - The FF/Latch <a_0_6> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_6> 
INFO:Xst:2261 - The FF/Latch <a_0_19> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_19> 
INFO:Xst:2261 - The FF/Latch <a_0_24> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_24> 
INFO:Xst:2261 - The FF/Latch <a_0_7> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_7> 
INFO:Xst:2261 - The FF/Latch <a_0_25> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_25> 
INFO:Xst:2261 - The FF/Latch <a_0_30> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_30> 
INFO:Xst:2261 - The FF/Latch <a_0_8> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_8> 
INFO:Xst:2261 - The FF/Latch <a_0_26> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_26> 
INFO:Xst:2261 - The FF/Latch <a_0_31> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <sign_0> 
INFO:Xst:2261 - The FF/Latch <a_0_9> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_9> 
INFO:Xst:2261 - The FF/Latch <a_0_27> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_27> 
INFO:Xst:2261 - The FF/Latch <a_0_28> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_28> 
INFO:Xst:2261 - The FF/Latch <a_0_29> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_29> 
INFO:Xst:2261 - The FF/Latch <a_0_10> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_10> 
INFO:Xst:2261 - The FF/Latch <a_0_11> in Unit <ALU_ITOF> is equivalent to the following FF/Latch, which will be removed : <intbody_0_11> 
WARNING:Xst:1426 - The value init of the FF/Latch activate_fifo hinder the constant cleaning in the block siki.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_8> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_9> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_10> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_11> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_12> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_13> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_14> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_15> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_16> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_17> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_18> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_19> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_20> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_21> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_22> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_23> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_24> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_25> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_26> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_27> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_28> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_29> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_30> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_31> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_buf_9> has a constant value of 1 in block <SIKI_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <ALU_FINV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <ALU_FSQRT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_2> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_3> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_4> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_5> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_6> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_7> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_8> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_9> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_10> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_11> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_12> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_13> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_18> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_19> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_20> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_21> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_22> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_23> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_24> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_25> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_buf_0> of sequential type is unconnected in block <SIKI_RX>.
WARNING:Xst:2677 - Node <s0_hl_0> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_1> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_2> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_3> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_4> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_5> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_6> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_7> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_8> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_hl_9> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_0> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_1> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_2> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_3> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_4> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_5> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_6> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_7> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_8> of sequential type is unconnected in block <ALU_FMUL>.
WARNING:Xst:2677 - Node <s0_lh_9> of sequential type is unconnected in block <ALU_FMUL>.

Synthesizing (advanced) Unit <finv>.
	Found pipelined multiplier on signal <t>:
		- 1 pipeline level(s) found in a register on signal <v>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <rest>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmp_mult0000 by adding 2 register level(s).
Unit <finv> synthesized (advanced).

Synthesizing (advanced) Unit <fmul_pl>.
	Multiplier <Mmult_s0_hh> in block <fmul_pl> and adder/subtractor <Madd_s1_product_addsub0000> in block <fmul_pl> are combined into a MAC<Maddsub_s0_hh>.
	The following registers are also absorbed by the MAC: <s1_hh> in block <fmul_pl>.
	Found pipelined multiplier on signal <s0_hl>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <s0_frac2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <s0_lh>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <s0_frac1>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_s0_hl by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_s0_lh by adding 1 register level(s).
Unit <fmul_pl> synthesized (advanced).

Synthesizing (advanced) Unit <fsqrt_pl>.
	Found pipelined multiplier on signal <t>:
		- 1 pipeline level(s) found in a register on signal <rest>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <tout>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmp_mult0000 by adding 2 register level(s).
Unit <fsqrt_pl> synthesized (advanced).
WARNING:Xst:2677 - Node <data_buf_0> of sequential type is unconnected in block <rx>.
WARNING:Xst:2677 - Node <table_map/v_0> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_1> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_2> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_3> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_4> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_5> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_6> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_7> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_8> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_9> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_10> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_11> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_12> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/tout_0> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_1> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_2> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_3> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_4> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_5> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_6> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_7> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_8> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_9> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_10> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_11> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_12> of sequential type is unconnected in block <fsqrt_pl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1024x36-bit ROM                                       : 2
# MACs                                                 : 1
 14x14-to-28-bit MAC                                   : 1
# Multipliers                                          : 4
 13x13-bit registered multiplier                       : 1
 14x10-bit registered multiplier                       : 2
 14x13-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 44
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 2-bit adder                                           : 3
 23-bit adder                                          : 6
 23-bit subtractor                                     : 1
 28-bit adder                                          : 3
 28-bit subtractor                                     : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 2
 9-bit subtractor                                      : 3
# Counters                                             : 9
 16-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 36-bit down counter                                   : 1
 4-bit up counter                                      : 2
# Registers                                            : 3403
 Flip-Flops                                            : 3403
# Comparators                                          : 75
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
 13-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 1
 21-bit comparator equal                               : 1
 22-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 3
 3-bit comparator equal                                : 2
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 6
 4-bit comparator less                                 : 2
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 6
 5-bit comparator less                                 : 4
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 32-bit 64-to-1 multiplexer                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_buf_9> has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_15> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_16> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_17> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_18> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_19> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_20> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_21> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_22> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_15> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_16> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_17> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_18> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_19> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_20> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_21> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_22> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch activate_fifo hinder the constant cleaning in the block siki.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_10> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_11> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_12> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_13> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_14> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_15> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_16> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_17> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_18> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_19> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_20> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_21> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_22> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_23> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_24> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_25> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_26> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_27> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_28> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_29> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_30> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_31> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_2> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_3> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_4> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_5> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_6> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_7> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_8> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_9> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_10> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_11> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_12> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_13> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_18> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_19> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_20> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_21> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_22> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_23> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_24> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_25> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_8> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_9> has a constant value of 0 in block <siki>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <a_0_12> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_12> 
INFO:Xst:2261 - The FF/Latch <a_0_0> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_0> 
INFO:Xst:2261 - The FF/Latch <a_0_13> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_13> 
INFO:Xst:2261 - The FF/Latch <a_0_1> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_1> 
INFO:Xst:2261 - The FF/Latch <a_0_14> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_14> 
INFO:Xst:2261 - The FF/Latch <a_0_2> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_2> 
INFO:Xst:2261 - The FF/Latch <a_0_15> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_15> 
INFO:Xst:2261 - The FF/Latch <a_0_20> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_20> 
INFO:Xst:2261 - The FF/Latch <a_0_3> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_3> 
INFO:Xst:2261 - The FF/Latch <a_0_16> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_16> 
INFO:Xst:2261 - The FF/Latch <a_0_21> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_21> 
INFO:Xst:2261 - The FF/Latch <a_0_4> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_4> 
INFO:Xst:2261 - The FF/Latch <a_0_17> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_17> 
INFO:Xst:2261 - The FF/Latch <a_0_22> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_22> 
INFO:Xst:2261 - The FF/Latch <a_0_5> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_5> 
INFO:Xst:2261 - The FF/Latch <a_0_18> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_18> 
INFO:Xst:2261 - The FF/Latch <a_0_23> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_23> 
INFO:Xst:2261 - The FF/Latch <a_0_6> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_6> 
INFO:Xst:2261 - The FF/Latch <a_0_19> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_19> 
INFO:Xst:2261 - The FF/Latch <a_0_24> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_24> 
INFO:Xst:2261 - The FF/Latch <a_0_7> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_7> 
INFO:Xst:2261 - The FF/Latch <a_0_25> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_25> 
INFO:Xst:2261 - The FF/Latch <a_0_30> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_30> 
INFO:Xst:2261 - The FF/Latch <a_0_8> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_8> 
INFO:Xst:2261 - The FF/Latch <a_0_26> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_26> 
INFO:Xst:2261 - The FF/Latch <a_0_31> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <sign_0> 
INFO:Xst:2261 - The FF/Latch <a_0_9> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_9> 
INFO:Xst:2261 - The FF/Latch <a_0_27> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_27> 
INFO:Xst:2261 - The FF/Latch <a_0_28> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_28> 
INFO:Xst:2261 - The FF/Latch <a_0_29> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_29> 
INFO:Xst:2261 - The FF/Latch <a_0_10> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_10> 
INFO:Xst:2261 - The FF/Latch <a_0_11> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <intbody_0_11> 
INFO:Xst:2146 - In block <siki>, Counter <write_BRAM> <exec_counter> are equivalent, XST will keep only <write_BRAM>.
INFO:Xst:2261 - The FF/Latch <exp_1_5> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <exp_1_6> 

Optimizing unit <siki> ...

Optimizing unit <rx> ...

Optimizing unit <tx> ...

Optimizing unit <id> ...

Optimizing unit <fadd> ...

Optimizing unit <fmul_pl> ...

Optimizing unit <itof_pl> ...

Optimizing unit <ftoi_pl> ...

Optimizing unit <ife> ...

Optimizing unit <finv> ...

Optimizing unit <fsqrt_pl> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <SIKI_TX/sent> of sequential type is unconnected in block <siki>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block siki, actual ratio is 35.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop SIKI_ID/ALU_control_buf_0 has been replicated 3 time(s)
FlipFlop SIKI_ID/ALU_control_buf_1 has been replicated 3 time(s)
FlipFlop SIKI_ID/ALU_control_buf_2 has been replicated 3 time(s)
FlipFlop SIKI_ID/data_1_buf_0 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_1 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_10 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_11 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_12 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_13 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_14 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_15 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_16 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_17 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_18 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_19 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_2 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_20 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_21 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_22 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_23 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_24 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_25 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_26 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_27 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_28 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_29 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_3 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_30 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_4 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_5 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_6 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_7 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_8 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_1_buf_9 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_0 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_1 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_10 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_11 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_12 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_13 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_14 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_15 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_16 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_17 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_18 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_19 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_2 has been replicated 2 time(s)
FlipFlop SIKI_ID/data_2_buf_20 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_21 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_22 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_3 has been replicated 2 time(s)
FlipFlop SIKI_ID/data_2_buf_4 has been replicated 2 time(s)
FlipFlop SIKI_ID/data_2_buf_8 has been replicated 1 time(s)
FlipFlop SIKI_ID/data_2_buf_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <siki> :
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_0>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_1>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_2>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_3>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_4>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_5>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_6>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_7>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_8>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_9>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_10>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_11>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_12>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_13>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_14>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_15>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_16>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_17>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_18>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_19>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_20>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_21>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/mant_p_22>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/exp_in_p_0>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/a0_p_18>.
	Found 2-bit shift register for signal <SIKI_ALU/ALU_FSQRT/a0_p_20>.
	Found 2-bit shift register for signal <SIKI_ALU/store_mem_buf>.
	Found 2-bit shift register for signal <SIKI_ALU/sys_act_type_buf_1>.
	Found 2-bit shift register for signal <SIKI_ALU/sys_act_type_buf_0>.
Unit <siki> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3340
 Flip-Flops                                            : 3340
# Shift Registers                                      : 29
 2-bit shift register                                  : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : siki.ngr
Top Level Output File Name         : siki
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 10794
#      GND                         : 4
#      INV                         : 135
#      LUT1                        : 156
#      LUT2                        : 260
#      LUT3                        : 489
#      LUT4                        : 745
#      LUT5                        : 1011
#      LUT6                        : 5760
#      MUXCY                       : 723
#      MUXF7                       : 757
#      MUXF8                       : 212
#      VCC                         : 4
#      XORCY                       : 538
# FlipFlops/Latches                : 3513
#      FD                          : 433
#      FDE                         : 3027
#      FDR                         : 8
#      FDRE                        : 11
#      FDS                         : 31
#      FDSE                        : 3
# RAMS                             : 65
#      RAMB18                      : 10
#      RAMB36_EXP                  : 55
# Shift Registers                  : 29
#      SRLC16E                     : 29
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 71
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 37
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 7
#      DSP48E                      : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3513  out of  28800    12%  
 Number of Slice LUTs:                 8585  out of  28800    29%  
    Number used as Logic:              8556  out of  28800    29%  
    Number used as Memory:               29  out of   7680     0%  
       Number used as SRL:               29

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11236
   Number with an unused Flip Flop:    7723  out of  11236    68%  
   Number with an unused LUT:          2651  out of  11236    23%  
   Number of fully used LUT-FF pairs:   862  out of  11236     7%  
   Number of unique control sets:       146

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    480    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               60  out of     60   100%  
    Number using Block RAM only:         60
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                       7  out of     48    14%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                               | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
MCLK1                              | CLK_CHANGE/DCM_ADV_INST:CLKFX                                                                                                                       | 3613  |
SIKI_IFE/instr_BRAM/N1             | NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)| 59    |
N0                                 | NONE(SIKI_ALU/ALU_FMUL/Madd_s1_product_addsub00011)                                                                                                 | 1     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
SIKI_IFE/instr_BRAM/N1(SIKI_IFE/instr_BRAM/XST_GND:G)                                                                                                                                                                                                                                               | NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)                                                       | 384   |
OUTPUT_B/N0(OUTPUT_B/XST_GND:G)                                                                                                                                                                                                                                                                     | NONE(OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
FIFO/N0(FIFO/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)    | 8     |
SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascadelata_tmp(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                                 | 2     |
SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascadelatb_tmp(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                                 | 2     |
SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascaderega_tmp(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                                 | 2     |
SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascaderegb_tmp(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(SIKI_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                                 | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 26.892ns (Maximum Frequency: 37.185MHz)
   Minimum input arrival time before clock: 1.622ns
   Maximum output required time after clock: 4.548ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK1'
  Clock period: 26.892ns (frequency: 37.185MHz)
  Total number of paths / destination ports: 877815808220 / 9496
-------------------------------------------------------------------------
Delay:               17.928ns (Levels of Logic = 49)
  Source:            SIKI_ID/ALU_control_buf_1_1 (FF)
  Destination:       SIKI_ALU/output_buf_19 (FF)
  Source Clock:      MCLK1 rising 1.5X
  Destination Clock: MCLK1 rising 1.5X

  Data Path: SIKI_ID/ALU_control_buf_1_1 to SIKI_ALU/output_buf_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.471   1.146  SIKI_ID/ALU_control_buf_1_1 (SIKI_ID/ALU_control_buf_1_1)
     LUT6:I0->O           11   0.094   0.844  SIKI_ALU/fadd_data_2<1>1 (SIKI_ALU/fadd_data_2<1>)
     LUT4:I0->O            0   0.094   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lutdi (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lutdi)
     MUXCY:DI->O           1   0.362   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.254   0.576  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13> (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13>)
     LUT5:I3->O          245   0.094   0.647  SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>1 (SIKI_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>)
     LUT3:I2->O            2   0.094   0.341  SIKI_ALU/ALU_FADD/num1_mux0000<23>1 (SIKI_ALU/ALU_FADD/Madd_sum_30_23_add0002_cy<0>)
     MUXCY:DI->O           1   0.362   0.000  SIKI_ALU/ALU_FADD/Msub_S_sub0000_cy<0> (SIKI_ALU/ALU_FADD/Msub_S_sub0000_cy<0>)
     XORCY:CI->O         133   0.357   0.856  SIKI_ALU/ALU_FADD/Msub_S_sub0000_xor<1> (SIKI_ALU/ALU_FADD/Msub_mant2_sub0003_cy<1>)
     LUT6:I3->O            1   0.094   0.973  SIKI_ALU/ALU_FADD/s_bit_mux0039_SW2 (N887)
     LUT6:I1->O            1   0.094   0.480  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>_SW0 (N2171)
     LUT6:I5->O            1   0.094   0.000  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           2   0.254   0.485  SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4> (SIKI_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4>)
     LUT6:I5->O            1   0.094   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8> (SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8>)
     XORCY:CI->O          27   0.357   1.195  SIKI_ALU/ALU_FADD/Msub_sum_mant_sub0000_xor<9> (SIKI_ALU/ALU_FADD/sum_mant_sub0000<9>)
     LUT6:I0->O            1   0.094   0.710  SIKI_ALU/ALU_FADD/i_mux0000<0>114_SW1 (N692)
     LUT6:I3->O            4   0.094   0.496  SIKI_ALU/ALU_FADD/i_mux0000<0>200 (SIKI_ALU/ALU_FADD/i_mux0000<0>200)
     LUT6:I5->O           11   0.094   0.535  SIKI_ALU/ALU_FADD/i_mux0000<0>370_1 (SIKI_ALU/ALU_FADD/i_mux0000<0>370)
     LUT6:I5->O            1   0.094   0.789  SIKI_ALU/ALU_FADD/sum_9_cmp_gt000335 (SIKI_ALU/ALU_FADD/sum_9_cmp_gt000335)
     LUT6:I2->O            2   0.094   0.485  SIKI_ALU/ALU_FADD/sum_9_cmp_gt0003152 (SIKI_ALU/ALU_FADD/sum_9_cmp_gt00031)
     LUT6:I5->O            2   0.094   0.581  SIKI_ALU/ALU_FADD/sum_9_cmp_gt00031128 (SIKI_ALU/ALU_FADD/sum_9_cmp_gt00031128)
     LUT6:I4->O            1   0.094   0.000  SIKI_ALU/ALU_FADD/sum_25_mux00164182_G (N2886)
     MUXF7:I1->O          31   0.254   0.463  SIKI_ALU/ALU_FADD/sum_25_mux00164182 (SIKI_ALU/ALU_FADD/N2551)
     MUXF7:S->O            1   0.329   0.480  SIKI_ALU/output_int<19>2064_SW2 (N1152)
     LUT6:I5->O            1   0.094   0.000  SIKI_ALU/output_int<19>2144 (SIKI_ALU/output_int<19>)
     FDE:D                    -0.018          SIKI_ALU/output_buf_19
    ----------------------------------------
    Total                     17.928ns (5.846ns logic, 12.082ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCLK1'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.622ns (Levels of Logic = 2)
  Source:            ZD<7> (PAD)
  Destination:       SIKI_MEM/data_out_buf_7 (FF)
  Destination Clock: MCLK1 rising 1.5X

  Data Path: ZD<7> to SIKI_MEM/data_out_buf_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.710  ZD_7_IOBUF (N424)
     LUT5:I2->O            1   0.094   0.000  SIKI_MEM/data_out_buf_mux0000<7>1 (SIKI_MEM/data_out_buf_mux0000<7>)
     FDE:D                    -0.018          SIKI_MEM/data_out_buf_7
    ----------------------------------------
    Total                      1.622ns (0.912ns logic, 0.710ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCLK1'
  Total number of paths / destination ports: 227 / 54
-------------------------------------------------------------------------
Offset:              4.548ns (Levels of Logic = 2)
  Source:            load_heap_sig (FF)
  Destination:       XWA (PAD)
  Source Clock:      MCLK1 rising 1.5X

  Data Path: load_heap_sig to XWA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.471   1.195  load_heap_sig (load_heap_sig)
     LUT6:I0->O            1   0.094   0.336  SIKI_MEM/XWA1 (XWA_OBUF)
     OBUF:I->O                 2.452          XWA_OBUF (XWA)
    ----------------------------------------
    Total                      4.548ns (3.017ns logic, 1.531ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================


Total REAL time to Xst completion: 219.00 secs
Total CPU time to Xst completion: 218.19 secs
 
--> 


Total memory usage is 949536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  190 (   0 filtered)
Number of infos    :   96 (   0 filtered)

