module andcomp(
	input  [31:0] A01,
    input  [31:0] A02,
    output [31:0] AR
);
assign AR = A01 & A02;

endmodule
