Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 21 15:55:53 2024
| Host         : DESKTOP-9VA6RTJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: COUNT (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_counter/Q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_counter/Q_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_counter/Q_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 4.136ns (68.972%)  route 1.860ns (31.028%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  display/seg_reg[0]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  display/seg_reg[0]/Q
                         net (fo=1, routed)           1.860     2.485    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.996 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.996    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.090ns (68.587%)  route 1.873ns (31.413%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         LDCE                         0.000     0.000 r  display/seg_reg[6]/G
    SLICE_X65Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  display/seg_reg[6]/Q
                         net (fo=1, routed)           1.873     2.432    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.964 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.964    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.160ns (69.759%)  route 1.803ns (30.241%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  display/seg_reg[2]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  display/seg_reg[2]/Q
                         net (fo=1, routed)           1.803     2.428    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.964 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.964    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 4.154ns (70.808%)  route 1.713ns (29.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  display/seg_reg[1]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  display/seg_reg[1]/Q
                         net (fo=1, routed)           1.713     2.338    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.867 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.867    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.768ns  (logic 4.095ns (70.993%)  route 1.673ns (29.007%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         LDCE                         0.000     0.000 r  display/seg_reg[3]/G
    SLICE_X65Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  display/seg_reg[3]/Q
                         net (fo=1, routed)           1.673     2.232    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.768 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.768    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 4.079ns (70.864%)  route 1.677ns (29.136%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         LDCE                         0.000     0.000 r  display/seg_reg[4]/G
    SLICE_X65Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  display/seg_reg[4]/Q
                         net (fo=1, routed)           1.677     2.236    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.756 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.756    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.063ns (70.872%)  route 1.670ns (29.128%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         LDCE                         0.000     0.000 r  display/seg_reg[5]/G
    SLICE_X65Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  display/seg_reg[5]/Q
                         net (fo=1, routed)           1.670     2.229    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.733 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.733    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            bcd_counter/Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.547ns  (logic 1.453ns (31.952%)  route 3.094ns (68.048%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  CLEAR_IBUF_inst/O
                         net (fo=4, routed)           3.094     4.547    bcd_counter/AR[0]
    SLICE_X64Y19         FDCE                                         f  bcd_counter/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            bcd_counter/Q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.547ns  (logic 1.453ns (31.952%)  route 3.094ns (68.048%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  CLEAR_IBUF_inst/O
                         net (fo=4, routed)           3.094     4.547    bcd_counter/AR[0]
    SLICE_X64Y19         FDCE                                         f  bcd_counter/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLEAR
                            (input port)
  Destination:            bcd_counter/Q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.547ns  (logic 1.453ns (31.952%)  route 3.094ns (68.048%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  CLEAR (IN)
                         net (fo=0)                   0.000     0.000    CLEAR
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  CLEAR_IBUF_inst/O
                         net (fo=4, routed)           3.094     4.547    bcd_counter/AR[0]
    SLICE_X64Y19         FDCE                                         f  bcd_counter/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_counter/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.207ns (48.517%)  route 0.220ns (51.483%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.220     0.384    bcd_counter/Q[1]
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.043     0.427 r  bcd_counter/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.427    bcd_counter/p_0_in[2]
    SLICE_X64Y19         FDCE                                         r  bcd_counter/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_counter/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.757%)  route 0.220ns (51.243%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.220     0.384    bcd_counter/Q[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.045     0.429 r  bcd_counter/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.429    bcd_counter/p_0_in[1]
    SLICE_X64Y19         FDCE                                         r  bcd_counter/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_counter/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.757%)  route 0.220ns (51.243%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.220     0.384    bcd_counter/Q[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.045     0.429 r  bcd_counter/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.429    bcd_counter/p_0_in[3]
    SLICE_X64Y19         FDCE                                         r  bcd_counter/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_counter/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bcd_counter/Q_reg[0]/Q
                         net (fo=11, routed)          0.232     0.396    bcd_counter/Q[0]
    SLICE_X64Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  bcd_counter/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    bcd_counter/Q[0]_i_1_n_0
    SLICE_X64Y19         FDCE                                         r  bcd_counter/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.209ns (45.587%)  route 0.249ns (54.413%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.140     0.304    display/Q[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  display/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.110     0.458    display/seg_reg[3]_i_1_n_0
    SLICE_X65Y20         LDCE                                         r  display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.213ns (42.467%)  route 0.289ns (57.533%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.140     0.304    display/Q[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.049     0.353 r  display/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.149     0.502    display/seg_reg[4]_i_1_n_0
    SLICE_X65Y19         LDCE                                         r  display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.209ns (38.310%)  route 0.337ns (61.690%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.139     0.303    bcd_counter/Q[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  bcd_counter/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.198     0.546    display/D[3]
    SLICE_X65Y19         LDCE                                         r  display/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.209ns (36.998%)  route 0.356ns (63.002%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bcd_counter/Q_reg[0]/Q
                         net (fo=11, routed)          0.186     0.350    bcd_counter/Q[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  bcd_counter/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     0.565    display/D[2]
    SLICE_X64Y20         LDCE                                         r  display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.212ns (36.470%)  route 0.369ns (63.530%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[1]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[1]/Q
                         net (fo=11, routed)          0.139     0.303    bcd_counter/Q[1]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.048     0.351 r  bcd_counter/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.231     0.581    display/D[4]
    SLICE_X65Y19         LDCE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.213ns (36.359%)  route 0.373ns (63.641%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE                         0.000     0.000 r  bcd_counter/Q_reg[0]/C
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd_counter/Q_reg[0]/Q
                         net (fo=11, routed)          0.186     0.350    bcd_counter/Q[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.049     0.399 r  bcd_counter/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.187     0.586    display/D[0]
    SLICE_X64Y20         LDCE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------





