#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 14 13:13:32 2025
# Process ID: 67328
# Current directory: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1
# Command line: vivado -log test_env.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace
# Log file: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env.vdi
# Journal file: /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/vivado.jou
# Running On: Toni-HP-ProBook, OS: Linux, CPU Frequency: 1000.128 MHz, CPU Physical cores: 4, Host memory: 16652 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: link_design -top test_env -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.941 ; gain = 0.000 ; free physical = 2851 ; free virtual = 12651
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
Finished Parsing XDC File [/home/toni/Downloads/NexysA7_test_env.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.469 ; gain = 0.000 ; free physical = 2759 ; free virtual = 12559
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1735.469 ; gain = 411.941 ; free physical = 2759 ; free virtual = 12559
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1824.281 ; gain = 88.812 ; free physical = 2756 ; free virtual = 12556

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d92e4fb0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.141 ; gain = 459.859 ; free physical = 2385 ; free virtual = 12185

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d92e4fb0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2562.992 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23f9906b1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2562.992 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2468123e5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2562.992 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2468123e5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2595.008 ; gain = 32.016 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2468123e5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2595.008 ; gain = 32.016 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2468123e5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2595.008 ; gain = 32.016 ; free physical = 2144 ; free virtual = 11944
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.008 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
Ending Logic Optimization Task | Checksum: 24da46902

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2595.008 ; gain = 32.016 ; free physical = 2144 ; free virtual = 11944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24da46902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2595.008 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24da46902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.008 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.008 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
Ending Netlist Obfuscation Task | Checksum: 24da46902

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.008 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11944
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2595.008 ; gain = 859.539 ; free physical = 2144 ; free virtual = 11944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2635.027 ; gain = 32.016 ; free physical = 2140 ; free virtual = 11940
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e96518c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82c92613

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2111 ; free virtual = 11912

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ce2c3f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2126 ; free virtual = 11926

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ce2c3f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2126 ; free virtual = 11926
Phase 1 Placer Initialization | Checksum: ce2c3f66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2126 ; free virtual = 11926

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 113a0c866

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8cc25e5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16c330510

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2127 ; free virtual = 11927

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 891e3793

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11891

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 44 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 2, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 26 nets or LUTs. Breaked 5 LUTs, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11891

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             21  |                    26  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             21  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18797cf1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11891
Phase 2.4 Global Placement Core | Checksum: 1bb33abb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2089 ; free virtual = 11889
Phase 2 Global Placement | Checksum: 1bb33abb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2089 ; free virtual = 11889

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f476c51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2089 ; free virtual = 11889

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163a0def5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2088 ; free virtual = 11889

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e3962bee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2088 ; free virtual = 11889

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15592e08b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2088 ; free virtual = 11889

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 182e0eb74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2090 ; free virtual = 11890

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 253387ac7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2083 ; free virtual = 11884

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2157312e4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11884

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18f73e687

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11884

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e0b35be9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2077 ; free virtual = 11877
Phase 3 Detail Placement | Checksum: 1e0b35be9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2077 ; free virtual = 11877

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d26bf7aa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.785 | TNS=-28.272 |
Phase 1 Physical Synthesis Initialization | Checksum: 17a116c43

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2077 ; free virtual = 11877
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 212a997d6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2077 ; free virtual = 11877
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d26bf7aa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2077 ; free virtual = 11877

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.989. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a8ed915a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2088 ; free virtual = 11888

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2089 ; free virtual = 11889
Phase 4.1 Post Commit Optimization | Checksum: 1a8ed915a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2089 ; free virtual = 11889

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a8ed915a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a8ed915a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891
Phase 4.3 Placer Reporting | Checksum: 1a8ed915a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ccd1c939

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891
Ending Placer Task | Checksum: 4f1bdf53

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2091 ; free virtual = 11891
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2115 ; free virtual = 11915
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2112 ; free virtual = 11914
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2102 ; free virtual = 11903
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2114 ; free virtual = 11915
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11885
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.26s |  WALL: 0.15s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11885

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-8.952 |
Phase 1 Physical Synthesis Initialization | Checksum: c3d16066

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11884
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-8.952 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c3d16066

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2084 ; free virtual = 11884

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-8.952 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net connectIFetch/Zero.  Re-placed instance connectIFetch/plusOp_carry_i_5
INFO: [Physopt 32-735] Processed net connectIFetch/Zero. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-8.427 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/Zero. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.964 | TNS=-8.327 |
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_9_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_9_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.928 | TNS=-7.448 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.898 | TNS=-6.728 |
INFO: [Physopt 32-710] Processed net connectIFetch/Zero. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-5.743 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.849 | TNS=-5.621 |
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-6.247 |
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[2]_31[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-5.932 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_34[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.800 | TNS=-5.722 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.798 | TNS=-5.685 |
INFO: [Physopt 32-663] Processed net connectIFetch/plusOp_carry_i_15_n_0.  Re-placed instance connectIFetch/plusOp_carry_i_15
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.795 | TNS=-5.632 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.782 | TNS=-5.398 |
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_31[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.774 | TNS=-5.254 |
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-5.153 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_37[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.764 | TNS=-5.051 |
INFO: [Physopt 32-663] Processed net connectIFetch/CONV_INTEGER[3]_repN.  Re-placed instance connectIFetch/PCReg_reg[5]_replica
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-4.914 |
INFO: [Physopt 32-663] Processed net connectIFetch/CONV_INTEGER[2].  Re-placed instance connectIFetch/PCReg_reg[4]
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-5.054 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_33[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.750 | TNS=-4.974 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_38[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-4.789 |
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.717 | TNS=-4.540 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/Zero. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-1.426 |
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg[4]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-1.426 |
Phase 3 Critical Path Optimization | Checksum: 1bde5ed66

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2044 ; free virtual = 11846

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-1.426 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.444 | TNS=-1.558 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/Zero. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_5_comp_1.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-1.442 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net connectIFetch/plusOp_carry_i_11_n_0.  Re-placed instance connectIFetch/plusOp_carry_i_11_comp
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-1.400 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_11_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_11_comp_1.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-1.186 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net connectIFetch/plusOp_carry_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_38[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-1.109 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[6]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.349 | TNS=-1.049 |
INFO: [Physopt 32-710] Processed net connectIFetch/plusOp_carry_i_11_n_0. Critical path length was reduced through logic transformation on cell connectIFetch/plusOp_carry_i_11_comp.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[6]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-1.020 |
INFO: [Physopt 32-702] Processed net connectExecute/plusOp__88_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_34[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.341 | TNS=-1.012 |
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[4]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-0.996 |
INFO: [Physopt 32-81] Processed net connectIFetch/CONV_INTEGER[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net connectIFetch/CONV_INTEGER[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.334 | TNS=-0.984 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_0_5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/PCReg_reg[6]_31[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/mux1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Zero. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-0.869 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_24_29_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[3]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-0.854 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net connectIFetch/reg_file_reg_r1_0_31_0_5_i_15_n_0.  Re-placed instance connectIFetch/reg_file_reg_r1_0_31_0_5_i_15
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_0_5_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.295 | TNS=-0.778 |
INFO: [Physopt 32-702] Processed net connectIFetch/CONV_INTEGER[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/PCReg_reg[2]_31[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.287 | TNS=-0.746 |
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/plusOp_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/reg_file_reg_r1_0_31_18_23_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectExecute/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net connectIDecode/PCReg_reg[6]_34[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-0.734 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net connectIFetch/reg_file_reg_r1_0_31_0_5_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-0.734 |
INFO: [Physopt 32-702] Processed net connectIFetch/PCReg_reg[2]_31[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/PCIn[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIFetch/Instruction[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net connectIDecode/reg_file_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-0.734 |
Phase 4 Critical Path Optimization | Checksum: 1b345a7bc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 11835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 11835
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.284 | TNS=-0.734 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.705  |          8.218  |            8  |              0  |                    37  |           0  |           2  |  00:00:10  |
|  Total          |          0.705  |          8.218  |            8  |              0  |                    37  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 11835
Ending Physical Synthesis Task | Checksum: 20d34331e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 11835
INFO: [Common 17-83] Releasing license: Implementation
310 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2034 ; free virtual = 11835
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2707.062 ; gain = 0.000 ; free physical = 2035 ; free virtual = 11837
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f7f4270d ConstDB: 0 ShapeSum: 2d01a297 RouteDB: 0
Post Restoration Checksum: NetGraph: 75356829 NumContArr: 7af50229 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f02a6a52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2769.613 ; gain = 61.957 ; free physical = 1906 ; free virtual = 11707

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f02a6a52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2801.613 ; gain = 93.957 ; free physical = 1875 ; free virtual = 11676

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f02a6a52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2801.613 ; gain = 93.957 ; free physical = 1875 ; free virtual = 11676
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 194754e76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1842 ; free virtual = 11644
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.146 | TNS=-0.289 | WHS=-0.071 | THS=-0.563 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 568
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 568
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e3706492

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1850 ; free virtual = 11651

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e3706492

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1850 ; free virtual = 11651
Phase 3 Initial Routing | Checksum: 223f74195

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1848 ; free virtual = 11649

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.183 | TNS=-15.881| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12d1751f5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1848 ; free virtual = 11649

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.726 | TNS=-8.222 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12552ac43

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1848 ; free virtual = 11650

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.875 | TNS=-13.708| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c3b4fb0c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1852 ; free virtual = 11653
Phase 4 Rip-up And Reroute | Checksum: 1c3b4fb0c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1852 ; free virtual = 11653

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11b494fb3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1852 ; free virtual = 11653
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.811 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 268ad0433

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 268ad0433

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643
Phase 5 Delay and Skew Optimization | Checksum: 268ad0433

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f4acf7a0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.811 | WHS=0.159  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4acf7a0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643
Phase 6 Post Hold Fix | Checksum: 1f4acf7a0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.188972 %
  Global Horizontal Routing Utilization  = 0.199133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26454a08b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1841 ; free virtual = 11643

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26454a08b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2828.910 ; gain = 121.254 ; free physical = 1838 ; free virtual = 11639

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0b7844b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2844.918 ; gain = 137.262 ; free physical = 1837 ; free virtual = 11639

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.631 | TNS=-5.811 | WHS=0.159  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f0b7844b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2844.918 ; gain = 137.262 ; free physical = 1837 ; free virtual = 11639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2844.918 ; gain = 137.262 ; free physical = 1881 ; free virtual = 11682

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
329 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2844.918 ; gain = 137.855 ; free physical = 1881 ; free virtual = 11682
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2844.918 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11682
INFO: [Common 17-1381] The checkpoint '/media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/toni/stuff/TUCN/UTCN/Second_Year/II/CA/Lab/L1/test_env/test_env.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
341 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 13:14:55 2025...
