// Seed: 2019253205
module module_0;
  reg id_1;
  assign id_1 = 1;
  reg id_2;
  always id_2 <= id_1;
  logic [7:0][1][1][1 : 1] id_3;
  initial id_2 = 1'd0;
  assign id_1 = id_2;
  reg id_4 = id_2;
  id_5(
      1'b0
  );
  assign id_3[1] = 1;
  assign id_1 = 1;
  assign id_4 = 1;
  wire id_6;
  id_7(
      1'b0
  );
  wire id_8;
  reg id_9 = id_4;
  logic [7:0] id_10 = id_3;
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0 id_2
);
  module_0();
  assign id_0 = id_2;
endmodule
