[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sat Jan  6 21:35:03 2018
[*]
[dumpfile] "/tmp/__riscv.vcd"
[dumpfile_mtime] "Sat Jan  6 21:04:11 2018"
[dumpfile_size] 11477
[savefile] "/home/alexru/Dropbox/Projects/riscv/test/riscv.gtkw"
[timestart] 0
[size] 1920 1027
[pos] -1 -1
*-15.000000 16840000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] riscv_tb.
[treeopen] riscv_tb.core_i.
[sst_width] 250
[signals_width] 206
[sst_expanded] 1
[sst_vpaned_height] 300
@28
riscv_tb.core_i.clk_i
riscv_tb.core_i.reset_i
@200
-
@28
riscv_tb.core_i.ird_o
@c00022
riscv_tb.core_i.iaddr_o[31:0]
@28
(0)riscv_tb.core_i.iaddr_o[31:0]
(1)riscv_tb.core_i.iaddr_o[31:0]
(2)riscv_tb.core_i.iaddr_o[31:0]
(3)riscv_tb.core_i.iaddr_o[31:0]
(4)riscv_tb.core_i.iaddr_o[31:0]
(5)riscv_tb.core_i.iaddr_o[31:0]
(6)riscv_tb.core_i.iaddr_o[31:0]
(7)riscv_tb.core_i.iaddr_o[31:0]
(8)riscv_tb.core_i.iaddr_o[31:0]
(9)riscv_tb.core_i.iaddr_o[31:0]
(10)riscv_tb.core_i.iaddr_o[31:0]
(11)riscv_tb.core_i.iaddr_o[31:0]
(12)riscv_tb.core_i.iaddr_o[31:0]
(13)riscv_tb.core_i.iaddr_o[31:0]
(14)riscv_tb.core_i.iaddr_o[31:0]
(15)riscv_tb.core_i.iaddr_o[31:0]
(16)riscv_tb.core_i.iaddr_o[31:0]
(17)riscv_tb.core_i.iaddr_o[31:0]
(18)riscv_tb.core_i.iaddr_o[31:0]
(19)riscv_tb.core_i.iaddr_o[31:0]
(20)riscv_tb.core_i.iaddr_o[31:0]
(21)riscv_tb.core_i.iaddr_o[31:0]
(22)riscv_tb.core_i.iaddr_o[31:0]
(23)riscv_tb.core_i.iaddr_o[31:0]
(24)riscv_tb.core_i.iaddr_o[31:0]
(25)riscv_tb.core_i.iaddr_o[31:0]
(26)riscv_tb.core_i.iaddr_o[31:0]
(27)riscv_tb.core_i.iaddr_o[31:0]
(28)riscv_tb.core_i.iaddr_o[31:0]
(29)riscv_tb.core_i.iaddr_o[31:0]
(30)riscv_tb.core_i.iaddr_o[31:0]
(31)riscv_tb.core_i.iaddr_o[31:0]
@1401200
-group_end
@22
riscv_tb.core_i.irdata_i[31:0]
@200
-
@28
riscv_tb.core_i.if_ird_req_r
riscv_tb.core_i.if_pf_valid_r
@200
-
@22
riscv_tb.core_i.if_opcode_r[31:0]
@28
riscv_tb.core_i.if_lvalid_r
riscv_tb.core_i.if_hvalid_r
@200
-
-
-
-
-
@28
riscv_tb.core_i.rd_we_w
@24
riscv_tb.core_i.rd_index_w[4:0]
@22
riscv_tb.core_i.rd_value_w[31:0]
@200
-
@28
riscv_tb.core_i.ex_stall_sh_w
@200
-
@28
riscv_tb.core_i.lock_o
riscv_tb.core_i.id_lock_r
riscv_tb.core_i.id_illegal_w
riscv_tb.core_i.id_ready_w
@20000
-
@28
riscv_tb.core_i.zzz_w
@200
-
@28
riscv_tb.core_i.hazard_w
riscv_tb.core_i.id_hazard_w
riscv_tb.core_i.ex_hazard_w
[pattern_trace] 1
[pattern_trace] 0
