============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  06:43:30 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-9695 ps) Setup Check with Pin data_pins_/dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins_/dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     168                  
     Required Time:=     832                  
      Launch Clock:-       0                  
         Data Path:-   10527                  
             Slack:=   -9695                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/fopt75/Q -       A->Q  F     BUX1           3  28.4   137   165    9059 
  alu_/b2v_input_bit_select/g68/Q    -       A->Q  R     NA2X2          2  19.7   136    99    9158 
  alu_/b2v_input_bit_select/g64/Q    -       B->Q  F     NO2I1X1        1  14.9   101    86    9244 
  alu_/g353/Q                        -       A->Q  F     BTHX4          5  59.5   500   182    9426 
  alu_/g10/Q                         -       A->Q  F     BTHX2          5  37.8   500   287    9713 
  sw2_/g6/Q                          -       A->Q  F     BTLX2          4  53.6   500   339   10052 
  sw1_/g84/Q                         -       A->Q  R     INX2           1  15.9   168   154   10206 
  sw1_/g14/Q                         -       A->Q  F     ITHX1          3  34.7   500   110   10316 
  data_pins_/g354/Q                  -       A->Q  R     INX2           1  11.2   128   117   10434 
  data_pins_/g338/Q                  -       B->Q  F     ON21X1         1   8.9   109    93   10527 
  data_pins_/dout_reg[2]/D           -       -     F     DFFQX0         1     -     -     0   10527 
#---------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-9170 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-   10100                  
             Slack:=   -9170                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                        -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g123/Q       -       A->Q  F     INX2           1  11.2   102    55    9391 
  alu_/b2v_input_shift/g118/Q       -       A->Q  R     ON21X1         1  14.9   244   161    9552 
  alu_/g69/Q                        -       A->Q  R     BTHX4          5  59.5   500   180    9733 
  alu_/b2v_op1_latch_mux_low/g130/Q -       B->Q  F     NA2X1          1   9.3   140    79    9812 
  alu_/b2v_op1_latch_mux_low/g145/Q -       AN->Q F     NO2I1X1        1  10.9    88   171    9983 
  alu_/b2v_op1_latch_mux_low/g117/Q -       B->Q  R     NO2I1X1        1   9.4   155   117   10100 
  alu_/op1_low_reg[2]/D             -       -     R     DFFQX2         1     -     -     0   10100 
#--------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-9169 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-   10099                  
             Slack:=   -9169                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                        -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g100/Q       -       A->Q  R     AND2X4         1  18.1    70   130    9466 
  alu_/b2v_input_shift/g120/Q       -       B->Q  F     NO2I1X4        1  20.8    64    40    9506 
  alu_/b2v_input_shift/g117/Q       -       B->Q  R     NA2X4          1  21.7    96    74    9579 
  alu_/g71/Q                        -       A->Q  R     BTHX8          5  76.1   500   153    9732 
  alu_/b2v_op1_latch_mux_low/g131/Q -       B->Q  F     NA2X1          1   9.3   140    79    9811 
  alu_/b2v_op1_latch_mux_low/g149/Q -       AN->Q F     NO2I1X1        1  10.9    88   171    9982 
  alu_/b2v_op1_latch_mux_low/g119/Q -       B->Q  R     NO2I1X1        1   9.4   155   117   10099 
  alu_/op1_low_reg[0]/D             -       -     R     DFFQX2         1     -     -     0   10099 
#--------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-9142 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-   10072                  
             Slack:=   -9142                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q    -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                        -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                          -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                         -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g123/Q        -       A->Q  F     INX2           1  11.2   102    55    9391 
  alu_/b2v_input_shift/g118/Q        -       A->Q  R     ON21X1         1  14.9   244   161    9552 
  alu_/g69/Q                         -       A->Q  R     BTHX4          5  59.5   500   180    9733 
  alu_/b2v_op2_latch_mux_high/g131/Q -       B->Q  R     AND2X1         1  10.9   129   148    9881 
  alu_/b2v_op2_latch_mux_high/g121/Q -       B->Q  F     NO2X1          1  10.9    84    75    9956 
  alu_/b2v_op2_latch_mux_high/g117/Q -       B->Q  R     NO2I1X1        1   9.4   155   116   10072 
  alu_/op2_high_reg[2]/D             -       -     R     DFFQX2         1     -     -     0   10072 
#---------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-9141 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-   10071                  
             Slack:=   -9141                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q    -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                        -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                          -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                         -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g100/Q        -       A->Q  R     AND2X4         1  18.1    70   130    9466 
  alu_/b2v_input_shift/g120/Q        -       B->Q  F     NO2I1X4        1  20.8    64    40    9506 
  alu_/b2v_input_shift/g117/Q        -       B->Q  R     NA2X4          1  21.7    96    74    9579 
  alu_/g71/Q                         -       A->Q  R     BTHX8          5  76.1   500   153    9732 
  alu_/b2v_op2_latch_mux_high/g130/Q -       B->Q  R     AND2X1         1  10.9   129   148    9880 
  alu_/b2v_op2_latch_mux_high/g123/Q -       B->Q  F     NO2X1          1  10.9    84    75    9955 
  alu_/b2v_op2_latch_mux_high/g119/Q -       B->Q  R     NO2I1X1        1   9.4   155   116   10071 
  alu_/op2_high_reg[0]/D             -       -     R     DFFQX2         1     -     -     0   10071 
#---------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-9035 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      72                  
     Required Time:=     928                  
      Launch Clock:-       0                  
         Data Path:-    9964                  
             Slack:=   -9035                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                        -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g123/Q       -       A->Q  F     INX2           1  11.2   102    55    9391 
  alu_/b2v_input_shift/g118/Q       -       A->Q  R     ON21X1         1  14.9   244   161    9552 
  alu_/g69/Q                        -       A->Q  R     BTHX4          5  59.5   500   180    9733 
  alu_/b2v_op2_latch_mux_low/g126/Q -       B->Q  F     NA2X1          1  10.7   147    87    9820 
  alu_/b2v_op2_latch_mux_low/g118/Q -       A->Q  R     AN21X1         1   9.4   192   143    9963 
  alu_/op2_low_reg[2]/D             -       -     R     DFFQX2         1     -     -     0    9964 
#--------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-9031 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      67                  
     Required Time:=     933                  
      Launch Clock:-       0                  
         Data Path:-    9964                  
             Slack:=   -9031                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                        -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g100/Q       -       A->Q  R     AND2X4         1  18.1    70   130    9466 
  alu_/b2v_input_shift/g120/Q       -       B->Q  F     NO2I1X4        1  20.8    64    40    9506 
  alu_/b2v_input_shift/g117/Q       -       B->Q  R     NA2X4          1  21.7    96    74    9579 
  alu_/g71/Q                        -       A->Q  R     BTHX8          5  76.1   500   153    9732 
  alu_/b2v_op2_latch_mux_low/g127/Q -       B->Q  F     NA2X1          1  10.7   147    87    9819 
  alu_/b2v_op2_latch_mux_low/g119/Q -       A->Q  R     AN21X1         1   9.6   194   144    9964 
  alu_/op2_low_reg[0]/D             -       -     R     DFFSQX4        1     -     -     0    9964 
#--------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-8895 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     163                  
     Required Time:=     837                  
      Launch Clock:-       0                  
         Data Path:-    9732                  
             Slack:=   -8895                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/g71/Q    -       A->Q  R     NA2X4          2  26.9   161    71    8965 
  alu_/b2v_input_bit_select/g79/Q    -       B->Q  F     NO2I1X4        1  14.9    66    41    9006 
  alu_/g5/Q                          -       A->Q  F     BTHX4          6  70.3   500   181    9187 
  alu_/b2v_op2_latch_mux_high/g140/Q -       A->Q  F     AND2X1         1   9.8    93   357    9544 
  alu_/b2v_op2_latch_mux_high/g120/Q -       A->Q  R     NO2X1          1  10.9   170   113    9656 
  alu_/b2v_op2_latch_mux_high/g116/Q -       B->Q  F     NO2I1X1        1   9.4    88    76    9732 
  alu_/op2_high_reg[3]/D             -       -     F     DFFQX2         1     -     -     0    9732 
#---------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-8862 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     161                  
     Required Time:=     839                  
      Launch Clock:-       0                  
         Data Path:-    9701                  
             Slack:=   -8862                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/g71/Q    -       A->Q  R     NA2X4          2  26.9   161    71    8965 
  alu_/b2v_input_bit_select/g79/Q    -       B->Q  F     NO2I1X4        1  14.9    66    41    9006 
  alu_/g5/Q                          -       A->Q  F     BTHX4          6  70.3   500   181    9187 
  alu_/b2v_op1_latch_mux_low/g140/Q  -       A->Q  F     AND2X1         1  12.3   102   366    9553 
  alu_/b2v_op1_latch_mux_low/g143/Q  -       B->Q  R     NO2I1X2        1  10.9   110    80    9633 
  alu_/b2v_op1_latch_mux_low/g116/Q  -       B->Q  F     NO2I1X1        1   9.4    76    69    9701 
  alu_/op1_low_reg[3]/D              -       -     F     DFFQX2         1     -     -     0    9701 
#---------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-8724 ps) Setup Check with Pin alu_flags_/DFFE_inst_latch_pf_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_flags_/DFFE_inst_latch_pf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     125                  
     Required Time:=    1875                  
      Launch Clock:-       0                  
         Data Path:-   10599                  
             Slack:=   -8724                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                 -       -      R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                 -       C->Q   R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                              -       A->Q   R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                 -       A->Q   F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                 -       A->Q   R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                 -       B->Q   F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                 -       B->Q   R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                 -       C->Q   F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                 -       B->Q   R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                   -       A->Q   F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                   -       A->Q   R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                   -       A->Q   F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                   -       A->Q   R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                   -       A->Q   F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                   -       B->Q   R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                -       A->Q   F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                   -       AN->Q  F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                   -       F->Q   F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                   -       A->Q   F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                   -       B->Q   F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                   -       A->Q   R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                    -       E->Q   R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                    -       A->Q   F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                    -       A->Q   R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                          -       A->Q   R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q         -       A->Q   F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q         -       A->Q   R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                          -       A->Q   R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                          -       A->Q   R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                           -       A->Q   R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                          -       A->Q   R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q     -       B->Q   F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                           -       A->Q   F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                           -       A->Q   F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q           -       A->Q   F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q         -       B->Q   R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q         -       A->Q   F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                          -       A->Q   F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                          -       A->Q   F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                          -       A->Q   R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                           -       A->Q   F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                          -       A->Q   F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q     -       A->Q   R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                         -       A->Q   F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                           -       A->Q   R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                          -       A->Q   R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g123/Q         -       A->Q   F     INX2           1  11.2   102    55    9391 
  alu_/b2v_input_shift/g118/Q         -       A->Q   R     ON21X1         1  14.9   244   161    9552 
  alu_/g69/Q                          -       A->Q   R     BTHX4          5  59.5   500   180    9733 
  alu_/g10/Q                          -       A->Q   R     BTHX2          5  37.8   500   218    9950 
  sw2_/g6/Q                           -       A->Q   R     BTLX2          4  53.6   500   256   10207 
  alu_flags_/g443/Q                   -       A->Q   F     INX2           1  10.9   229    47   10254 
  alu_flags_/g430/Q                   -       B->Q   R     NO2I1X1        1  12.3   196   156   10409 
  alu_flags_/g420/Q                   -       B->Q   F     NO2I1X2        1  11.3    66    50   10459 
  alu_flags_/g402/Q                   -       IN1->Q R     MU2IX1         1   9.7   201   139   10599 
  alu_flags_/DFFE_inst_latch_pf_reg/D -       -      R     DFRQX1         1     -     -     0   10599 
#-----------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-8705 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     227                  
     Required Time:=    1773                  
      Launch Clock:-       0                  
         Data Path:-   10477                  
             Slack:=   -8705                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                      -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                     -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                       -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                      -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g123/Q     -       A->Q  F     INX2           1  11.2   102    55    9391 
  alu_/b2v_input_shift/g118/Q     -       A->Q  R     ON21X1         1  14.9   244   161    9552 
  alu_/g69/Q                      -       A->Q  R     BTHX4          5  59.5   500   180    9733 
  alu_/g10/Q                      -       A->Q  R     BTHX2          5  37.8   500   218    9950 
  sw2_/g6/Q                       -       A->Q  R     BTLX2          4  53.6   500   256   10207 
  sw1_/g84/Q                      -       A->Q  F     INX2           1  15.9   254    70   10276 
  sw1_/g14/Q                      -       A->Q  R     ITHX1          3  34.7   500   201   10477 
  ir__opcode_reg[2]/D             -       -     R     DFRRX4         3     -     -     0   10477 
#------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-8626 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     168                  
     Required Time:=     832                  
      Launch Clock:-       0                  
         Data Path:-    9458                  
             Slack:=   -8626                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/g71/Q    -       A->Q  R     NA2X4          2  26.9   161    71    8965 
  alu_/b2v_input_bit_select/g79/Q    -       B->Q  F     NO2I1X4        1  14.9    66    41    9006 
  alu_/g5/Q                          -       A->Q  F     BTHX4          6  70.3   500   181    9187 
  alu_/b2v_op1_latch_mux_high/g56/Q  -       A->Q  R     INX1           1   9.8   219   202    9389 
  alu_/b2v_op1_latch_mux_high/g47/Q  -       A->Q  F     NO2X1          1   9.4   117    69    9458 
  alu_/op1_high_reg[3]/D             -       -     F     DFFQX2         1     -     -     0    9458 
#---------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-8617 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-    9547                  
             Slack:=   -8617                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/b2v_op1_latch_mux_low/g132/Q -       B->Q  F     NA2X1          1   9.3   140    79    9259 
  alu_/b2v_op1_latch_mux_low/g147/Q -       AN->Q F     NO2I1X1        1  10.9    90   171    9430 
  alu_/b2v_op1_latch_mux_low/g118/Q -       B->Q  R     NO2I1X1        1   9.4   155   117    9547 
  alu_/op1_low_reg[1]/D             -       -     R     DFFQX2         1     -     -     0    9547 
#--------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-8591 ps) Setup Check with Pin alu_flags_/DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_flags_/DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     123                  
     Required Time:=    1877                  
      Launch Clock:-       0                  
         Data Path:-   10468                  
             Slack:=   -8591                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                  -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                  -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                               -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                  -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                  -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                  -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                  -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                  -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                  -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                    -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                    -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                    -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                    -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                    -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                    -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                 -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                    -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                    -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                    -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                    -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                    -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                     -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                     -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                     -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                           -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q          -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q          -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                           -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                           -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                            -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                           -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q      -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                            -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                            -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q            -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q          -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q          -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                           -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                           -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                           -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                            -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                           -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q      -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                          -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                            -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                           -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g100/Q          -       A->Q  R     AND2X4         1  18.1    70   130    9466 
  alu_/b2v_input_shift/g120/Q          -       B->Q  F     NO2I1X4        1  20.8    64    40    9506 
  alu_/b2v_input_shift/g117/Q          -       B->Q  R     NA2X4          1  21.7    96    74    9579 
  alu_/g71/Q                           -       A->Q  R     BTHX8          5  76.1   500   153    9732 
  alu_/g357/Q                          -       A->Q  F     INX3           1  15.9   107    66    9798 
  alu_/g12/Q                           -       A->Q  R     ITHX1          6  49.8   500   219   10016 
  alu_control_/g50/Q                   -       A->Q  F     NA2X4          1  18.0   118    56   10073 
  alu_control_/g49/Q                   -       A->Q  R     NA2X4          1  13.0    94    65   10137 
  alu_flags_/b2v_inst_mux_cf2/g36/Q    -       B->Q  F     NA3I1X2        1  17.8   104    79   10216 
  alu_flags_/b2v_inst_mux_cf2/g35/Q    -       B->Q  R     NA3I1X4        1   9.9   114    79   10296 
  alu_flags_/g410/Q                    -       A->Q  F     NA2X1          1  10.6    90    71   10367 
  alu_flags_/g401/Q                    -       B->Q  R     NA2I1X1        1   9.7   131   101   10468 
  alu_flags_/DFFE_inst_latch_cf2_reg/D -       -     R     DFRQX1         1     -     -     0   10468 
#-----------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-8589 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      70                  
     Required Time:=     930                  
      Launch Clock:-       0                  
         Data Path:-    9519                  
             Slack:=   -8589                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                             -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                  -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                  -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                  -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                  -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                  -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                  -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q               -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                  -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                  -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                  -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                  -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                  -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                   -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                   -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                   -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                         -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q        -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q        -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                         -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                         -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                          -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                         -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q    -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                          -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                          -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q          -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q        -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q        -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                         -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                         -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                         -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                          -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                         -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q    -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                        -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                          -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/b2v_op2_latch_mux_high/g132/Q -       B->Q  R     AND2X1         1  10.9   129   148    9328 
  alu_/b2v_op2_latch_mux_high/g122/Q -       B->Q  F     NO2X1          1  10.9    84    75    9403 
  alu_/b2v_op2_latch_mux_high/g118/Q -       B->Q  R     NO2I1X1        1   9.4   155   116    9519 
  alu_/op2_high_reg[1]/D             -       -     R     DFFQX2         1     -     -     0    9519 
#---------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-8482 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      72                  
     Required Time:=     928                  
      Launch Clock:-       0                  
         Data Path:-    9411                  
             Slack:=   -8482                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                        -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                        -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                         -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                        -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q   -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                       -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                         -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/b2v_op2_latch_mux_low/g128/Q -       B->Q  F     NA2X1          1  10.7   147    87    9267 
  alu_/b2v_op2_latch_mux_low/g117/Q -       A->Q  R     AN21X1         1   9.4   192   143    9411 
  alu_/op2_low_reg[1]/D             -       -     R     DFFQX2         1     -     -     0    9411 
#--------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-8482 ps) Setup Check with Pin alu_flags_/SYNTHESIZED_WIRE_39_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_flags_/SYNTHESIZED_WIRE_39_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     273                  
     Required Time:=    1727                  
      Launch Clock:-       0                  
         Data Path:-   10209                  
             Slack:=   -8482                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                  -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                  -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                               -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                  -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                  -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                  -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                  -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                  -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                  -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                    -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                    -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                    -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                    -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                    -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                    -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                 -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                    -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                    -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                    -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                    -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                    -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                     -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                     -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                     -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                           -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q          -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q          -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                           -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                           -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                            -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                           -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q      -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                            -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                            -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q            -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q          -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q          -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                           -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                           -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                           -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                            -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                           -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/g62/Q      -       A->Q  R     NO3X4          1  20.9   203   182    8882 
  alu_/g220/Q                          -       A->Q  F     INX3           1  15.9    66    51    8934 
  alu_/g3/Q                            -       A->Q  R     ITHX1          5  62.6   500   246    9180 
  alu_/g11/Q                           -       A->Q  R     BTHX8          5  47.3   500   156    9336 
  alu_/b2v_input_shift/g100/Q          -       A->Q  R     AND2X4         1  18.1    70   130    9466 
  alu_/b2v_input_shift/g120/Q          -       B->Q  F     NO2I1X4        1  20.8    64    40    9506 
  alu_/b2v_input_shift/g117/Q          -       B->Q  R     NA2X4          1  21.7    96    74    9579 
  alu_/g71/Q                           -       A->Q  R     BTHX8          5  76.1   500   153    9732 
  alu_/g216/Q                          -       B->Q  F     NO3X4          1  10.6   120    82    9814 
  alu_flags_/g448/Q                    -       B->Q  R     NA2X1          1   9.9   144   110    9924 
  alu_flags_/g447/Q                    -       A->Q  F     NA2X1          2  17.6   141    97   10021 
  alu_flags_/g432/Q                    -       B->Q  R     NA2I1X1        1  10.6   144   118   10139 
  alu_flags_/g421/Q                    -       B->Q  F     NA2X1          1   9.9    91    70   10209 
  alu_flags_/SYNTHESIZED_WIRE_39_reg/D -       -     F     SDFRQX1        1     -     -     0   10209 
#-----------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-8127 ps) Setup Check with Pin data_pins_/dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins_/dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     169                  
     Required Time:=     831                  
      Launch Clock:-       0                  
         Data Path:-    8958                  
             Slack:=   -8127                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                      -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  data_pins_/g346/Q               -       B->Q  R     NA2I1X2        1   9.8   149   168    8869 
  data_pins_/g339/Q               -       C->Q  F     ON21X1         1   8.9   116    89    8958 
  data_pins_/dout_reg[4]/D        -       -     F     DFFX0          1     -     -     0    8958 
#------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-7931 ps) Setup Check with Pin alu_flags_/DFFE_inst_latch_nf_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_flags_/DFFE_inst_latch_nf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     146                  
     Required Time:=    1854                  
      Launch Clock:-       0                  
         Data Path:-    9785                  
             Slack:=   -7931                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                 -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                 -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                              -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                 -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                 -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                 -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                 -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                 -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                 -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                   -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                   -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                   -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                   -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                   -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                   -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                   -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                   -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                   -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                   -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                   -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                    -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                    -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                    -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                          -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q         -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q         -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                          -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                          -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                           -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                          -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q     -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                           -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                           -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q           -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q         -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q         -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                          -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                          -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                          -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                           -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                          -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q  -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/g71/Q     -       A->Q  R     NA2X4          2  26.9   161    71    8965 
  alu_/b2v_input_bit_select/g79/Q     -       B->Q  F     NO2I1X4        1  14.9    66    41    9006 
  alu_/g5/Q                           -       A->Q  F     BTHX4          6  70.3   500   181    9187 
  alu_flags_/g451/Q                   -       B->Q  R     NA2I1X2        1  10.0   225   282    9469 
  alu_flags_/g437/Q                   -       B->Q  F     NA3I1X1        1  10.9   138   102    9570 
  alu_flags_/g411/Q                   -       C->Q  R     NA3I1X1        1  10.6   179   144    9714 
  alu_flags_/g407/Q                   -       B->Q  F     NA2X1          1   9.6   134    70    9785 
  alu_flags_/DFFE_inst_latch_nf_reg/D -       -     F     DFRX4          1     -     -     0    9785 
#----------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-7792 ps) Setup Check with Pin alu_flags_/DFFE_inst_latch_sf_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_flags_/DFFE_inst_latch_sf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     145                  
     Required Time:=    1855                  
      Launch Clock:-       0                  
         Data Path:-    9647                  
             Slack:=   -7792                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                 -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                 -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                              -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                 -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                 -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                 -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                 -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                 -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                 -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                   -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                   -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                   -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                   -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                   -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                   -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                   -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                   -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                   -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                   -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                   -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                    -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                    -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                    -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                          -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q         -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q         -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                          -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                          -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                           -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                          -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q     -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                           -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                           -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q           -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q         -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q         -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                          -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                          -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                          -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                           -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                          -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  alu_/b2v_input_bit_select/fopt76/Q  -       A->Q  F     BUX2           2  24.3    78   193    8894 
  alu_/b2v_input_bit_select/g71/Q     -       A->Q  R     NA2X4          2  26.9   161    71    8965 
  alu_/b2v_input_bit_select/g79/Q     -       B->Q  F     NO2I1X4        1  14.9    66    41    9006 
  alu_/g5/Q                           -       A->Q  F     BTHX4          6  70.3   500   181    9187 
  alu_flags_/g453/Q                   -       A->Q  R     INX2           1  10.9   174   157    9344 
  alu_flags_/g452/Q                   -       B->Q  F     NO2I1X1        1   9.8    90    77    9421 
  alu_flags_/g424/Q                   -       A->Q  R     NO2X1          1  10.5   166   110    9531 
  alu_flags_/g408/Q                   -       B->Q  F     ON22X1         1   9.7   137   116    9647 
  alu_flags_/DFFE_inst_latch_sf_reg/D -       -     F     DFRQX1         1     -     -     0    9647 
#----------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-7320 ps) Setup Check with Pin data_pins_/dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins_/dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     169                  
     Required Time:=     831                  
      Launch Clock:-       0                  
         Data Path:-    8151                  
             Slack:=   -7320                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  sw2_/g35/Q                      -       A->Q  R     INX2           1  15.9   119   111    7448 
  sw2_/g5/Q                       -       A->Q  F     ITLX1          4  54.1   500   138    7586 
  sw1_/g13/Q                      -       A->Q  F     BTLX8          8  92.1   500   308    7894 
  data_pins_/g347/Q               -       B->Q  R     NA2I1X2        1   9.8   149   168    8062 
  data_pins_/g340/Q               -       C->Q  F     ON21X1         1   8.9   116    89    8151 
  data_pins_/dout_reg[3]/D        -       -     F     DFFX0          1     -     -     0    8151 
#------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-7237 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     168                  
     Required Time:=     832                  
      Launch Clock:-       0                  
         Data Path:-    8068                  
             Slack:=   -7237                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                         -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q         -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q       -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q       -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                        -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/b2v_op1_latch_mux_high/g59/Q -       A->Q  R     INX1           1   9.8   188   175    8002 
  alu_/b2v_op1_latch_mux_high/g50/Q -       A->Q  F     NO2X1          1   9.4   117    67    8068 
  alu_/op1_high_reg[0]/D            -       -     F     DFFQX2         1     -     -     0    8068 
#--------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-7142 ps) Setup Check with Pin interrupts__im1_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) interrupts__im1_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     130                  
     Required Time:=    1870                  
      Launch Clock:-       0                  
         Data Path:-    9012                  
             Slack:=   -7142                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                      -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  g2/Q                            -       C->Q  R     NA3I2X1        1  10.6   226   238    8939 
  g228/Q                          -       B->Q  F     NA2X1          1   9.5   100    72    9011 
  interrupts__im1_reg/D           -       -     F     DFRRQX2        1     -     -     0    9012 
#------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-7127 ps) Setup Check with Pin interrupts__im2_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) interrupts__im2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     130                  
     Required Time:=    1870                  
      Launch Clock:-       0                  
         Data Path:-    8996                  
             Slack:=   -7127                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                      -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  g242/Q                          -       B->Q  R     NA3I1X1        1  10.6   226   223    8924 
  g229/Q                          -       B->Q  F     NA2X1          1   9.5   100    72    8996 
  interrupts__im2_reg/D           -       -     F     DFRRQX2        1     -     -     0    8996 
#------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-7117 ps) Setup Check with Pin alu_flags_/DFFE_inst_latch_hf_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_flags_/DFFE_inst_latch_hf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     146                  
     Required Time:=    1854                  
      Launch Clock:-       0                  
         Data Path:-    8971                  
             Slack:=   -7117                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                 -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                 -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                              -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                 -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                 -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                 -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                 -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                 -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                 -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                   -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                   -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                   -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                   -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                   -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                   -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                   -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                   -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                   -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                   -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                   -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                    -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                    -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                    -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                          -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q         -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q         -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                          -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                          -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                           -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                          -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q     -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                           -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                           -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q           -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q         -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q         -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                          -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                          -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                          -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                           -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  alu_flags_/g444/Q                   -       A->Q  R     INX1           1  10.9   143   134    8605 
  alu_flags_/g433/Q                   -       B->Q  F     NO2I1X1        1  10.9    88    76    8681 
  alu_flags_/g426/Q                   -       B->Q  R     NO2I1X1        2  17.4   236   161    8842 
  alu_flags_/g403/Q                   -       B->Q  F     ON22X1         1   9.7   148   128    8970 
  alu_flags_/DFFE_inst_latch_hf_reg/D -       -     F     DFRQX1         1     -     -     0    8971 
#----------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-7117 ps) Setup Check with Pin alu_flags_/flags_hf2_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_flags_/flags_hf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     146                  
     Required Time:=    1854                  
      Launch Clock:-       0                  
         Data Path:-    8971                  
             Slack:=   -7117                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  alu_flags_/g444/Q               -       A->Q  R     INX1           1  10.9   143   134    8605 
  alu_flags_/g433/Q               -       B->Q  F     NO2I1X1        1  10.9    88    76    8681 
  alu_flags_/g426/Q               -       B->Q  R     NO2I1X1        2  17.4   236   161    8842 
  alu_flags_/g404/Q               -       B->Q  F     ON22X1         1   9.7   148   128    8970 
  alu_flags_/flags_hf2_reg/D      -       -     F     DFRQX1         1     -     -     0    8971 
#------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-6939 ps) Setup Check with Pin ir__opcode_reg[4]/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) ir__opcode_reg[4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     239                  
     Required Time:=    1761                  
      Launch Clock:-       0                  
         Data Path:-    8701                  
             Slack:=   -6939                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  alu_/b2v_input_shift/g2/Q       -       A->Q  F     AND2X4         1  12.3    47   190    7527 
  alu_/b2v_input_shift/g151/Q     -       B->Q  R     NO2I1X2        1  12.3   115    72    7599 
  alu_/b2v_input_shift/g138/Q     -       A->Q  F     NA2X2          1  14.9    87    58    7657 
  alu_/g75/Q                      -       A->Q  F     BTHX4          5  50.8   500   170    7827 
  alu_/g16/Q                      -       A->Q  F     BTHX2          5  43.6   500   364    8191 
  sw2_/g34/Q                      -       A->Q  R     INX2           1  15.9   150   139    8329 
  sw2_/g4/Q                       -       A->Q  F     ITLX1          4  54.1   500   142    8471 
  sw1_/g12/Q                      -       A->Q  F     BTLX8          7  69.9   500   230    8701 
  ir__opcode_reg[4]/D             -       -     F     DFRRX4         7     -     -     0    8701 
#------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-6574 ps) Setup Check with Pin alu_/op2_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     172                  
     Required Time:=     828                  
      Launch Clock:-       0                  
         Data Path:-    7403                  
             Slack:=   -6574                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                        -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                         -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                        -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q   -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                         -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/b2v_op2_latch_mux_low/g125/Q -       B->Q  R     NA2X1          1  10.7   277   318    7288 
  alu_/b2v_op2_latch_mux_low/g116/Q -       A->Q  F     AN21X1         1   9.4   138   114    7402 
  alu_/op2_low_reg[3]/D             -       -     F     DFFQX2         1     -     -     0    7403 
#--------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-6275 ps) Setup Check with Pin data_pins_/dout_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins_/dout_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     169                  
     Required Time:=     831                  
      Launch Clock:-       0                  
         Data Path:-    7106                  
             Slack:=   -6275                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C         -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q         -       C->Q  F     DFRRQX4        1 22.0    88   262     262 
  pla_decode_/g3450/Q         -       A->Q  F     BUX6           5 88.9    83   122     383 
  pla_decode_/g3485/Q         -       A->Q  R     INX4           4 74.1   103    78     461 
  pla_decode_/g4250/Q         -       A->Q  F     INX4           3 49.8    70    61     522 
  pla_decode_/g4192/Q         -       B->Q  R     NA3I1X4        1 25.9   135    87     609 
  pla_decode_/g4178/Q         -       A->Q  F     INX4           2 37.2    65    54     664 
  execute_/g47602/Q           -       A->Q  R     NA2X4          3 63.0   176   107     770 
  execute_/g47248/Q           -       B->Q  F     NO2X4          4 41.9    90    78     849 
  execute_/g46547/Q           -       B->Q  R     NA2X2          9 68.2   317   202    1051 
  execute_/g45994/Q           -       B->Q  F     NA2X1          3 24.5   185   133    1184 
  execute_/g45688/Q           -       B->Q  R     NO2X1          2 17.7   245   178    1362 
  execute_/g45454/Q           -       B->Q  R     AND2X1         2 18.6   184   176    1538 
  execute_/g45253/Q           -       B->Q  F     NA2X1          2 15.0   121    89    1628 
  execute_/g45058/Q           -       B->Q  F     OR2X1          2 16.3   110   216    1844 
  execute_/g44957/Q           -       B->Q  R     NO2X1          2 15.1   214   151    1995 
  execute_/g44891/Q           -       B->Q  R     AND2X1         2 14.9   155   159    2154 
  execute_/g44849/Q           -       B->Q  R     AND2X1         2 17.3   174   166    2320 
  execute_/g44814/Q           -       B->Q  R     AND2X1         2 17.9   178   170    2490 
  execute_/g44779/Q           -       B->Q  F     NA2X1          2 16.8   162    95    2584 
  execute_/g44752/Q           -       B->Q  F     OR2X1          7 51.1   239   315    2900 
  execute_/g48544/Q           -       A->Q  R     INX1           4 28.7   180   148    3048 
  execute_/g44723/Q           -       B->Q  F     NA2X1         11 79.2   456   285    3332 
  execute_/g44673/Q           -       A->Q  F     OA222X0        1  9.0   232   564    3896 
  execute_/g44655/Q           -       C->Q  F     AND6X1         1 10.9    99   248    4144 
  execute_/g44633/Q           -       C->Q  R     NA3X1          8 70.5   668   398    4542 
  alu_/g73/Q                  -       E->Q  F     ITHX0          5 56.0   986   634    5177 
  alu_/g196/Q                 -       A->Q  R     INX2           1 15.9   173   159    5336 
  alu_/g14/Q                  -       A->Q  F     ITHX1          5 37.9   500   116    5451 
  alu_/b2v_input_shift/g111/Q -       A->Q  R     NA2X1          1 12.3   199   199    5650 
  alu_/b2v_input_shift/g132/Q -       A->Q  F     NA2X2          1 14.9    88    63    5714 
  alu_/g74/Q                  -       A->Q  F     BTHX4          6 69.3   500   186    5899 
  alu_/g15/Q                  -       A->Q  F     BTHX8          5 43.0   500   317    6216 
  sw2_/g3/Q                   -       A->Q  F     BTHX4          4 89.4   500   285    6501 
  sw1_/g11/Q                  -       A->Q  F     BTHX16         9 80.5   500   348    6849 
  data_pins_/g348/Q           -       B->Q  R     NA2I1X2        1  9.8   149   168    7017 
  data_pins_/g341/Q           -       C->Q  F     ON21X1         1  8.9   116    89    7106 
  data_pins_/dout_reg[5]/D    -       -     F     DFFX0          1    -     -     0    7106 
#-------------------------------------------------------------------------------------------



Path 30: VIOLATED (-6229 ps) Setup Check with Pin alu_flags_/flags_xf_reg/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_flags_/flags_xf_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     125                  
     Required Time:=    1875                  
      Launch Clock:-       0                  
         Data Path:-    8104                  
             Slack:=   -6229                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q             -       C->Q   F     DFRRQX4        1 22.0    88   262     262 
  pla_decode_/g3450/Q             -       A->Q   F     BUX6           5 88.9    83   122     383 
  pla_decode_/g3485/Q             -       A->Q   R     INX4           4 74.1   103    78     461 
  pla_decode_/g4250/Q             -       A->Q   F     INX4           3 49.8    70    61     522 
  pla_decode_/g4192/Q             -       B->Q   R     NA3I1X4        1 25.9   135    87     609 
  pla_decode_/g4178/Q             -       A->Q   F     INX4           2 37.2    65    54     664 
  execute_/g47602/Q               -       A->Q   R     NA2X4          3 63.0   176   107     770 
  execute_/g47248/Q               -       B->Q   F     NO2X4          4 41.9    90    78     849 
  execute_/g46547/Q               -       B->Q   R     NA2X2          9 68.2   317   202    1051 
  execute_/g45994/Q               -       B->Q   F     NA2X1          3 24.5   185   133    1184 
  execute_/g45688/Q               -       B->Q   R     NO2X1          2 17.7   245   178    1362 
  execute_/g45454/Q               -       B->Q   R     AND2X1         2 18.6   184   176    1538 
  execute_/g45253/Q               -       B->Q   F     NA2X1          2 15.0   121    89    1628 
  execute_/g45058/Q               -       B->Q   F     OR2X1          2 16.3   110   216    1844 
  execute_/g44957/Q               -       B->Q   R     NO2X1          2 15.1   214   151    1995 
  execute_/g44891/Q               -       B->Q   R     AND2X1         2 14.9   155   159    2154 
  execute_/g44849/Q               -       B->Q   R     AND2X1         2 17.3   174   166    2320 
  execute_/g44814/Q               -       B->Q   R     AND2X1         2 17.9   178   170    2490 
  execute_/g44779/Q               -       B->Q   F     NA2X1          2 16.8   162    95    2584 
  execute_/g44752/Q               -       B->Q   F     OR2X1          7 51.1   239   315    2900 
  execute_/g48544/Q               -       A->Q   R     INX1           4 28.7   180   148    3048 
  execute_/g44723/Q               -       B->Q   F     NA2X1         11 79.2   456   285    3332 
  execute_/g44673/Q               -       A->Q   F     OA222X0        1  9.0   232   564    3896 
  execute_/g44655/Q               -       C->Q   F     AND6X1         1 10.9    99   248    4144 
  execute_/g44633/Q               -       C->Q   R     NA3X1          8 70.5   668   398    4542 
  alu_/g73/Q                      -       E->Q   F     ITHX0          5 56.0   986   634    5177 
  alu_/g196/Q                     -       A->Q   R     INX2           1 15.9   173   159    5336 
  alu_/g14/Q                      -       A->Q   F     ITHX1          5 37.9   500   116    5451 
  alu_/b2v_input_shift/g111/Q     -       A->Q   R     NA2X1          1 12.3   199   199    5650 
  alu_/b2v_input_shift/g132/Q     -       A->Q   F     NA2X2          1 14.9    88    63    5714 
  alu_/g74/Q                      -       A->Q   F     BTHX4          6 69.3   500   186    5899 
  alu_/g15/Q                      -       A->Q   F     BTHX8          5 43.0   500   317    6216 
  sw2_/g3/Q                       -       A->Q   F     BTHX4          4 89.4   500   285    6501 
  sw1_/g11/Q                      -       A->Q   F     BTHX16         9 80.5   500   348    6849 
  alu_/b2v_input_bit_select/g33/Q -       B->Q   R     NO2I1X4        1 14.9   140   143    6992 
  alu_/g1/Q                       -       A->Q   R     BTHX4          6 63.5   500   176    7168 
  alu_/g9/Q                       -       A->Q   R     BTHX6          5 47.9   500   146    7314 
  sw2_/g35/Q                      -       A->Q   F     INX2           1 15.9   114    68    7382 
  sw2_/g5/Q                       -       A->Q   R     ITLX1          4 54.1   500   229    7611 
  alu_flags_/g445/Q               -       A->Q   F     INX1           1 10.9   295   106    7717 
  alu_flags_/g434/Q               -       B->Q   R     NO2I1X1        1 10.9   189   158    7875 
  alu_flags_/g422/Q               -       B->Q   F     NO2I1X1        1 11.3    99    83    7958 
  alu_flags_/g405/Q               -       IN1->Q R     MU2IX1         1  9.7   211   146    8104 
  alu_flags_/flags_xf_reg/D       -       -      R     DFRQX1         1    -     -     0    8104 
#------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-6132 ps) Setup Check with Pin ir__opcode_reg[3]/C->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (F) ir__opcode_reg[3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     239                  
     Required Time:=    1761                  
      Launch Clock:-       0                  
         Data Path:-    7894                  
             Slack:=   -6132                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C             -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q             -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                          -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q             -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q             -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q             -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q             -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q             -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q             -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q               -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q               -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q               -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q               -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q               -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q               -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q            -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q               -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q               -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q               -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q               -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q               -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                      -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q     -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q     -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                      -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/g15/Q                      -       A->Q  R     BTHX8          5  43.0   500   130    6422 
  sw2_/g3/Q                       -       A->Q  R     BTHX4          4  89.4   500   218    6640 
  sw1_/g11/Q                      -       A->Q  R     BTHX16         9  80.5   500   100    6740 
  alu_/b2v_input_bit_select/g33/Q -       B->Q  F     NO2I1X4        1  14.9   102    45    6785 
  alu_/g1/Q                       -       A->Q  F     BTHX4          6  63.5   500   185    6970 
  alu_/g9/Q                       -       A->Q  F     BTHX6          5  47.9   500   367    7337 
  sw2_/g35/Q                      -       A->Q  R     INX2           1  15.9   119   111    7448 
  sw2_/g5/Q                       -       A->Q  F     ITLX1          4  54.1   500   138    7586 
  sw1_/g13/Q                      -       A->Q  F     BTLX8          8  92.1   500   308    7894 
  ir__opcode_reg[3]/D             -       -     F     DFRRX4         8     -     -     0    7894 
#------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-5744 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6676                  
             Slack:=   -5744                  

#----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                    -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                    -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                    -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                    -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                    -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                    -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                    -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                    -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                      -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                      -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                      -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                      -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                      -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                      -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                      -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                      -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                      -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                      -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                      -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                      -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                      -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                      -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                      -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                      -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                      -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                      -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                      -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                      -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                      -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                      -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                      -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                      -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                      -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                      -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                      -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                      -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                      -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                      -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                      -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                      -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                      -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                      -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                      -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                      -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/g161/Q                 -       A->Q  R     NA2X4          1 25.9   119    79    5033 
  address_latch_/b2v_inst_inc_dec/g160/Q                 -       A->Q  F     INX4           5 50.6    74    63    5097 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g36/Q -       B->Q  F     AND3X2         3 24.2    83   162    5258 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g48/Q -       A->Q  R     NA2X1          3 26.7   270   161    5419 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g47/Q -       B->Q  F     NO2I1X2        2 16.5    91    66    5484 
  address_latch_/b2v_inst_inc_dec/g179/Q                 -       AN->Q F     NA2I1X1        1 15.0   150   172    5656 
  address_latch_/b2v_inst_inc_dec/g105/Q                 -       B->Q  R     NA2X2          2 19.4   133   115    5771 
  address_latch_/g302/Q                                  -       A->Q  F     INX1           1 15.9    91    78    5849 
  address_latch_/g10/Q                                   -       A->Q  R     ITLX1          4 39.8   500   185    6034 
  address_latch_/g285/Q                                  -       A->Q  F     INX1           1  9.8   238    99    6132 
  address_latch_/g272/Q                                  -       A->Q  R     NO2X1          2 15.8   235   177    6309 
  address_latch_/b2v_mux/g243/Q                          -       A->Q  F     NA2X1          1 10.6   114    83    6392 
  address_latch_/b2v_mux/g227/Q                          -       B->Q  R     NA2X1          1  9.9   135   108    6500 
  address_latch_/b2v_inst7/g243/Q                        -       A->Q  F     NA2X1          1 10.6   102    73    6573 
  address_latch_/b2v_inst7/g227/Q                        -       B->Q  R     NA2X1          1  9.4   127   103    6676 
  address_pins_/DFFE_apin_latch_reg[11]/D                -       -     R     DFFQX2         1    -     -     0    6676 
#----------------------------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-5734 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6666                  
             Slack:=   -5734                  

#-----------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                     -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                     -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                     -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                     -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                     -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                     -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                     -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                     -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                     -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                       -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                       -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                       -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                       -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                       -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                       -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                       -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                       -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                       -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                       -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                       -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                       -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                       -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                       -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                       -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                       -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                       -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                       -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                       -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                       -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                       -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                       -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                       -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                       -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                       -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                       -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                       -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                       -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                       -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                       -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                       -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                       -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                       -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                       -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                       -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                       -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/g161/Q                  -       A->Q  R     NA2X4          1 25.9   119    79    5033 
  address_latch_/b2v_inst_inc_dec/g160/Q                  -       A->Q  F     INX4           5 50.6    74    63    5097 
  address_latch_/b2v_inst_inc_dec/g159/Q                  -       B->Q  R     NA2X2          1 18.1   124    92    5189 
  address_latch_/b2v_inst_inc_dec/g158/Q                  -       B->Q  F     NO2I1X4        4 38.4    81    60    5249 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g48/Q -       A->Q  R     NA2X1          3 26.7   266   160    5409 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g47/Q -       B->Q  F     NO2I1X2        2 16.5    90    65    5474 
  address_latch_/b2v_inst_inc_dec/g178/Q                  -       AN->Q F     NA2I1X1        1 15.0   150   172    5646 
  address_latch_/b2v_inst_inc_dec/g104/Q                  -       B->Q  R     NA2X2          2 19.4   133   115    5761 
  address_latch_/g301/Q                                   -       A->Q  F     INX1           1 15.9    91    78    5839 
  address_latch_/g7/Q                                     -       A->Q  R     ITLX1          4 39.8   500   185    6024 
  address_latch_/g284/Q                                   -       A->Q  F     INX1           1  9.8   238    99    6122 
  address_latch_/g271/Q                                   -       A->Q  R     NO2X1          2 15.8   235   177    6299 
  address_latch_/b2v_mux/g257/Q                           -       A->Q  F     NA2X1          1 10.6   114    83    6382 
  address_latch_/b2v_mux/g230/Q                           -       B->Q  R     NA2X1          1  9.9   135   108    6490 
  address_latch_/b2v_inst7/g257/Q                         -       A->Q  F     NA2X1          1 10.6   102    73    6563 
  address_latch_/b2v_inst7/g230/Q                         -       B->Q  R     NA2X1          1  9.4   127   103    6666 
  address_pins_/DFFE_apin_latch_reg[14]/D                 -       -     R     DFFQX2         1    -     -     0    6666 
#-----------------------------------------------------------------------------------------------------------------------



Path 34: VIOLATED (-5679 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6611                  
             Slack:=   -5679                  

#----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                    -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                    -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                    -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                    -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                    -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                    -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                    -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                    -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                      -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                      -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                      -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                      -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                      -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                      -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                      -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                      -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                      -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                      -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                      -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                      -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                      -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                      -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                      -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                      -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                      -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                      -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                      -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                      -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                      -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                      -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                      -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                      -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                      -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                      -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                      -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                      -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                      -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                      -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                      -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                      -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                      -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                      -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                      -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                      -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g2/Q  -       A->Q  F     AND3X4         4 38.1    71   141    5095 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g36/Q -       B->Q  F     AND3X2         3 26.6    88   164    5259 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g48/Q -       A->Q  R     NA2X2          3 26.7   168   102    5361 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g47/Q -       B->Q  F     NO2I1X2        2 16.5    77    59    5420 
  address_latch_/b2v_inst_inc_dec/g180/Q                 -       AN->Q F     NA2I1X1        1 15.0   158   168    5588 
  address_latch_/b2v_inst_inc_dec/g106/Q                 -       B->Q  R     NA2X2          2 19.4   134   117    5706 
  address_latch_/g303/Q                                  -       A->Q  F     INX1           1 15.9    92    78    5784 
  address_latch_/g15/Q                                   -       A->Q  R     ITLX1          4 39.8   500   185    5968 
  address_latch_/g286/Q                                  -       A->Q  F     INX1           1  9.8   238    99    6067 
  address_latch_/g273/Q                                  -       A->Q  R     NO2X1          2 15.8   235   177    6244 
  address_latch_/b2v_mux/g244/Q                          -       A->Q  F     NA2X1          1 10.6   114    83    6327 
  address_latch_/b2v_mux/g228/Q                          -       B->Q  R     NA2X1          1  9.9   135   108    6435 
  address_latch_/b2v_inst7/g244/Q                        -       A->Q  F     NA2X1          1 10.6   102    73    6508 
  address_latch_/b2v_inst7/g228/Q                        -       B->Q  R     NA2X1          1  9.4   127   103    6610 
  address_pins_/DFFE_apin_latch_reg[6]/D                 -       -     R     DFFQX2         1    -     -     0    6611 
#----------------------------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-5646 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6577                  
             Slack:=   -5646                  

#------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                               (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                     -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                     -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                     -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                     -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                     -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                     -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                     -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                     -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                       -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                       -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                       -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                       -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                       -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                       -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                       -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                       -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                       -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                       -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                       -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                       -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                       -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                       -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                       -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                       -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                       -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                       -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                       -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                       -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                       -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                       -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                       -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                       -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                       -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                       -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                       -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                       -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                       -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                       -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                       -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                       -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                       -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                       -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                       -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                       -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/g161/Q                  -       A->Q  F     NA2X4          1  25.9   111    55    5048 
  address_latch_/b2v_inst_inc_dec/g160/Q                  -       A->Q  R     INX4           5  50.6    82    69    5117 
  address_latch_/b2v_inst_inc_dec/g159/Q                  -       B->Q  F     NA2X2          1  18.1   113    62    5179 
  address_latch_/b2v_inst_inc_dec/g158/Q                  -       B->Q  R     NO2I1X4        4  38.4   151   106    5285 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g48/Q -       A->Q  F     NA2X1          3  26.7   187   126    5411 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g43/Q -       B->Q  F     OR2X2          1  15.0    66   167    5578 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g32/Q -       B->Q  R     NA2X2          2  19.4   124    93    5670 
  address_latch_/g305/Q                                   -       A->Q  F     INX1           1  15.9    90    77    5747 
  address_latch_/g8/Q                                     -       A->Q  R     ITHX1          4  39.8   500   188    5935 
  address_latch_/g288/Q                                   -       A->Q  F     INX1           1   9.8   238    99    6034 
  address_latch_/g275/Q                                   -       A->Q  R     NO2X1          2  15.8   235   177    6210 
  address_latch_/b2v_mux/g247/Q                           -       A->Q  F     NA2X1          1  10.6   114    83    6293 
  address_latch_/b2v_mux/g226/Q                           -       B->Q  R     NA2X1          1   9.9   132   108    6401 
  address_latch_/b2v_inst7/g247/Q                         -       A->Q  F     NA2X1          1  10.6   102    73    6474 
  address_latch_/b2v_inst7/g226/Q                         -       B->Q  R     NA2X1          1   9.4   127   103    6577 
  address_pins_/DFFE_apin_latch_reg[13]/D                 -       -     R     DFFQX2         1     -     -     0    6577 
#------------------------------------------------------------------------------------------------------------------------



Path 36: VIOLATED (-5644 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6576                  
             Slack:=   -5644                  

#-----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                    -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                    -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                    -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                    -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                    -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                    -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                    -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                      -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                      -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                      -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                      -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                      -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                      -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                      -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                      -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                      -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                      -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                      -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                      -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                      -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                      -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                      -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                      -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                      -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                      -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                      -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                      -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                      -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                      -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                      -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                      -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                      -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                      -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                      -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                      -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                      -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                      -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                      -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                      -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                      -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                      -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                      -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                      -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/g161/Q                 -       A->Q  F     NA2X4          1  25.9   111    55    5048 
  address_latch_/b2v_inst_inc_dec/g160/Q                 -       A->Q  R     INX4           5  50.6    82    69    5117 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g36/Q -       B->Q  R     AND3X2         3  24.2   132   168    5286 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g48/Q -       A->Q  F     NA2X1          3  26.7   192   123    5409 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g43/Q -       B->Q  F     OR2X2          1  15.0    65   167    5576 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g32/Q -       B->Q  R     NA2X2          2  19.4   124    93    5669 
  address_latch_/g306/Q                                  -       A->Q  F     INX1           1  15.9    90    77    5746 
  address_latch_/g11/Q                                   -       A->Q  R     ITHX1          4  39.8   500   188    5934 
  address_latch_/g289/Q                                  -       A->Q  F     INX1           1   9.8   238    99    6032 
  address_latch_/g276/Q                                  -       A->Q  R     NO2X1          2  15.8   235   177    6209 
  address_latch_/b2v_mux/g248/Q                          -       A->Q  F     NA2X1          1  10.6   114    83    6292 
  address_latch_/b2v_mux/g231/Q                          -       B->Q  R     NA2X1          1   9.9   132   108    6400 
  address_latch_/b2v_inst7/g248/Q                        -       A->Q  F     NA2X1          1  10.6   102    73    6473 
  address_latch_/b2v_inst7/g231/Q                        -       B->Q  R     NA2X1          1   9.4   127   103    6576 
  address_pins_/DFFE_apin_latch_reg[10]/D                -       -     R     DFFQX2         1     -     -     0    6576 
#-----------------------------------------------------------------------------------------------------------------------



Path 37: VIOLATED (-5621 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6552                  
             Slack:=   -5621                  

#-----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                    -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                    -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                    -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                    -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                    -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                    -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                    -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                      -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                      -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                      -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                      -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                      -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                      -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                      -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                      -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                      -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                      -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                      -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                      -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                      -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                      -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                      -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                      -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                      -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                      -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                      -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                      -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                      -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                      -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                      -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                      -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                      -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                      -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                      -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                      -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                      -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                      -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                      -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                      -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                      -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                      -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                      -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                      -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g2/Q  -       A->Q  R     AND3X4         4  38.1   108   145    5138 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g36/Q -       B->Q  R     AND3X2         3  26.6   141   177    5315 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g48/Q -       A->Q  F     NA2X2          3  26.7   127    81    5396 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g43/Q -       B->Q  F     OR2X2          1  15.0    66   157    5553 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g32/Q -       B->Q  R     NA2X2          2  19.4   124    93    5646 
  address_latch_/g307/Q                                  -       A->Q  F     INX1           1  15.9    90    77    5723 
  address_latch_/g16/Q                                   -       A->Q  R     ITHX1          4  39.8   500   188    5910 
  address_latch_/g290/Q                                  -       A->Q  F     INX1           1   9.8   238    99    6009 
  address_latch_/g277/Q                                  -       A->Q  R     NO2X1          2  15.8   235   177    6186 
  address_latch_/b2v_mux/g246/Q                          -       A->Q  F     NA2X1          1  10.6   114    83    6269 
  address_latch_/b2v_mux/g232/Q                          -       B->Q  R     NA2X1          1   9.9   132   108    6376 
  address_latch_/b2v_inst7/g246/Q                        -       A->Q  F     NA2X1          1  10.6   102    73    6450 
  address_latch_/b2v_inst7/g232/Q                        -       B->Q  R     NA2X1          1   9.4   127   103    6552 
  address_pins_/DFFE_apin_latch_reg[5]/D                 -       -     R     DFFQX2         1     -     -     0    6552 
#-----------------------------------------------------------------------------------------------------------------------



Path 38: VIOLATED (-5618 ps) Setup Check with Pin alu_/op1_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      71                  
     Required Time:=     929                  
      Launch Clock:-       0                  
         Data Path:-    6547                  
             Slack:=   -5618                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C               -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q               -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                            -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q               -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q               -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q               -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q               -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q               -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q               -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                 -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                 -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                 -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                 -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                 -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                 -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q              -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                 -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                 -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                 -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                 -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                 -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g157/Q                  -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g622/Q                  -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g149/Q                  -       A->Q  R     ITHX1          4  43.6   500   283    5606 
  sw2_/g10/Q                        -       A->Q  R     BTHX1          5  37.9   500   304    5910 
  alu_/b2v_input_shift/g111/Q       -       A->Q  F     NA2X1          1  12.3   171   109    6019 
  alu_/b2v_input_shift/g132/Q       -       A->Q  R     NA2X2          1  14.9   108    96    6115 
  alu_/g74/Q                        -       A->Q  R     BTHX4          6  69.3   500   178    6292 
  alu_/b2v_op1_latch_mux_high/g58/Q -       A->Q  F     INX1           1   9.8   332    92    6385 
  alu_/b2v_op1_latch_mux_high/g49/Q -       A->Q  R     NO2X1          1   9.4   188   162    6546 
  alu_/op1_high_reg[1]/D            -       -     R     DFFQX2         1     -     -     0    6547 
#--------------------------------------------------------------------------------------------------



Path 39: VIOLATED (-5576 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6508                  
             Slack:=   -5576                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                     -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                     -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                     -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                     -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                     -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                     -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                     -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                     -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                       -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                       -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                       -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                       -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                       -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                       -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                       -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                       -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                       -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                       -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                       -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                       -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                       -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                       -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                       -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                       -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                       -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                       -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                       -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                       -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                       -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                       -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                       -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                       -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                       -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                       -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                       -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                       -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                       -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                       -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                       -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                       -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                       -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                       -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                       -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                       -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/g161/Q  -       A->Q  F     NA2X4          1  25.9   111    55    5048 
  address_latch_/b2v_inst_inc_dec/g160/Q  -       A->Q  R     INX4           5  50.6    82    69    5117 
  address_latch_/b2v_inst_inc_dec/g159/Q  -       B->Q  F     NA2X2          1  18.1   113    62    5179 
  address_latch_/b2v_inst_inc_dec/g158/Q  -       B->Q  R     NO2I1X4        4  38.4   151   106    5285 
  address_latch_/b2v_inst_inc_dec/g102/Q  -       B->Q  F     NA3I1X4        2  16.8    89    65    5349 
  address_latch_/b2v_inst_inc_dec/g118/Q  -       A->Q  R     NO2X1          1  11.2   183   113    5463 
  address_latch_/b2v_inst_inc_dec/g99/Q   -       AN->Q R     NA2I1X2        2  19.4   135   136    5599 
  address_latch_/g304/Q                   -       A->Q  F     INX1           1  15.9    92    78    5677 
  address_latch_/g6/Q                     -       A->Q  R     ITHX1          4  39.8   500   188    5866 
  address_latch_/g287/Q                   -       A->Q  F     INX1           1   9.8   238    99    5964 
  address_latch_/g274/Q                   -       A->Q  R     NO2X1          2  15.8   235   177    6141 
  address_latch_/b2v_mux/g245/Q           -       A->Q  F     NA2X1          1  10.6   114    83    6224 
  address_latch_/b2v_mux/g229/Q           -       B->Q  R     NA2X1          1   9.9   135   108    6332 
  address_latch_/b2v_inst7/g245/Q         -       A->Q  F     NA2X1          1  10.6   102    73    6405 
  address_latch_/b2v_inst7/g229/Q         -       B->Q  R     NA2X1          1   9.4   127   103    6508 
  address_pins_/DFFE_apin_latch_reg[15]/D -       -     R     DFFQX2         1     -     -     0    6508 
#--------------------------------------------------------------------------------------------------------



Path 40: VIOLATED (-5500 ps) Setup Check with Pin data_pins_/dout_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins_/dout_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     -43                  
     Required Time:=    1043                  
      Launch Clock:-       0                  
         Data Path:-    6543                  
             Slack:=   -5500                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C      -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q      -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                   -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q      -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q      -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q      -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q      -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q      -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q      -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q        -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q        -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q        -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q        -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q        -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q        -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q     -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q        -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q        -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q        -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q        -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q        -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g163/Q         -       E->Q  R     ITHX0         13 129.7  4279  2355    5089 
  reg_file_/drc_bufs266/Q  -       A->Q  F     INX1           1  12.4   544   103    5192 
  reg_file_/drc_bufs264/Q  -       A->Q  R     INX1           2  14.8   172   160    5352 
  reg_file_/g155/Q         -       A->Q  R     BTHX1          4  43.6   500   271    5623 
  sw1_/g85/Q               -       A->Q  F     INX1           1   8.9   245    92    5715 
  sw1_/g16/Q               -       A->Q  R     ITHX0          3  28.5  1019   628    6343 
  data_pins_/g349/Q        -       B->Q  F     NA2I1X1        1   9.8   213    76    6419 
  data_pins_/g342/Q        -       C->Q  R     ON21X1         1   8.9   202   124    6543 
  data_pins_/dout_reg[0]/D -       -     R     DFFX0          1     -     -     0    6543 
#-----------------------------------------------------------------------------------------



Path 41: VIOLATED (-5494 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6426                  
             Slack:=   -5494                  

#----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                    -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                    -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                    -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                    -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                    -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                    -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                    -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                    -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                      -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                      -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                      -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                      -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                      -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                      -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                      -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                      -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                      -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                      -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                      -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                      -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                      -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                      -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                      -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                      -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                      -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                      -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                      -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                      -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                      -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                      -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                      -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                      -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                      -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                      -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                      -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                      -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                      -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                      -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                      -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                      -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                      -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                      -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                      -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                      -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g2/Q  -       A->Q  F     AND3X4         4 38.1    71   141    5095 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g36/Q -       B->Q  F     AND3X2         3 26.6    88   164    5259 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g45/Q -       B->Q  R     NO2I1X1        1 11.2   175   126    5386 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_4/g36/Q -       AN->Q R     NA2I1X2        2 19.4   130   136    5521 
  address_latch_/g310/Q                                  -       A->Q  F     INX1           1 15.9    91    78    5599 
  address_latch_/g17/Q                                   -       A->Q  R     ITLX1          4 39.8   500   185    5784 
  address_latch_/g293/Q                                  -       A->Q  F     INX1           1  9.8   238    99    5882 
  address_latch_/g280/Q                                  -       A->Q  R     NO2X1          2 15.8   235   177    6059 
  address_latch_/b2v_mux/g251/Q                          -       A->Q  F     NA2X1          1 10.6   114    83    6142 
  address_latch_/b2v_mux/g235/Q                          -       B->Q  R     NA2X1          1  9.9   135   108    6250 
  address_latch_/b2v_inst7/g251/Q                        -       A->Q  F     NA2X1          1 10.6   102    73    6323 
  address_latch_/b2v_inst7/g235/Q                        -       B->Q  R     NA2X1          1  9.4   127   103    6426 
  address_pins_/DFFE_apin_latch_reg[4]/D                 -       -     R     DFFQX2         1    -     -     0    6426 
#----------------------------------------------------------------------------------------------------------------------



Path 42: VIOLATED (-5493 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6424                  
             Slack:=   -5493                  

#----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                    -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                    -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                    -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                    -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                    -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                    -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                    -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                    -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                      -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                      -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                      -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                      -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                      -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                      -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                      -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                      -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                      -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                      -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                      -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                      -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                      -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                      -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                      -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                      -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                      -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                      -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                      -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                      -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                      -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                      -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                      -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                      -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                      -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                      -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                      -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                      -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                      -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                      -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                      -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                      -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                      -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                      -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                      -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                      -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/g161/Q                 -       A->Q  R     NA2X4          1 25.9   119    79    5033 
  address_latch_/b2v_inst_inc_dec/g160/Q                 -       A->Q  F     INX4           5 50.6    74    63    5097 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g36/Q -       B->Q  F     AND3X2         3 24.2    83   162    5258 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g45/Q -       B->Q  R     NO2I1X1        1 11.2   175   126    5384 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_9/g36/Q -       AN->Q R     NA2I1X2        2 19.4   130   136    5520 
  address_latch_/g309/Q                                  -       A->Q  F     INX1           1 15.9    91    78    5597 
  address_latch_/g12/Q                                   -       A->Q  R     ITLX1          4 39.8   500   185    5782 
  address_latch_/g292/Q                                  -       A->Q  F     INX1           1  9.8   238    99    5881 
  address_latch_/g279/Q                                  -       A->Q  R     NO2X1          2 15.8   235   177    6057 
  address_latch_/b2v_mux/g249/Q                          -       A->Q  F     NA2X1          1 10.6   114    83    6140 
  address_latch_/b2v_mux/g233/Q                          -       B->Q  R     NA2X1          1  9.9   135   108    6248 
  address_latch_/b2v_inst7/g249/Q                        -       A->Q  F     NA2X1          1 10.6   102    73    6321 
  address_latch_/b2v_inst7/g233/Q                        -       B->Q  R     NA2X1          1  9.4   127   103    6424 
  address_pins_/DFFE_apin_latch_reg[9]/D                 -       -     R     DFFQX2         1    -     -     0    6424 
#----------------------------------------------------------------------------------------------------------------------



Path 43: VIOLATED (-5484 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6415                  
             Slack:=   -5484                  

#-----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                    -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                    -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                    -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                    -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                    -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                    -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                    -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                      -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                      -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                      -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                      -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                      -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                      -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                      -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                      -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                      -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                      -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                      -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                      -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                      -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                      -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                      -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                      -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                      -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                      -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                      -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                      -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                      -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                      -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                      -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                      -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                      -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                      -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                      -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                      -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                      -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                      -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                      -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                      -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                      -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                      -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                      -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                      -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g2/Q  -       A->Q  R     AND3X4         4  38.1   108   145    5138 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g40/Q -       A->Q  F     NA2X2          2  16.2   111    59    5198 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g43/Q -       B->Q  F     OR2X1          1  15.0   106   211    5408 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_2/g33/Q -       B->Q  R     NA2X2          2  19.4   126   104    5512 
  address_latch_/g312/Q                                  -       A->Q  F     INX1           1  15.9    90    77    5589 
  address_latch_/g18/Q                                   -       A->Q  R     ITLX1          4  39.8   500   184    5774 
  address_latch_/g295/Q                                  -       A->Q  F     INX1           1   9.8   238    99    5872 
  address_latch_/g282/Q                                  -       A->Q  R     NO2X1          2  15.8   235   177    6049 
  address_latch_/b2v_mux/g253/Q                          -       A->Q  F     NA2X1          1  10.6   114    83    6132 
  address_latch_/b2v_mux/g237/Q                          -       B->Q  R     NA2X1          1   9.9   132   108    6240 
  address_latch_/b2v_inst7/g253/Q                        -       A->Q  F     NA2X1          1  10.6   102    73    6313 
  address_latch_/b2v_inst7/g237/Q                        -       B->Q  R     NA2X1          1   9.4   127   103    6415 
  address_pins_/DFFE_apin_latch_reg[3]/D                 -       -     R     DFFQX2         1     -     -     0    6415 
#-----------------------------------------------------------------------------------------------------------------------



Path 44: VIOLATED (-5483 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6414                  
             Slack:=   -5483                  

#-----------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                     -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                     -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                     -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                     -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                     -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                     -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                     -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                     -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                     -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                       -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                       -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                       -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                       -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                       -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                       -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                       -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                       -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                       -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                       -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                       -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                       -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                       -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                       -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                       -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                       -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                       -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                       -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                       -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                       -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                       -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                       -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                       -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                       -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                       -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                       -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                       -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                       -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                       -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                       -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                       -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                       -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                       -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                       -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                       -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                       -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/g161/Q                  -       A->Q  R     NA2X4          1 25.9   119    79    5033 
  address_latch_/b2v_inst_inc_dec/g160/Q                  -       A->Q  F     INX4           5 50.6    74    63    5097 
  address_latch_/b2v_inst_inc_dec/g159/Q                  -       B->Q  R     NA2X2          1 18.1   124    92    5189 
  address_latch_/b2v_inst_inc_dec/g158/Q                  -       B->Q  F     NO2I1X4        4 38.4    81    60    5249 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g45/Q -       B->Q  R     NO2I1X1        1 11.2   175   125    5374 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_10/g36/Q -       AN->Q R     NA2I1X2        2 19.4   130   136    5510 
  address_latch_/g308/Q                                   -       A->Q  F     INX1           1 15.9    91    78    5588 
  address_latch_/g9/Q                                     -       A->Q  R     ITLX1          4 39.8   500   185    5772 
  address_latch_/g291/Q                                   -       A->Q  F     INX1           1  9.8   238    99    5871 
  address_latch_/g278/Q                                   -       A->Q  R     NO2X1          2 15.8   235   177    6048 
  address_latch_/b2v_mux/g250/Q                           -       A->Q  F     NA2X1          1 10.6   114    83    6130 
  address_latch_/b2v_mux/g238/Q                           -       B->Q  R     NA2X1          1  9.9   135   108    6238 
  address_latch_/b2v_inst7/g250/Q                         -       A->Q  F     NA2X1          1 10.6   102    73    6312 
  address_latch_/b2v_inst7/g238/Q                         -       B->Q  R     NA2X1          1  9.4   127   103    6414 
  address_pins_/DFFE_apin_latch_reg[12]/D                 -       -     R     DFFQX2         1    -     -     0    6414 
#-----------------------------------------------------------------------------------------------------------------------



Path 45: VIOLATED (-5478 ps) Setup Check with Pin data_pins_/dout_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins_/dout_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     -43                  
     Required Time:=    1043                  
      Launch Clock:-       0                  
         Data Path:-    6520                  
             Slack:=   -5478                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C      -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q      -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                   -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q      -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q      -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q      -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q      -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q      -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q      -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q        -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q        -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q        -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q        -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q        -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q        -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q     -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q        -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q        -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q        -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q        -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q        -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g156/Q         -       E->Q  R     ITHX0         14 135.3  4459  2452    5186 
  reg_file_/g623/Q         -       A->Q  F     INX1           1  15.9   610   138    5324 
  reg_file_/g148/Q         -       A->Q  R     ITLX1          4  42.8   500   279    5603 
  sw1_/g88/Q               -       A->Q  F     INX1           1   8.9   242    92    5694 
  sw1_/g9/Q                -       A->Q  R     ITHX0          3  28.5  1019   628    6322 
  data_pins_/g352/Q        -       B->Q  F     NA2X1          1   9.8   212    74    6397 
  data_pins_/g345/Q        -       C->Q  R     ON21X1         1   8.9   202   123    6520 
  data_pins_/dout_reg[7]/D -       -     R     DFFX0          1     -     -     0    6520 
#-----------------------------------------------------------------------------------------



Path 46: VIOLATED (-5463 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6394                  
             Slack:=   -5463                  

#-----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                    -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                    -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                    -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                    -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                    -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                    -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                    -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                      -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                      -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                      -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                      -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                      -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                      -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                      -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                      -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                      -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                      -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                      -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                      -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                      -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                      -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                      -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                      -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                      -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                      -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                      -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                      -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                      -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                      -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                      -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                      -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                      -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                      -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                      -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                      -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                      -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                      -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                      -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                      -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                      -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                      -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                      -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                      -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/g161/Q                 -       A->Q  F     NA2X4          1  25.9   111    55    5048 
  address_latch_/b2v_inst_inc_dec/g160/Q                 -       A->Q  R     INX4           5  50.6    82    69    5117 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g40/Q -       A->Q  F     NA2X2          2  16.2   112    56    5173 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g43/Q -       B->Q  F     OR2X1          1  15.0   106   211    5384 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g33/Q -       B->Q  R     NA2X2          2  19.4   126   103    5487 
  address_latch_/g311/Q                                  -       A->Q  F     INX1           1  15.9    90    77    5564 
  address_latch_/g13/Q                                   -       A->Q  R     ITHX1          4  39.8   500   188    5752 
  address_latch_/g294/Q                                  -       A->Q  F     INX1           1   9.8   238    99    5851 
  address_latch_/g281/Q                                  -       A->Q  R     NO2X1          2  15.8   235   177    6028 
  address_latch_/b2v_mux/g252/Q                          -       A->Q  F     NA2X1          1  10.6   114    83    6110 
  address_latch_/b2v_mux/g236/Q                          -       B->Q  R     NA2X1          1   9.9   132   108    6218 
  address_latch_/b2v_inst7/g252/Q                        -       A->Q  F     NA2X1          1  10.6   102    73    6291 
  address_latch_/b2v_inst7/g236/Q                        -       B->Q  R     NA2X1          1   9.4   127   103    6394 
  address_pins_/DFFE_apin_latch_reg[8]/D                 -       -     R     DFFQX2         1     -     -     0    6394 
#-----------------------------------------------------------------------------------------------------------------------



Path 47: VIOLATED (-5330 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[2]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6261                  
             Slack:=   -5330                  

#-----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                              (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[2]/C                                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[2]/Q                                    -       C->Q  R     DFRRX4         4  56.7   158   334     334 
  pla_decode_/g3451/Q                                    -       A->Q  R     BUX8           7 106.2    81   108     443 
  pla_decode_/g3473/Q                                    -       B->Q  F     NA3X4          4  67.8   147   105     548 
  pla_decode_/g4253/Q                                    -       A->Q  R     INX3           2  30.5    79    68     615 
  pla_decode_/g4252/Q                                    -       A->Q  F     INX3           3  38.3    77    64     679 
  pla_decode_/g4225/Q                                    -       B->Q  R     NO2I1X4        2  20.8   107    73     752 
  pla_decode_/g4066/Q                                    -       B->Q  R     AND3X4         2  26.8    84   135     887 
  execute_/g47441/Q                                      -       B->Q  F     NO2I1X4        5  45.6    88    59     946 
  execute_/g46845/Q                                      -       B->Q  R     NA2I1X2        3  30.8   171   123    1069 
  execute_/g46609/Q                                      -       A->Q  F     INX1           2  22.1   122    99    1168 
  execute_/g46177/Q                                      -       B->Q  R     NA2X2          3  29.0   165   128    1296 
  execute_/g45582/Q                                      -       C->Q  F     NA3X2          2  21.1   126    88    1384 
  execute_/g45357/Q                                      -       B->Q  R     NO2I1X2        3  28.4   199   134    1519 
  execute_/g45059/Q                                      -       C->Q  F     NA3X2          2  24.3   136    96    1614 
  execute_/g44959/Q                                      -       B->Q  R     NO2X2          2  16.3   140   113    1728 
  execute_/g44893/Q                                      -       B->Q  F     NA2X1          2  24.3   162   115    1843 
  execute_/g44850/Q                                      -       B->Q  R     NO2X2          2  21.9   170   133    1976 
  execute_/g44815/Q                                      -       B->Q  R     AND2X4         2  22.6    72   112    2088 
  execute_/g44780/Q                                      -       B->Q  F     NA2X2          2  20.8    97    65    2153 
  execute_/g44750/Q                                      -       B->Q  R     NO2X2          3  29.9   210   145    2298 
  execute_/g44701/Q                                      -       C->Q  F     NA3X2          2  21.1   126    90    2388 
  execute_/g44681/Q                                      -       B->Q  R     NO2I1X2        2  20.3   158   112    2500 
  execute_/g44672/Q                                      -       B->Q  R     AND2X4         3  21.8    71   111    2611 
  execute_/g44663/Q                                      -       B->Q  R     AND2X2         3  26.3   130   146    2757 
  execute_/g44640/Q                                      -       C->Q  F     NA3X2          2  17.4   116    80    2837 
  execute_/g44636/Q                                      -       A->Q  R     INX1           1  15.0    98    82    2919 
  execute_/g44631/Q                                      -       B->Q  F     NA2X2          5  37.8   132    94    3013 
  execute_/g44583/Q                                      -       F->Q  F     OR6X2          3  23.4   132   216    3229 
  execute_/g47968/Q                                      -       A->Q  R     NO2X1          2  19.9   266   172    3401 
  execute_/g44569/Q                                      -       A->Q  F     INX1           1  15.5   118    94    3495 
  execute_/g44562/Q                                      -       B->Q  R     NO2X2          3  25.9   192   138    3632 
  execute_/g44558/Q                                      -       A->Q  F     INX1           1  10.9    85    69    3701 
  execute_/g44551/Q                                      -       B->Q  R     NO2X1          2  17.6   244   160    3862 
  execute_/g44544/Q                                      -       B->Q  F     NA2I1X1        2  18.1   148   107    3968 
  execute_/g44532/Q                                      -       D->Q  R     ON22X1         1  10.0   262   180    4148 
  execute_/g44529/Q                                      -       C->Q  F     AN21X1         1   9.3   125    73    4221 
  execute_/g48556/Q                                      -       AN->Q F     NO2I1X1        1  13.2   115   173    4394 
  execute_/g44486/Q                                      -       AN->Q F     NO2I1X4        1  12.3    61   141    4535 
  execute_/g44483/Q                                      -       A->Q  R     NA2X2          1  15.5   113    71    4606 
  execute_/g44479/Q                                      -       B->Q  F     NO2X2          1  12.6    68    59    4666 
  execute_/g44475/Q                                      -       A->Q  R     NA3X2          1  11.0   130    72    4737 
  execute_/g44472/Q                                      -       AN->Q R     NA3I1X2        1  14.2   138   128    4865 
  execute_/g48586/Q                                      -       AN->Q R     NA2I1X4        5  46.1   138   128    4993 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g41/Q -       A->Q  F     NA2X1          2  16.8   155    93    5087 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g46/Q -       A->Q  R     NO2X1          1  11.2   187   129    5216 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_0/g33/Q -       AN->Q R     NA2I1X2        2  19.4   137   137    5353 
  address_latch_/g313/Q                                  -       A->Q  F     INX1           1  15.9    92    78    5431 
  address_latch_/g20/Q                                   -       A->Q  R     ITHX1          4  39.8   500   188    5619 
  address_latch_/g298/Q                                  -       A->Q  F     INX1           1   9.8   238    99    5718 
  address_latch_/g269/Q                                  -       A->Q  R     NO2X1          2  15.8   235   177    5895 
  address_latch_/b2v_mux/g263/Q                          -       A->Q  F     NA2X1          1  10.6   114    83    5978 
  address_latch_/b2v_mux/g240/Q                          -       B->Q  R     NA2X1          1   9.9   132   108    6085 
  address_latch_/b2v_inst7/g256/Q                        -       A->Q  F     NA2X1          1  10.6   102    73    6158 
  address_latch_/b2v_inst7/g240/Q                        -       B->Q  R     NA2X1          1   9.4   127   103    6261 
  address_pins_/DFFE_apin_latch_reg[1]/D                 -       -     R     DFFQX2         1     -     -     0    6261 
#-----------------------------------------------------------------------------------------------------------------------



Path 48: VIOLATED (-5323 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6255                  
             Slack:=   -5323                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                    -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                                 -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                    -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                    -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                    -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                    -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                    -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                    -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                      -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                      -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                      -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                      -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                      -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                      -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                   -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                      -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                      -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                      -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                      -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                      -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g161/Q                       -       E->Q  R     ITHX0         13 129.7  4279  2355    5089 
  reg_file_/drc_bufs270/Q                -       A->Q  F     INX1           1  12.4   544   103    5192 
  reg_file_/drc_bufs268/Q                -       A->Q  R     INX1           2  14.8   172   160    5352 
  reg_file_/g129/Q                       -       A->Q  R     BTHX1          4  39.8   500   260    5612 
  address_latch_/g297/Q                  -       A->Q  F     INX1           1   9.8   238    99    5711 
  address_latch_/g268/Q                  -       A->Q  R     NO2X1          2  15.8   235   177    5888 
  address_latch_/b2v_mux/g273/Q          -       A->Q  F     NA2X1          1  10.6   114    83    5971 
  address_latch_/b2v_mux/g239/Q          -       B->Q  R     NA2X1          1   9.9   135   108    6079 
  address_latch_/b2v_inst7/g255/Q        -       A->Q  F     NA2X1          1  10.6   102    73    6152 
  address_latch_/b2v_inst7/g239/Q        -       B->Q  R     NA2X1          1   9.4   127   103    6254 
  address_pins_/DFFE_apin_latch_reg[2]/D -       -     R     DFFQX2         1     -     -     0    6255 
#-------------------------------------------------------------------------------------------------------



Path 49: VIOLATED (-5323 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[1]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6254                  
             Slack:=   -5323                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  ir__opcode_reg[1]/C                    -       -     R     (arrival)      8     -     0     -       0 
  ir__opcode_reg[1]/Q                    -       C->Q  R     DFRRQX4        1  26.7   105   298     298 
  g124/Q                                 -       A->Q  R     BUX8           9 137.3    96   113     410 
  pla_decode_/g4277/Q                    -       A->Q  F     INX4           1  44.1    64    56     466 
  pla_decode_/g4275/Q                    -       A->Q  R     INX8           6  85.1    68    52     519 
  pla_decode_/g4210/Q                    -       B->Q  F     NA3X4          2  26.8    94    67     586 
  pla_decode_/g4156/Q                    -       B->Q  R     NO2I1X2        1  15.3   130    90     676 
  pla_decode_/g4312/Q                    -       C->Q  F     NA3I1X2        1  18.1   105    84     761 
  pla_decode_/g4031/Q                    -       B->Q  R     NO2I1X4        6  59.6   204   134     894 
  execute_/g46881/Q                      -       A->Q  F     NA2X2          5  39.4   150   110    1004 
  execute_/g46204/Q                      -       A->Q  R     NA2X2          2  24.3   148   113    1117 
  execute_/g45622/Q                      -       A->Q  F     NO2X2          1  12.6    66    50    1167 
  execute_/g45386/Q                      -       A->Q  R     NA3X2          1  18.1   154    87    1254 
  execute_/g45223/Q                      -       A->Q  F     NO2X4          1  20.8    56    47    1301 
  execute_/g45118/Q                      -       B->Q  R     NA2X4          4  60.0   166   112    1413 
  execute_/fopt47942/Q                   -       A->Q  F     INX2           2  18.2    68    55    1468 
  execute_/g48014/Q                      -       AN->Q F     NA2I1X1       11  70.1   403   333    1801 
  execute_/g44818/Q                      -       F->Q  F     AND6X1         1   8.6    92   294    2095 
  execute_/g44773/Q                      -       A->Q  F     AND5X1         1   9.0    92   160    2255 
  execute_/g44726/Q                      -       B->Q  F     AND6X1         1  10.0    96   192    2448 
  execute_/g44705/Q                      -       A->Q  R     NA3X1          8  50.8   507   286    2734 
  reg_file_/g163/Q                       -       E->Q  R     ITHX0         13 129.7  4279  2355    5089 
  reg_file_/drc_bufs266/Q                -       A->Q  F     INX1           1  12.4   544   103    5192 
  reg_file_/drc_bufs264/Q                -       A->Q  R     INX1           2  14.8   172   160    5352 
  reg_file_/g131/Q                       -       A->Q  R     BTHX1          4  39.8   500   260    5612 
  address_latch_/g299/Q                  -       A->Q  F     INX1           1   9.8   238    99    5711 
  address_latch_/g270/Q                  -       A->Q  R     NO2X1          2  15.8   235   177    5888 
  address_latch_/b2v_mux/g264/Q          -       A->Q  F     NA2X1          1  10.6   114    83    5971 
  address_latch_/b2v_mux/g241/Q          -       B->Q  R     NA2X1          1   9.9   132   108    6079 
  address_latch_/b2v_inst7/g242/Q        -       A->Q  F     NA2X1          1  10.6   102    73    6152 
  address_latch_/b2v_inst7/g241/Q        -       B->Q  R     NA2X1          1   9.4   127   103    6254 
  address_pins_/DFFE_apin_latch_reg[0]/D -       -     R     DFFQX2         1     -     -     0    6254 
#-------------------------------------------------------------------------------------------------------



Path 50: VIOLATED (-5274 ps) Setup Check with Pin address_pins_/DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) address_pins_/DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      69                  
     Required Time:=     931                  
      Launch Clock:-       0                  
         Data Path:-    6205                  
             Slack:=   -5274                  

#----------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                             (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C                                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q                                    -       C->Q  R     DFRRQX4        1 22.0    95   290     290 
  pla_decode_/g3450/Q                                    -       A->Q  R     BUX6           5 88.9    87   107     397 
  pla_decode_/g3485/Q                                    -       A->Q  F     INX4           4 74.1    91    74     472 
  pla_decode_/g4229/Q                                    -       A->Q  R     NA2X4          1 18.1    85    64     536 
  pla_decode_/g4198/Q                                    -       B->Q  F     NO2I1X4        3 43.7    86    58     594 
  pla_decode_/g4160/Q                                    -       B->Q  R     NA2I1X4        2 36.7   116    91     685 
  pla_decode_/g4139/Q                                    -       A->Q  F     INX4           4 54.1    77    66     751 
  pla_decode_/g4066/Q                                    -       C->Q  F     AND3X4         2 26.8    58   149     900 
  execute_/g47441/Q                                      -       B->Q  R     NO2I1X4        5 45.6   169   104    1004 
  execute_/g46845/Q                                      -       B->Q  F     NA2I1X2        3 30.8   121    90    1094 
  execute_/g46609/Q                                      -       A->Q  R     INX1           2 22.1   131   101    1196 
  execute_/g46177/Q                                      -       B->Q  F     NA2X2          3 29.0   149    83    1279 
  execute_/g45582/Q                                      -       C->Q  R     NA3X2          2 21.1   169   141    1420 
  execute_/g45357/Q                                      -       B->Q  F     NO2I1X2        3 28.4    98    76    1496 
  execute_/g45059/Q                                      -       C->Q  R     NA3X2          2 24.3   176   134    1629 
  execute_/g44959/Q                                      -       B->Q  F     NO2X2          2 16.3    81    72    1701 
  execute_/g44893/Q                                      -       B->Q  R     NA2X1          2 24.3   243   160    1861 
  execute_/g44850/Q                                      -       B->Q  F     NO2X2          2 21.9   106    88    1948 
  execute_/g44815/Q                                      -       B->Q  F     AND2X4         2 22.6    49   128    2076 
  execute_/g44780/Q                                      -       B->Q  R     NA2X2          2 20.8   130    92    2168 
  execute_/g44750/Q                                      -       B->Q  F     NO2X2          3 29.9   104    84    2252 
  execute_/g44701/Q                                      -       C->Q  R     NA3X2          2 21.1   164   128    2380 
  execute_/g44681/Q                                      -       B->Q  F     NO2I1X2        2 20.3    83    64    2444 
  execute_/g44672/Q                                      -       B->Q  F     AND2X4         3 21.8    48   121    2566 
  execute_/g44663/Q                                      -       B->Q  F     AND2X2         3 26.3    79   143    2709 
  execute_/g44640/Q                                      -       C->Q  R     NA3X2          2 17.4   149   114    2822 
  execute_/g44636/Q                                      -       A->Q  F     INX1           1 15.0    92    77    2900 
  execute_/g44631/Q                                      -       B->Q  R     NA2X2          5 37.8   197   139    3038 
  execute_/g44583/Q                                      -       F->Q  R     OR6X2          3 23.4   178   204    3242 
  execute_/g44540/Q                                      -       F->Q  R     OR6X2          4 30.8   207   217    3459 
  execute_/g44524/Q                                      -       F->Q  R     OR6X2          2 19.2   162   196    3656 
  execute_/g48576/Q                                      -       B->Q  F     NO2I1X2        3 28.3    98    75    3731 
  execute_/g47967/Q                                      -       C->Q  R     NA3I2X2        2 23.2   173   130    3861 
  execute_/g44515/Q                                      -       B->Q  F     NO2I1X4        3 29.6    73    56    3917 
  execute_/g44510/Q                                      -       C->Q  R     NA3I1X2        2 25.4   181   129    4046 
  execute_/g44508/Q                                      -       B->Q  F     NO2I1X1        1 10.9    96    81    4127 
  execute_/g48570/Q                                      -       B->Q  R     NO2I1X1        1 10.9   170   126    4254 
  execute_/g44497/Q                                      -       C->Q  F     NA3I1X1        1 18.1   170   124    4378 
  execute_/g44486/Q                                      -       B->Q  R     NO2I1X4        1 12.3    95    80    4457 
  execute_/g44483/Q                                      -       A->Q  F     NA2X2          1 15.5    89    57    4514 
  execute_/g44479/Q                                      -       B->Q  R     NO2X2          1 12.6   118    95    4610 
  execute_/g44475/Q                                      -       A->Q  F     NA3X2          1 11.0    96    61    4670 
  execute_/g44472/Q                                      -       AN->Q F     NA3I1X2        1 14.2   105   142    4813 
  execute_/g48586/Q                                      -       AN->Q F     NA2I1X4        5 46.1   117   142    4954 
  address_latch_/b2v_inst_inc_dec/g161/Q                 -       A->Q  R     NA2X4          1 25.9   119    79    5033 
  address_latch_/b2v_inst_inc_dec/g160/Q                 -       A->Q  F     INX4           5 50.6    74    63    5097 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g45/Q -       B->Q  R     NO2I1X2        1 11.2   113    74    5171 
  address_latch_/b2v_inst_inc_dec/b2v_dual_adder_7/g37/Q -       AN->Q R     NA2I1X2        2 19.4   127   130    5301 
  address_latch_/g300/Q                                  -       A->Q  F     INX1           1 15.9    90    77    5378 
  address_latch_/g14/Q                                   -       A->Q  R     ITLX1          4 39.8   500   185    5563 
  address_latch_/g296/Q                                  -       A->Q  F     INX1           1  9.8   238    99    5662 
  address_latch_/g283/Q                                  -       A->Q  R     NO2X1          2 15.8   235   177    5838 
  address_latch_/b2v_mux/g254/Q                          -       A->Q  F     NA2X1          1 10.6   114    83    5921 
  address_latch_/b2v_mux/g234/Q                          -       B->Q  R     NA2X1          1  9.9   135   108    6029 
  address_latch_/b2v_inst7/g254/Q                        -       A->Q  F     NA2X1          1 10.6   102    73    6102 
  address_latch_/b2v_inst7/g234/Q                        -       B->Q  R     NA2X1          1  9.4   127   103    6205 
  address_pins_/DFFE_apin_latch_reg[7]/D                 -       -     R     DFFQX2         1    -     -     0    6205 
#----------------------------------------------------------------------------------------------------------------------

