Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  13 Dec 2018 08:53:34 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 1CA52580380
	for <like.xu@linux.intel.com>; Wed, 12 Dec 2018 09:30:59 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 12 Dec 2018 09:30:58 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AwgtYTBKQbTJomzJRNdmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgfK/rxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QLYpUjqg8qhrUgflhi?=
 =?us-ascii?q?cZOTA382/YiMJwg61Urhy8vxxywYzabY6IOPdwYq/SY8gaSHFdUsZITSFNHp+w?=
 =?us-ascii?q?Y5cTA+cHIO1Wr5P9p1wLrRamAwejHv7vyiVWiX/wwa0xzusuEQDY3AwhAd0Oqm?=
 =?us-ascii?q?nfodLxNKcMUOC10qjIwivZb/5Nwzfy9pXHchA7rvGQR75/bc3RyUw2Gg7Dk16e?=
 =?us-ascii?q?qpTlMiuL2ugRsGWX9fdsWf+shmI9tQ18rDiiyt0xhoTLno4Z1EzI+CFjzIooK9?=
 =?us-ascii?q?C0VlR3bcOnHZZerS2WKYh7T8U/SG9yoik60KcJuZujcSgK1psnwxnfZuSDc4iJ?=
 =?us-ascii?q?+RLjSP2RLS13hHJjZbKznRGy8VKvyuHkV8m01khFrjZdn9XSqnwA1Abf5tWaRv?=
 =?us-ascii?q?Z+5EutxziC2gDJ5u1ZI004ja/bJIQgwr40mJoTq0PDHirulUXvkqCWc1gk9vG1?=
 =?us-ascii?q?5Ov5fLXpuJucO5ZvhQH5L6QunNCwDvojMgQJW2ib+Oe826P58Uz2XbVHlvk2kq?=
 =?us-ascii?q?jfsJDHKsUXvK+5AwlJ0ok97xazFSup0NMdnXQcKlJFfxSHj4fvO1HTOvz4Cu2/?=
 =?us-ascii?q?g1u0nDdx2//GJqHhAonKLnXblLfhfLV95FBGxAs80NBS/JZUCrAHIPLuVU79rt?=
 =?us-ascii?q?3YDhklMwOqx+brEsly1oQbWTHHP6mCLamHsUOU/vl9ZK6IZZQJo3D7LP4q4eOo?=
 =?us-ascii?q?imU23loUfK2s1J1Qb2ikH/NgOAKAbH/xx9sMD2oO7Tc4V/Hg3ViLUDpPYCSrUq?=
 =?us-ascii?q?choz02Fo+iSJ3OX52gm6Cp2iC9EZtLIGdcBQeXDH3qeo6YDuoKcz+YOcR7kzYJ?=
 =?us-ascii?q?BoSmHpYs0AzruALkxr5PKO3S9SsF85X524tb/erWwDU76CZ5CdjV7WCTTmxu1j?=
 =?us-ascii?q?cMWT4o3a1liVZwxleKze5zhPkORo8b3O9ATgpvbc2U9Od9Ed2nAg8=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AlAABaRRFcmBHrdtBkHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMCqCOIwVX4szmWCBcRYYFIc+IjQJDQEDAQEBAQEBAgETAQEBAQEICws?=
 =?us-ascii?q?GGw4vgjYFAgMYCYJcAwMBAiQfCikDAwECBgEBSAgDAVMZBYJRS4ICAQSnKDOFQ?=
 =?us-ascii?q?IRsjDwXgUA/gRGIYIUOAqEMCZFMCxiJaYddLJkTgUaCDjMaCBsVgyeCJxcSjgx?=
 =?us-ascii?q?AMYEHHIptgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0AlAABaRRFcmBHrdtBkHQEBBQEHBQGBUQgBCwGBMCqCOIw?=
 =?us-ascii?q?VX4szmWCBcRYYFIc+IjQJDQEDAQEBAQEBAgETAQEBAQEICwsGGw4vgjYFAgMYC?=
 =?us-ascii?q?YJcAwMBAiQfCikDAwECBgEBSAgDAVMZBYJRS4ICAQSnKDOFQIRsjDwXgUA/gRG?=
 =?us-ascii?q?IYIUOAqEMCZFMCxiJaYddLJkTgUaCDjMaCBsVgyeCJxcSjgxAMYEHHIptgXcBA?=
 =?us-ascii?q?Q?=
X-IronPort-AV: E=Sophos;i="5.56,345,1539673200"; 
   d="scan'208";a="56073546"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 12 Dec 2018 09:30:57 -0800
Received: from localhost ([::1]:46372 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gX8LZ-00071f-4Q
	for like.xu@linux.intel.com; Wed, 12 Dec 2018 12:30:57 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:35119)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <lvivier@redhat.com>) id 1gX8LB-0006yU-Hp
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 12:30:36 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <lvivier@redhat.com>) id 1gX8L6-000122-Go
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 12:30:33 -0500
Received: from mx1.redhat.com ([209.132.183.28]:41752)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <lvivier@redhat.com>)
	id 1gX8L4-0000vY-Bj; Wed, 12 Dec 2018 12:30:28 -0500
Received: from smtp.corp.redhat.com (int-mx02.intmail.prod.int.phx2.redhat.com
	[10.5.11.12])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 40FC08B10F;
	Wed, 12 Dec 2018 17:30:16 +0000 (UTC)
Received: from thinkpad.redhat.com (ovpn-204-190.brq.redhat.com
	[10.40.204.190])
	by smtp.corp.redhat.com (Postfix) with ESMTP id 70CD260C46;
	Wed, 12 Dec 2018 17:30:14 +0000 (UTC)
From: Laurent Vivier <lvivier@redhat.com>
To: qemu-devel@nongnu.org
Date: Wed, 12 Dec 2018 18:30:03 +0100
Message-Id: <20181212173007.11407-3-lvivier@redhat.com>
In-Reply-To: <20181212173007.11407-1-lvivier@redhat.com>
References: <20181212173007.11407-1-lvivier@redhat.com>
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.12
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.28]);
	Wed, 12 Dec 2018 17:30:16 +0000 (UTC)
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: [Qemu-devel] [PATCH 2/6] hw/dma/puv3_gpio: Convert from DPRINTF()
 macro to trace event
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-trivial@nongnu.org, Laurent Vivier <lvivier@redhat.com>,
	Guan Xuetao <gxt@mprc.pku.edu.cn>, Michael Tokarev <mjt@tls.msk.ru>,
	=?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <f4bug@amsat.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Signed-off-by: Laurent Vivier <lvivier@redhat.com>
---
 Makefile.objs        |  1 +
 hw/gpio/puv3_gpio.c  | 15 +++++++--------
 hw/gpio/trace-events |  6 ++++++
 3 files changed, 14 insertions(+), 8 deletions(-)
 create mode 100644 hw/gpio/trace-events

diff --git a/Makefile.objs b/Makefile.objs
index 1e1ff387d7..fbc3bad1e1 100644
--- a/Makefile.objs
+++ b/Makefile.objs
@@ -243,6 +243,7 @@ trace-events-subdirs +=3D hw/vfio
 trace-events-subdirs +=3D hw/virtio
 trace-events-subdirs +=3D hw/watchdog
 trace-events-subdirs +=3D hw/xen
+trace-events-subdirs +=3D hw/gpio
 trace-events-subdirs +=3D io
 trace-events-subdirs +=3D linux-user
 trace-events-subdirs +=3D migration
diff --git a/hw/gpio/puv3_gpio.c b/hw/gpio/puv3_gpio.c
index 445afccf9f..1b52b2c291 100644
--- a/hw/gpio/puv3_gpio.c
+++ b/hw/gpio/puv3_gpio.c
@@ -11,9 +11,8 @@
 #include "qemu/osdep.h"
 #include "hw/hw.h"
 #include "hw/sysbus.h"
-
-#undef DEBUG_PUV3
 #include "hw/unicore32/puv3.h"
+#include "trace.h"
=20
 #define TYPE_PUV3_GPIO "puv3_gpio"
 #define PUV3_GPIO(obj) OBJECT_CHECK(PUV3GPIOState, (obj), TYPE_PUV3_GPIO=
)
@@ -46,9 +45,9 @@ static uint64_t puv3_gpio_read(void *opaque, hwaddr off=
set,
         ret =3D s->reg_GPIR;
         break;
     default:
-        DPRINTF("Bad offset 0x%x\n", offset);
+        trace_puv3_gpio_read_bad(offset);
     }
-    DPRINTF("offset 0x%x, value 0x%x\n", offset, ret);
+    trace_puv3_gpio_read(offset, ret);
=20
     return ret;
 }
@@ -58,7 +57,7 @@ static void puv3_gpio_write(void *opaque, hwaddr offset=
,
 {
     PUV3GPIOState *s =3D opaque;
=20
-    DPRINTF("offset 0x%x, value 0x%x\n", offset, value);
+    trace_puv3_gpio_write(offset, value);
     switch (offset) {
     case 0x04:
         s->reg_GPDR =3D value;
@@ -67,14 +66,14 @@ static void puv3_gpio_write(void *opaque, hwaddr offs=
et,
         if (s->reg_GPDR & value) {
             s->reg_GPLR |=3D value;
         } else {
-            DPRINTF("Write gpio input port error!");
+            trace_puv3_gpio_write_error();
         }
         break;
     case 0x0c:
         if (s->reg_GPDR & value) {
             s->reg_GPLR &=3D ~value;
         } else {
-            DPRINTF("Write gpio input port error!");
+            trace_puv3_gpio_write_error();
         }
         break;
     case 0x10: /* GRER */
@@ -85,7 +84,7 @@ static void puv3_gpio_write(void *opaque, hwaddr offset=
,
         s->reg_GPIR =3D value;
         break;
     default:
-        DPRINTF("Bad offset 0x%x\n", offset);
+        trace_puv3_gpio_write_bad(offset);
     }
 }
=20
diff --git a/hw/gpio/trace-events b/hw/gpio/trace-events
new file mode 100644
index 0000000000..5708899a79
--- /dev/null
+++ b/hw/gpio/trace-events
@@ -0,0 +1,6 @@
+# hw/gpio/puv3_gpio.c
+puv3_gpio_read_bad(unsigned offset) "Bad offset 0x%x"
+puv3_gpio_read(unsigned offset, uint32_t value) "offset 0x%x, value 0x%x=
"
+puv3_gpio_write(unsigned offset, uint64_t value) "offset 0x%x, value 0x%=
" PRIx64
+puv3_gpio_write_error(void) "Write gpio input port error!"
+puv3_gpio_write_bad(unsigned offset) "Bad offset 0x%x"
--=20
2.19.2


