{
  "name": "core_arch::x86_64::amx::_tile_storeconfig",
  "safe": false,
  "callees": {
    "core_arch::x86_64::amx::sttilecfg": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": 12254,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/amx.rs:30:1: 32:2",
  "src": "pub unsafe fn _tile_storeconfig(mem_addr: *mut u8) {\n    sttilecfg(mem_addr);\n}",
  "mir": "fn core_arch::x86_64::amx::_tile_storeconfig(_1: *mut u8) -> () {\n    let mut _0: ();\n    let  _2: ();\n    debug mem_addr => _1;\n    bb0: {\n        _2 = core_arch::x86_64::amx::sttilecfg(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Stores the current tile configuration to a 64-byte memory location specified by mem_addr.\n The tile configuration format is specified below, and includes the tile type pallette,\n the number of bytes per row, and the number of rows. If tiles are not configured, all zeroes will be stored to memory.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_tile_storeconfig&ig_expand=6879)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}