<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCRegisterInfo.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCRegisterInfo.cpp.html'>PPCRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCRegisterInfo.cpp - PowerPC Register Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="PPCRegisterInfo.h.html">"PPCRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCFrameLowering.h.html">"PPCFrameLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCSubtarget.h.html">"PPCSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include &lt;cstdlib&gt;</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "reginfo"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html">"PPCGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic InflateGPRC = {&quot;reginfo&quot;, &quot;InflateGPRC&quot;, &quot;Number of gprc inputs for getLargestLegalClass&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="InflateGPRC" title='InflateGPRC' data-ref="InflateGPRC" data-ref-filename="InflateGPRC">InflateGPRC</dfn>, <q>"Number of gprc inputs for getLargestLegalClass"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic InflateGP8RC = {&quot;reginfo&quot;, &quot;InflateGP8RC&quot;, &quot;Number of g8rc inputs for getLargestLegalClass&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="InflateGP8RC" title='InflateGP8RC' data-ref="InflateGP8RC" data-ref-filename="InflateGP8RC">InflateGP8RC</dfn>, <q>"Number of g8rc inputs for getLargestLegalClass"</q>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="55">55</th><td><dfn class="tu decl def" id="EnableBasePointer" title='EnableBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBasePointer" data-ref-filename="EnableBasePointer">EnableBasePointer</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="56">56</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable use of a base pointer for complex stack frames"</q>));</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="59">59</th><td><dfn class="tu decl def" id="AlwaysBasePointer" title='AlwaysBasePointer' data-type='cl::opt&lt;bool&gt;' data-ref="AlwaysBasePointer" data-ref-filename="AlwaysBasePointer">AlwaysBasePointer</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-always-use-base-pointer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="60">60</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Force the use of a base pointer in every function"</q>));</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="63">63</th><td><dfn class="tu decl def" id="EnableGPRToVecSpills" title='EnableGPRToVecSpills' data-type='cl::opt&lt;bool&gt;' data-ref="EnableGPRToVecSpills" data-ref-filename="EnableGPRToVecSpills">EnableGPRToVecSpills</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-enable-gpr-to-vsr-spills"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="64">64</th><td>         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable spills from gpr to vsr rather than stack"</q>));</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="67">67</th><td><dfn class="tu decl def" id="StackPtrConst" title='StackPtrConst' data-type='cl::opt&lt;bool&gt;' data-ref="StackPtrConst" data-ref-filename="StackPtrConst">StackPtrConst</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-stack-ptr-caller-preserved"</q>,</td></tr>
<tr><th id="68">68</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Consider R1 caller preserved so stack saves of "</q></td></tr>
<tr><th id="69">69</th><td>                         <q>"caller preserved registers can be LICM candidates"</q>),</td></tr>
<tr><th id="70">70</th><td>                <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="73">73</th><td><dfn class="tu decl def" id="MaxCRBitSpillDist" title='MaxCRBitSpillDist' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxCRBitSpillDist" data-ref-filename="MaxCRBitSpillDist">MaxCRBitSpillDist</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-max-crbit-spill-dist"</q>,</td></tr>
<tr><th id="74">74</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum search distance for definition of CR bit "</q></td></tr>
<tr><th id="75">75</th><td>                           <q>"spill on ppc"</q>),</td></tr>
<tr><th id="76">76</th><td>                  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>));</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>// Copies/moves of physical accumulators are expensive operations</i></td></tr>
<tr><th id="79">79</th><td><i>// that should be avoided whenever possible. MMA instructions are</i></td></tr>
<tr><th id="80">80</th><td><i>// meant to be used in performance-sensitive computational kernels.</i></td></tr>
<tr><th id="81">81</th><td><i>// This option is provided, at least for the time being, to give the</i></td></tr>
<tr><th id="82">82</th><td><i>// user a tool to detect this expensive operation and either rework</i></td></tr>
<tr><th id="83">83</th><td><i>// their code or report a compiler bug if that turns out to be the</i></td></tr>
<tr><th id="84">84</th><td><i>// cause.</i></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="85">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="86">86</th><td><em>static</em> cl::opt&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="87">87</th><td>ReportAccMoves(<q>"ppc-report-acc-moves"</q>,</td></tr>
<tr><th id="88">88</th><td>               cl::desc(<q>"Emit information about accumulator register spills "</q></td></tr>
<tr><th id="89">89</th><td>                        <q>"and copies"</q>),</td></tr>
<tr><th id="90">90</th><td>               cl::Hidden, cl::init(<b>false</b>));</td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="85">endif</span></u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><em>static</em> <em>unsigned</em> <a class="tu decl fn" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-type='unsigned int offsetMinAlignForOpcode(unsigned int OpC)' data-ref="_ZL23offsetMinAlignForOpcodej" data-ref-filename="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<em>unsigned</em> <dfn class="local col1 decl" id="1OpC" title='OpC' data-type='unsigned int' data-ref="1OpC" data-ref-filename="1OpC">OpC</dfn>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" title='llvm::PPCRegisterInfo::PPCRegisterInfo' data-ref="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" data-ref-filename="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE">PPCRegisterInfo</dfn>(<em>const</em> <a class="type" href="PPCTargetMachine.h.html#llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine" data-ref-filename="llvm..PPCTargetMachine">PPCTargetMachine</a> &amp;<dfn class="local col2 decl" id="2TM" title='TM' data-type='const llvm::PPCTargetMachine &amp;' data-ref="2TM" data-ref-filename="2TM">TM</dfn>)</td></tr>
<tr><th id="96">96</th><td>  : <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPCGenRegisterInfo" title='llvm::PPCGenRegisterInfo' data-ref="llvm::PPCGenRegisterInfo" data-ref-filename="llvm..PPCGenRegisterInfo">PPCGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfoC1Ejjjjj" title='llvm::PPCGenRegisterInfo::PPCGenRegisterInfo' data-ref="_ZN4llvm18PPCGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm18PPCGenRegisterInfoC1Ejjjjj">(</a><a class="local col2 ref" href="#2TM" title='TM' data-ref="2TM" data-ref-filename="2TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR8" title='llvm::PPC::LR8' data-ref="llvm::PPC::LR8" data-ref-filename="llvm..PPC..LR8">LR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR" title='llvm::PPC::LR' data-ref="llvm::PPC::LR" data-ref-filename="llvm..PPC..LR">LR</a>,</td></tr>
<tr><th id="97">97</th><td>                       <a class="local col2 ref" href="#2TM" title='TM' data-ref="2TM" data-ref-filename="2TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? <var>0</var> : <var>1</var>,</td></tr>
<tr><th id="98">98</th><td>                       <a class="local col2 ref" href="#2TM" title='TM' data-ref="2TM" data-ref-filename="2TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? <var>0</var> : <var>1</var>),</td></tr>
<tr><th id="99">99</th><td>    <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>(<a class="local col2 ref" href="#2TM" title='TM' data-ref="2TM" data-ref-filename="2TM">TM</a>) {</td></tr>
<tr><th id="100">100</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>]</a>   = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDX" title='llvm::PPC::LDX' data-ref="llvm::PPC::LDX" data-ref-filename="llvm..PPC..LDX">LDX</a>;    <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDX" title='llvm::PPC::STDX' data-ref="llvm::PPC::STDX" data-ref-filename="llvm..PPC..STDX">STDX</a>;</td></tr>
<tr><th id="101">101</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a>;   <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB" title='llvm::PPC::STB' data-ref="llvm::PPC::STB" data-ref-filename="llvm..PPC..STB">STB</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX" title='llvm::PPC::STBX' data-ref="llvm::PPC::STBX" data-ref-filename="llvm..PPC..STBX">STBX</a>;</td></tr>
<tr><th id="102">102</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>;   <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA" title='llvm::PPC::LHA' data-ref="llvm::PPC::LHA" data-ref-filename="llvm..PPC..LHA">LHA</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX" title='llvm::PPC::LHAX' data-ref="llvm::PPC::LHAX" data-ref-filename="llvm..PPC..LHAX">LHAX</a>;</td></tr>
<tr><th id="103">103</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a>;   <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX" title='llvm::PPC::LWAX' data-ref="llvm::PPC::LWAX" data-ref-filename="llvm..PPC..LWAX">LWAX</a>;</td></tr>
<tr><th id="104">104</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSX" title='llvm::PPC::LFSX' data-ref="llvm::PPC::LFSX" data-ref-filename="llvm..PPC..LFSX">LFSX</a>;   <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDX" title='llvm::PPC::LFDX' data-ref="llvm::PPC::LFDX" data-ref-filename="llvm..PPC..LFDX">LFDX</a>;</td></tr>
<tr><th id="105">105</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH" title='llvm::PPC::STH' data-ref="llvm::PPC::STH" data-ref-filename="llvm..PPC..STH">STH</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX" title='llvm::PPC::STHX' data-ref="llvm::PPC::STHX" data-ref-filename="llvm..PPC..STHX">STHX</a>;   <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>]</a>  = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX" title='llvm::PPC::STWX' data-ref="llvm::PPC::STWX" data-ref-filename="llvm..PPC..STWX">STWX</a>;</td></tr>
<tr><th id="106">106</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSX" title='llvm::PPC::STFSX' data-ref="llvm::PPC::STFSX" data-ref-filename="llvm..PPC..STFSX">STFSX</a>;  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDX" title='llvm::PPC::STFDX' data-ref="llvm::PPC::STFDX" data-ref-filename="llvm..PPC..STFDX">STFDX</a>;</td></tr>
<tr><th id="107">107</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD4" title='llvm::PPC::ADD4' data-ref="llvm::PPC::ADD4" data-ref-filename="llvm..PPC..ADD4">ADD4</a>;</td></tr>
<tr><th id="108">108</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA_32" title='llvm::PPC::LWA_32' data-ref="llvm::PPC::LWA_32" data-ref-filename="llvm..PPC..LWA_32">LWA_32</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX_32" title='llvm::PPC::LWAX_32' data-ref="llvm::PPC::LWAX_32" data-ref-filename="llvm..PPC..LWAX_32">LWAX_32</a>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// 64-bit</i></td></tr>
<tr><th id="111">111</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA8" title='llvm::PPC::LHA8' data-ref="llvm::PPC::LHA8" data-ref-filename="llvm..PPC..LHA8">LHA8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX8" title='llvm::PPC::LHAX8' data-ref="llvm::PPC::LHAX8" data-ref-filename="llvm..PPC..LHAX8">LHAX8</a>; <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a>;</td></tr>
<tr><th id="112">112</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a>; <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX8" title='llvm::PPC::LWZX8' data-ref="llvm::PPC::LWZX8" data-ref-filename="llvm..PPC..LWZX8">LWZX8</a>;</td></tr>
<tr><th id="113">113</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB8" title='llvm::PPC::STB8' data-ref="llvm::PPC::STB8" data-ref-filename="llvm..PPC..STB8">STB8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX8" title='llvm::PPC::STBX8' data-ref="llvm::PPC::STBX8" data-ref-filename="llvm..PPC..STBX8">STBX8</a>; <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH8" title='llvm::PPC::STH8' data-ref="llvm::PPC::STH8" data-ref-filename="llvm..PPC..STH8">STH8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX8" title='llvm::PPC::STHX8' data-ref="llvm::PPC::STHX8" data-ref-filename="llvm..PPC..STHX8">STHX8</a>;</td></tr>
<tr><th id="114">114</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX8" title='llvm::PPC::STWX8' data-ref="llvm::PPC::STWX8" data-ref-filename="llvm..PPC..STWX8">STWX8</a>; <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDU" title='llvm::PPC::STDU' data-ref="llvm::PPC::STDU" data-ref-filename="llvm..PPC..STDU">STDU</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDUX" title='llvm::PPC::STDUX' data-ref="llvm::PPC::STDUX" data-ref-filename="llvm..PPC..STDUX">STDUX</a>;</td></tr>
<tr><th id="115">115</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD8" title='llvm::PPC::ADD8' data-ref="llvm::PPC::ADD8" data-ref-filename="llvm..PPC..ADD8">ADD8</a>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// VSX</i></td></tr>
<tr><th id="118">118</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>;</td></tr>
<tr><th id="119">119</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>;</td></tr>
<tr><th id="120">120</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LD" title='llvm::PPC::SPILLTOVSR_LD' data-ref="llvm::PPC::SPILLTOVSR_LD" data-ref-filename="llvm..PPC..SPILLTOVSR_LD">SPILLTOVSR_LD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LDX" title='llvm::PPC::SPILLTOVSR_LDX' data-ref="llvm::PPC::SPILLTOVSR_LDX" data-ref-filename="llvm..PPC..SPILLTOVSR_LDX">SPILLTOVSR_LDX</a>;</td></tr>
<tr><th id="121">121</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_ST" title='llvm::PPC::SPILLTOVSR_ST' data-ref="llvm::PPC::SPILLTOVSR_ST" data-ref-filename="llvm..PPC..SPILLTOVSR_ST">SPILLTOVSR_ST</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_STX" title='llvm::PPC::SPILLTOVSR_STX' data-ref="llvm::PPC::SPILLTOVSR_STX" data-ref-filename="llvm..PPC..SPILLTOVSR_STX">SPILLTOVSR_STX</a>;</td></tr>
<tr><th id="122">122</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>;</td></tr>
<tr><th id="123">123</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>;</td></tr>
<tr><th id="124">124</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVX" title='llvm::PPC::LXVX' data-ref="llvm::PPC::LXVX" data-ref-filename="llvm..PPC..LXVX">LXVX</a>;</td></tr>
<tr><th id="125">125</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSD" title='llvm::PPC::LXSD' data-ref="llvm::PPC::LXSD" data-ref-filename="llvm..PPC..LXSD">LXSD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>;</td></tr>
<tr><th id="126">126</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSP" title='llvm::PPC::LXSSP' data-ref="llvm::PPC::LXSSP" data-ref-filename="llvm..PPC..LXSSP">LXSSP</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>;</td></tr>
<tr><th id="127">127</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVX" title='llvm::PPC::STXVX' data-ref="llvm::PPC::STXVX" data-ref-filename="llvm..PPC..STXVX">STXVX</a>;</td></tr>
<tr><th id="128">128</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>;</td></tr>
<tr><th id="129">129</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSP" title='llvm::PPC::STXSSP' data-ref="llvm::PPC::STXSSP" data-ref-filename="llvm..PPC..STXSSP">STXSSP</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// SPE</i></td></tr>
<tr><th id="132">132</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVLDD" title='llvm::PPC::EVLDD' data-ref="llvm::PPC::EVLDD" data-ref-filename="llvm..PPC..EVLDD">EVLDD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVLDDX" title='llvm::PPC::EVLDDX' data-ref="llvm::PPC::EVLDDX" data-ref-filename="llvm..PPC..EVLDDX">EVLDDX</a>;</td></tr>
<tr><th id="133">133</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVSTDD" title='llvm::PPC::EVSTDD' data-ref="llvm::PPC::EVSTDD" data-ref-filename="llvm..PPC..EVSTDD">EVSTDD</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVSTDDX" title='llvm::PPC::EVSTDDX' data-ref="llvm::PPC::EVSTDDX" data-ref-filename="llvm..PPC..EVSTDDX">EVSTDDX</a>;</td></tr>
<tr><th id="134">134</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPESTW" title='llvm::PPC::SPESTW' data-ref="llvm::PPC::SPESTW" data-ref-filename="llvm..PPC..SPESTW">SPESTW</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPESTWX" title='llvm::PPC::SPESTWX' data-ref="llvm::PPC::SPESTWX" data-ref-filename="llvm..PPC..SPESTWX">SPESTWX</a>;</td></tr>
<tr><th id="135">135</th><td>  <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPELWZ" title='llvm::PPC::SPELWZ' data-ref="llvm::PPC::SPELWZ" data-ref-filename="llvm..PPC..SPELWZ">SPELWZ</a>]</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPELWZX" title='llvm::PPC::SPELWZX' data-ref="llvm::PPC::SPELWZX" data-ref-filename="llvm..PPC..SPELWZX">SPELWZX</a>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// getPointerRegClass - Return the register class to use to hold pointers.</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">/// This is used for addressing modes.</i></td></tr>
<tr><th id="140">140</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="141">141</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF" data-ref-filename="3MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Kind" title='Kind' data-type='unsigned int' data-ref="4Kind" data-ref-filename="4Kind">Kind</dfn>)</td></tr>
<tr><th id="142">142</th><td>                                                                       <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>  <i>// Note that PPCInstrInfo::FoldImmediate also directly uses this Kind value</i></td></tr>
<tr><th id="144">144</th><td><i>  // when it checks for ZERO folding.</i></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="local col4 ref" href="#4Kind" title='Kind' data-ref="4Kind" data-ref-filename="4Kind">Kind</a> == <var>1</var>) {</td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClass" title='llvm::PPC::G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_NOX0RegClass">G8RC_NOX0RegClass</a>;</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClass" title='llvm::PPC::GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_NOR0RegClass">GPRC_NOR0RegClass</a>;</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="153">153</th><td>  <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>*</td></tr>
<tr><th id="157">157</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="5MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="5MF" data-ref-filename="5MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="6Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>() &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>      (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() &amp;&amp; !<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine24getAIXExtendedAltivecABIEv" title='llvm::TargetMachine::getAIXExtendedAltivecABI' data-ref="_ZNK4llvm13TargetMachine24getAIXExtendedAltivecABIEv" data-ref-filename="_ZNK4llvm13TargetMachine24getAIXExtendedAltivecABIEv">getAIXExtendedAltivecABI</a>()))</td></tr>
<tr><th id="161">161</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"the default AIX Altivec ABI is not yet "</q></td></tr>
<tr><th id="162">162</th><td>                       <q>"supported."</q>);</td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>) {</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (!<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() &amp;&amp; <a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>())</td></tr>
<tr><th id="165">165</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"AnyReg unimplemented on 32-bit AIX."</q>);</td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>())</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_VSX_SaveList" title='llvm::CSR_64_AllRegs_VSX_SaveList' data-ref="llvm::CSR_64_AllRegs_VSX_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_VSX_SaveList">CSR_64_AllRegs_VSX_SaveList</a>;</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_Altivec_SaveList" title='llvm::CSR_64_AllRegs_Altivec_SaveList' data-ref="llvm::CSR_64_AllRegs_Altivec_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_Altivec_SaveList">CSR_64_AllRegs_Altivec_SaveList</a>;</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_SaveList" title='llvm::CSR_64_AllRegs_SaveList' data-ref="llvm::CSR_64_AllRegs_SaveList" data-ref-filename="llvm..CSR_64_AllRegs_SaveList">CSR_64_AllRegs_SaveList</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// On PPC64, we might need to save r2 (but only if it is not reserved).</i></td></tr>
<tr><th id="174">174</th><td><i>  // We do not need to treat R2 as callee-saved when using PC-Relative calls</i></td></tr>
<tr><th id="175">175</th><td><i>  // because any direct uses of R2 will cause it to be reserved. If the function</i></td></tr>
<tr><th id="176">176</th><td><i>  // is a leaf or the only uses of R2 are implicit uses for calls, the calls</i></td></tr>
<tr><th id="177">177</th><td><i>  // will use the @notoc relocation which will cause this function to set the</i></td></tr>
<tr><th id="178">178</th><td><i>  // st_other bit to 1, thereby communicating to its caller that it arbitrarily</i></td></tr>
<tr><th id="179">179</th><td><i>  // clobbers the TOC.</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="local col7 decl" id="7SaveR2" title='SaveR2' data-type='bool' data-ref="7SaveR2" data-ref-filename="7SaveR2">SaveR2</dfn> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE">isAllocatable</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X2" title='llvm::PPC::X2' data-ref="llvm::PPC::X2" data-ref-filename="llvm..PPC..X2">X2</a>) &amp;&amp;</td></tr>
<tr><th id="181">181</th><td>                !<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv" title='llvm::PPCSubtarget::isUsingPCRelativeCalls' data-ref="_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv" data-ref-filename="_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv">isUsingPCRelativeCalls</a>();</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i>// Cold calling convention CSRs.</i></td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF" data-ref-filename="5MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>) {</td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>())</td></tr>
<tr><th id="186">186</th><td>      <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cold calling unimplemented on AIX."</q>);</td></tr>
<tr><th id="187">187</th><td>    <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>()) {</td></tr>
<tr><th id="188">188</th><td>      <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="189">189</th><td>        <b>return</b> <a class="local col7 ref" href="#7SaveR2" title='SaveR2' data-ref="7SaveR2" data-ref-filename="7SaveR2">SaveR2</a> ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_R2_Altivec_SaveList" title='llvm::CSR_SVR64_ColdCC_R2_Altivec_SaveList' data-ref="llvm::CSR_SVR64_ColdCC_R2_Altivec_SaveList" data-ref-filename="llvm..CSR_SVR64_ColdCC_R2_Altivec_SaveList">CSR_SVR64_ColdCC_R2_Altivec_SaveList</a></td></tr>
<tr><th id="190">190</th><td>                      : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_Altivec_SaveList" title='llvm::CSR_SVR64_ColdCC_Altivec_SaveList' data-ref="llvm::CSR_SVR64_ColdCC_Altivec_SaveList" data-ref-filename="llvm..CSR_SVR64_ColdCC_Altivec_SaveList">CSR_SVR64_ColdCC_Altivec_SaveList</a>;</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> <a class="local col7 ref" href="#7SaveR2" title='SaveR2' data-ref="7SaveR2" data-ref-filename="7SaveR2">SaveR2</a> ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_R2_SaveList" title='llvm::CSR_SVR64_ColdCC_R2_SaveList' data-ref="llvm::CSR_SVR64_ColdCC_R2_SaveList" data-ref-filename="llvm..CSR_SVR64_ColdCC_R2_SaveList">CSR_SVR64_ColdCC_R2_SaveList</a></td></tr>
<tr><th id="192">192</th><td>                    : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_SaveList" title='llvm::CSR_SVR64_ColdCC_SaveList' data-ref="llvm::CSR_SVR64_ColdCC_SaveList" data-ref-filename="llvm..CSR_SVR64_ColdCC_SaveList">CSR_SVR64_ColdCC_SaveList</a>;</td></tr>
<tr><th id="193">193</th><td>    }</td></tr>
<tr><th id="194">194</th><td>    <i>// 32-bit targets.</i></td></tr>
<tr><th id="195">195</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="196">196</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_Altivec_SaveList" title='llvm::CSR_SVR32_ColdCC_Altivec_SaveList' data-ref="llvm::CSR_SVR32_ColdCC_Altivec_SaveList" data-ref-filename="llvm..CSR_SVR32_ColdCC_Altivec_SaveList">CSR_SVR32_ColdCC_Altivec_SaveList</a>;</td></tr>
<tr><th id="197">197</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>())</td></tr>
<tr><th id="198">198</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_SPE_SaveList" title='llvm::CSR_SVR32_ColdCC_SPE_SaveList' data-ref="llvm::CSR_SVR32_ColdCC_SPE_SaveList" data-ref-filename="llvm..CSR_SVR32_ColdCC_SPE_SaveList">CSR_SVR32_ColdCC_SPE_SaveList</a>;</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_SaveList" title='llvm::CSR_SVR32_ColdCC_SaveList' data-ref="llvm::CSR_SVR32_ColdCC_SaveList" data-ref-filename="llvm..CSR_SVR32_ColdCC_SaveList">CSR_SVR32_ColdCC_SaveList</a>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td>  <i>// Standard calling convention CSRs.</i></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>()) {</td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="204">204</th><td>      <b>return</b> <a class="local col7 ref" href="#7SaveR2" title='SaveR2' data-ref="7SaveR2" data-ref-filename="7SaveR2">SaveR2</a> ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_R2_Altivec_SaveList" title='llvm::CSR_PPC64_R2_Altivec_SaveList' data-ref="llvm::CSR_PPC64_R2_Altivec_SaveList" data-ref-filename="llvm..CSR_PPC64_R2_Altivec_SaveList">CSR_PPC64_R2_Altivec_SaveList</a></td></tr>
<tr><th id="205">205</th><td>                    : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_Altivec_SaveList" title='llvm::CSR_PPC64_Altivec_SaveList' data-ref="llvm::CSR_PPC64_Altivec_SaveList" data-ref-filename="llvm..CSR_PPC64_Altivec_SaveList">CSR_PPC64_Altivec_SaveList</a>;</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> <a class="local col7 ref" href="#7SaveR2" title='SaveR2' data-ref="7SaveR2" data-ref-filename="7SaveR2">SaveR2</a> ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_R2_SaveList" title='llvm::CSR_PPC64_R2_SaveList' data-ref="llvm::CSR_PPC64_R2_SaveList" data-ref-filename="llvm..CSR_PPC64_R2_SaveList">CSR_PPC64_R2_SaveList</a> : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_SaveList" title='llvm::CSR_PPC64_SaveList' data-ref="llvm::CSR_PPC64_SaveList" data-ref-filename="llvm..CSR_PPC64_SaveList">CSR_PPC64_SaveList</a>;</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td>  <i>// 32-bit targets.</i></td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>()) {</td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="211">211</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_AIX32_Altivec_SaveList" title='llvm::CSR_AIX32_Altivec_SaveList' data-ref="llvm::CSR_AIX32_Altivec_SaveList" data-ref-filename="llvm..CSR_AIX32_Altivec_SaveList">CSR_AIX32_Altivec_SaveList</a>;</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_AIX32_SaveList" title='llvm::CSR_AIX32_SaveList' data-ref="llvm::CSR_AIX32_SaveList" data-ref-filename="llvm..CSR_AIX32_SaveList">CSR_AIX32_SaveList</a>;</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_Altivec_SaveList" title='llvm::CSR_SVR432_Altivec_SaveList' data-ref="llvm::CSR_SVR432_Altivec_SaveList" data-ref-filename="llvm..CSR_SVR432_Altivec_SaveList">CSR_SVR432_Altivec_SaveList</a>;</td></tr>
<tr><th id="216">216</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#6Subtarget" title='Subtarget' data-ref="6Subtarget" data-ref-filename="6Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>())</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_SPE_SaveList" title='llvm::CSR_SVR432_SPE_SaveList' data-ref="llvm::CSR_SVR432_SPE_SaveList" data-ref-filename="llvm..CSR_SVR432_SPE_SaveList">CSR_SVR432_SPE_SaveList</a>;</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_SaveList" title='llvm::CSR_SVR432_SaveList' data-ref="llvm::CSR_SVR432_SaveList" data-ref-filename="llvm..CSR_SVR432_SaveList">CSR_SVR432_SaveList</a>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="222">222</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="8MF" data-ref-filename="8MF">MF</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="9CC" title='CC' data-type='CallingConv::ID' data-ref="9CC" data-ref-filename="9CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="224">224</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="10Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#8MF" title='MF' data-ref="8MF" data-ref-filename="8MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC" data-ref-filename="9CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AnyReg" title='llvm::CallingConv::AnyReg' data-ref="llvm::CallingConv::AnyReg" data-ref-filename="llvm..CallingConv..AnyReg">AnyReg</a>) {</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>())</td></tr>
<tr><th id="227">227</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_VSX_RegMask" title='llvm::CSR_64_AllRegs_VSX_RegMask' data-ref="llvm::CSR_64_AllRegs_VSX_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_VSX_RegMask">CSR_64_AllRegs_VSX_RegMask</a>;</td></tr>
<tr><th id="228">228</th><td>    <b>if</b> (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="229">229</th><td>      <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_Altivec_RegMask" title='llvm::CSR_64_AllRegs_Altivec_RegMask' data-ref="llvm::CSR_64_AllRegs_Altivec_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_Altivec_RegMask">CSR_64_AllRegs_Altivec_RegMask</a>;</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_64_AllRegs_RegMask" title='llvm::CSR_64_AllRegs_RegMask' data-ref="llvm::CSR_64_AllRegs_RegMask" data-ref-filename="llvm..CSR_64_AllRegs_RegMask">CSR_64_AllRegs_RegMask</a>;</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>()) {</td></tr>
<tr><th id="234">234</th><td>    <b>return</b> <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_Altivec_RegMask" title='llvm::CSR_PPC64_Altivec_RegMask' data-ref="llvm::CSR_PPC64_Altivec_RegMask" data-ref-filename="llvm..CSR_PPC64_Altivec_RegMask">CSR_PPC64_Altivec_RegMask</a></td></tr>
<tr><th id="235">235</th><td>                                                  : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_RegMask" title='llvm::CSR_PPC64_RegMask' data-ref="llvm::CSR_PPC64_RegMask" data-ref-filename="llvm..CSR_PPC64_RegMask">CSR_PPC64_RegMask</a>)</td></tr>
<tr><th id="236">236</th><td>                        : (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_AIX32_Altivec_RegMask" title='llvm::CSR_AIX32_Altivec_RegMask' data-ref="llvm::CSR_AIX32_Altivec_RegMask" data-ref-filename="llvm..CSR_AIX32_Altivec_RegMask">CSR_AIX32_Altivec_RegMask</a></td></tr>
<tr><th id="237">237</th><td>                                                  : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_AIX32_RegMask" title='llvm::CSR_AIX32_RegMask' data-ref="llvm::CSR_AIX32_RegMask" data-ref-filename="llvm..CSR_AIX32_RegMask">CSR_AIX32_RegMask</a>);</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC" data-ref-filename="9CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Cold" title='llvm::CallingConv::Cold' data-ref="llvm::CallingConv::Cold" data-ref-filename="llvm..CallingConv..Cold">Cold</a>) {</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_Altivec_RegMask" title='llvm::CSR_SVR64_ColdCC_Altivec_RegMask' data-ref="llvm::CSR_SVR64_ColdCC_Altivec_RegMask" data-ref-filename="llvm..CSR_SVR64_ColdCC_Altivec_RegMask">CSR_SVR64_ColdCC_Altivec_RegMask</a></td></tr>
<tr><th id="242">242</th><td>                                                  : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR64_ColdCC_RegMask" title='llvm::CSR_SVR64_ColdCC_RegMask' data-ref="llvm::CSR_SVR64_ColdCC_RegMask" data-ref-filename="llvm..CSR_SVR64_ColdCC_RegMask">CSR_SVR64_ColdCC_RegMask</a>)</td></tr>
<tr><th id="243">243</th><td>                        : (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_Altivec_RegMask" title='llvm::CSR_SVR32_ColdCC_Altivec_RegMask' data-ref="llvm::CSR_SVR32_ColdCC_Altivec_RegMask" data-ref-filename="llvm..CSR_SVR32_ColdCC_Altivec_RegMask">CSR_SVR32_ColdCC_Altivec_RegMask</a></td></tr>
<tr><th id="244">244</th><td>                                                  : (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>()</td></tr>
<tr><th id="245">245</th><td>                                                  ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_SPE_RegMask" title='llvm::CSR_SVR32_ColdCC_SPE_RegMask' data-ref="llvm::CSR_SVR32_ColdCC_SPE_RegMask" data-ref-filename="llvm..CSR_SVR32_ColdCC_SPE_RegMask">CSR_SVR32_ColdCC_SPE_RegMask</a></td></tr>
<tr><th id="246">246</th><td>                                                  : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR32_ColdCC_RegMask" title='llvm::CSR_SVR32_ColdCC_RegMask' data-ref="llvm::CSR_SVR32_ColdCC_RegMask" data-ref-filename="llvm..CSR_SVR32_ColdCC_RegMask">CSR_SVR32_ColdCC_RegMask</a>));</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_Altivec_RegMask" title='llvm::CSR_PPC64_Altivec_RegMask' data-ref="llvm::CSR_PPC64_Altivec_RegMask" data-ref-filename="llvm..CSR_PPC64_Altivec_RegMask">CSR_PPC64_Altivec_RegMask</a></td></tr>
<tr><th id="250">250</th><td>                                                : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_PPC64_RegMask" title='llvm::CSR_PPC64_RegMask' data-ref="llvm::CSR_PPC64_RegMask" data-ref-filename="llvm..CSR_PPC64_RegMask">CSR_PPC64_RegMask</a>)</td></tr>
<tr><th id="251">251</th><td>                      : (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>()</td></tr>
<tr><th id="252">252</th><td>                             ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_Altivec_RegMask" title='llvm::CSR_SVR432_Altivec_RegMask' data-ref="llvm::CSR_SVR432_Altivec_RegMask" data-ref-filename="llvm..CSR_SVR432_Altivec_RegMask">CSR_SVR432_Altivec_RegMask</a></td></tr>
<tr><th id="253">253</th><td>                             : (<a class="local col0 ref" href="#10Subtarget" title='Subtarget' data-ref="10Subtarget" data-ref-filename="10Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasSPEEv" title='llvm::PPCSubtarget::hasSPE' data-ref="_ZNK4llvm12PPCSubtarget6hasSPEEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasSPEEv">hasSPE</a>() ? <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_SPE_RegMask" title='llvm::CSR_SVR432_SPE_RegMask' data-ref="llvm::CSR_SVR432_SPE_RegMask" data-ref-filename="llvm..CSR_SVR432_SPE_RegMask">CSR_SVR432_SPE_RegMask</a></td></tr>
<tr><th id="254">254</th><td>                                                   : <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_SVR432_RegMask" title='llvm::CSR_SVR432_RegMask' data-ref="llvm::CSR_SVR432_RegMask" data-ref-filename="llvm..CSR_SVR432_RegMask">CSR_SVR432_RegMask</a>));</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>*</td></tr>
<tr><th id="258">258</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv" title='llvm::PPCRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>  <b>return</b> <a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::CSR_NoRegs_RegMask" title='llvm::CSR_NoRegs_RegMask' data-ref="llvm::CSR_NoRegs_RegMask" data-ref-filename="llvm..CSR_NoRegs_RegMask">CSR_NoRegs_RegMask</a>;</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::PPCRegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="11Mask" title='Mask' data-type='uint32_t *' data-ref="11Mask" data-ref-filename="11Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="263">263</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="12PseudoReg" title='PseudoReg' data-type='unsigned int' data-ref="12PseudoReg" data-ref-filename="12PseudoReg">PseudoReg</dfn> : {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::RM" title='llvm::PPC::RM' data-ref="llvm::PPC::RM" data-ref-filename="llvm..PPC..RM">RM</a>})</td></tr>
<tr><th id="264">264</th><td>    <a class="local col1 ref" href="#11Mask" title='Mask' data-ref="11Mask" data-ref-filename="11Mask">Mask</a>[<a class="local col2 ref" href="#12PseudoReg" title='PseudoReg' data-ref="12PseudoReg" data-ref-filename="12PseudoReg">PseudoReg</a> / <var>32</var>] &amp;= ~(<var>1u</var> &lt;&lt; (<a class="local col2 ref" href="#12PseudoReg" title='PseudoReg' data-ref="12PseudoReg" data-ref-filename="12PseudoReg">PseudoReg</a> % <var>32</var>));</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="13MF" data-ref-filename="13MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col4 decl" id="14Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col5 decl" id="15Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="270">270</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering" data-ref-filename="llvm..PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col6 decl" id="16TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="16TFI" data-ref-filename="16TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::PPCGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// The ZERO register is not really a register, but the representation of r0</i></td></tr>
<tr><th id="273">273</th><td><i>  // when used in instructions that treat r0 as the constant 0.</i></td></tr>
<tr><th id="274">274</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// The FP register is also not really a register, but is the representation</i></td></tr>
<tr><th id="277">277</th><td><i>  // of the frame pointer register used by ISD::FRAMEADDR.</i></td></tr>
<tr><th id="278">278</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::FP" title='llvm::PPC::FP' data-ref="llvm::PPC::FP" data-ref-filename="llvm..PPC..FP">FP</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// The BP register is also not really a register, but is the representation</i></td></tr>
<tr><th id="281">281</th><td><i>  // of the base pointer register used by setjmp.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::BP" title='llvm::PPC::BP' data-ref="llvm::PPC::BP" data-ref-filename="llvm..PPC..BP">BP</a>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// The counter registers must be reserved so that counter-based loops can</i></td></tr>
<tr><th id="285">285</th><td><i>  // be correctly formed (and the mtctr instructions are not DCE'd).</i></td></tr>
<tr><th id="286">286</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>);</td></tr>
<tr><th id="287">287</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>);</td></tr>
<tr><th id="290">290</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR" title='llvm::PPC::LR' data-ref="llvm::PPC::LR" data-ref-filename="llvm..PPC..LR">LR</a>);</td></tr>
<tr><th id="291">291</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR8" title='llvm::PPC::LR8' data-ref="llvm::PPC::LR8" data-ref-filename="llvm..PPC..LR8">LR8</a>);</td></tr>
<tr><th id="292">292</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::RM" title='llvm::PPC::RM' data-ref="llvm::PPC::RM" data-ref-filename="llvm..PPC..RM">RM</a>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRSAVE" title='llvm::PPC::VRSAVE' data-ref="llvm::PPC::VRSAVE" data-ref-filename="llvm..PPC..VRSAVE">VRSAVE</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// The SVR4 ABI reserves r2 and r13</i></td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Subtarget" title='Subtarget' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>()) {</td></tr>
<tr><th id="298">298</th><td>    <i>// We only reserve r2 if we need to use the TOC pointer. If we have no</i></td></tr>
<tr><th id="299">299</th><td><i>    // explicit uses of the TOC pointer (meaning we're a leaf function with</i></td></tr>
<tr><th id="300">300</th><td><i>    // no constant-pool loads, etc.) and we have no potential uses inside an</i></td></tr>
<tr><th id="301">301</th><td><i>    // inline asm block, then we can treat r2 has an ordinary callee-saved</i></td></tr>
<tr><th id="302">302</th><td><i>    // register.</i></td></tr>
<tr><th id="303">303</th><td>    <em>const</em> <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col7 decl" id="17FuncInfo" title='FuncInfo' data-type='const llvm::PPCFunctionInfo *' data-ref="17FuncInfo" data-ref-filename="17FuncInfo">FuncInfo</dfn> = <a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (!<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() || <a class="local col7 ref" href="#17FuncInfo" title='FuncInfo' data-ref="17FuncInfo" data-ref-filename="17FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo14usesTOCBasePtrEv" title='llvm::PPCFunctionInfo::usesTOCBasePtr' data-ref="_ZNK4llvm15PPCFunctionInfo14usesTOCBasePtrEv" data-ref-filename="_ZNK4llvm15PPCFunctionInfo14usesTOCBasePtrEv">usesTOCBasePtr</a>() || <a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12hasInlineAsmEv" title='llvm::MachineFunction::hasInlineAsm' data-ref="_ZNK4llvm15MachineFunction12hasInlineAsmEv" data-ref-filename="_ZNK4llvm15MachineFunction12hasInlineAsmEv">hasInlineAsm</a>())</td></tr>
<tr><th id="305">305</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R2" title='llvm::PPC::R2' data-ref="llvm::PPC::R2" data-ref-filename="llvm..PPC..R2">R2</a>);  <i>// System-reserved register</i></td></tr>
<tr><th id="306">306</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R13" title='llvm::PPC::R13' data-ref="llvm::PPC::R13" data-ref-filename="llvm..PPC..R13">R13</a>); <i>// Small Data Area pointer register</i></td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// Always reserve r2 on AIX for now.</i></td></tr>
<tr><th id="310">310</th><td><i>  // TODO: Make r2 allocatable on AIX/XCOFF for some leaf functions.</i></td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Subtarget" title='Subtarget' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isAIXABIEv" title='llvm::PPCSubtarget::isAIXABI' data-ref="_ZNK4llvm12PPCSubtarget8isAIXABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget8isAIXABIEv">isAIXABI</a>())</td></tr>
<tr><th id="312">312</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R2" title='llvm::PPC::R2' data-ref="llvm::PPC::R2" data-ref-filename="llvm..PPC..R2">R2</a>);  <i>// System-reserved register</i></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i>// On PPC64, r13 is the thread pointer. Never allocate this register.</i></td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="316">316</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R13" title='llvm::PPC::R13' data-ref="llvm::PPC::R13" data-ref-filename="llvm..PPC..R13">R13</a>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="local col6 ref" href="#16TFI" title='TFI' data-ref="16TFI" data-ref-filename="16TFI">TFI</a>-&gt;<a class="ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering7needsFPERKNS_15MachineFunctionE" title='llvm::PPCFrameLowering::needsFP' data-ref="_ZNK4llvm16PPCFrameLowering7needsFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16PPCFrameLowering7needsFPERKNS_15MachineFunctionE">needsFP</a>(<a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>))</td></tr>
<tr><th id="319">319</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R31" title='llvm::PPC::R31' data-ref="llvm::PPC::R31" data-ref-filename="llvm..PPC..R31">R31</a>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="local col8 decl" id="18IsPositionIndependent" title='IsPositionIndependent' data-type='bool' data-ref="18IsPositionIndependent" data-ref-filename="18IsPositionIndependent">IsPositionIndependent</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col3 ref" href="#13MF" title='MF' data-ref="13MF" data-ref-filename="13MF">MF</a>)) {</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (<a class="local col5 ref" href="#15Subtarget" title='Subtarget' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget13is32BitELFABIEv" title='llvm::PPCSubtarget::is32BitELFABI' data-ref="_ZNK4llvm12PPCSubtarget13is32BitELFABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget13is32BitELFABIEv">is32BitELFABI</a>() &amp;&amp; <a class="local col8 ref" href="#18IsPositionIndependent" title='IsPositionIndependent' data-ref="18IsPositionIndependent" data-ref-filename="18IsPositionIndependent">IsPositionIndependent</a>)</td></tr>
<tr><th id="324">324</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R29" title='llvm::PPC::R29' data-ref="llvm::PPC::R29" data-ref-filename="llvm..PPC..R29">R29</a>);</td></tr>
<tr><th id="325">325</th><td>    <b>else</b></td></tr>
<tr><th id="326">326</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R30" title='llvm::PPC::R30' data-ref="llvm::PPC::R30" data-ref-filename="llvm..PPC..R30">R30</a>);</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Subtarget" title='Subtarget' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget13is32BitELFABIEv" title='llvm::PPCSubtarget::is32BitELFABI' data-ref="_ZNK4llvm12PPCSubtarget13is32BitELFABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget13is32BitELFABIEv">is32BitELFABI</a>() &amp;&amp; <a class="local col8 ref" href="#18IsPositionIndependent" title='IsPositionIndependent' data-ref="18IsPositionIndependent" data-ref-filename="18IsPositionIndependent">IsPositionIndependent</a>)</td></tr>
<tr><th id="330">330</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R30" title='llvm::PPC::R30' data-ref="llvm::PPC::R30" data-ref-filename="llvm..PPC..R30">R30</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// Reserve Altivec registers when Altivec is unavailable.</i></td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (!<a class="local col5 ref" href="#15Subtarget" title='Subtarget' data-ref="15Subtarget" data-ref-filename="15Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget10hasAltivecEv" title='llvm::PPCSubtarget::hasAltivec' data-ref="_ZNK4llvm12PPCSubtarget10hasAltivecEv" data-ref-filename="_ZNK4llvm12PPCSubtarget10hasAltivecEv">hasAltivec</a>())</td></tr>
<tr><th id="334">334</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const llvm::MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator" data-ref-filename="llvm..TargetRegisterClass..iterator">iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='TargetRegisterClass::iterator' data-ref="19I" data-ref-filename="19I">I</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="335">335</th><td>         <dfn class="local col0 decl" id="20IE" title='IE' data-type='TargetRegisterClass::iterator' data-ref="20IE" data-ref-filename="20IE">IE</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass3endEv">end</a>(); <a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a> != <a class="local col0 ref" href="#20IE" title='IE' data-ref="20IE" data-ref-filename="20IE">IE</a>; ++<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>)</td></tr>
<tr><th id="336">336</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" title='llvm::TargetRegisterInfo::markSuperRegs' data-ref="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE">markSuperRegs</a>(<span class='refarg'><a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a>*<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(checkAllSuperRegsMarked(Reserved));</td></tr>
<tr><th id="339">339</th><td>  <b>return</b> <a class="local col4 ref" href="#14Reserved" title='Reserved' data-ref="14Reserved" data-ref-filename="14Reserved">Reserved</a>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="21MF" data-ref-filename="21MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="343">343</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col2 decl" id="22Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="22Subtarget" data-ref-filename="22Subtarget">Subtarget</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="344">344</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col3 decl" id="23InstrInfo" title='InstrInfo' data-type='const llvm::PPCInstrInfo *' data-ref="23InstrInfo" data-ref-filename="23InstrInfo">InstrInfo</dfn> =  <a class="local col2 ref" href="#22Subtarget" title='Subtarget' data-ref="22Subtarget" data-ref-filename="22Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="345">345</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="24MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="24MFI" data-ref-filename="24MFI">MFI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF" data-ref-filename="21MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="346">346</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo" data-ref-filename="llvm..CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col5 decl" id="25Info" title='Info' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="25Info" data-ref-filename="25Info">Info</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI" data-ref-filename="24MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i>// If the callee saved info is invalid we have to default to true for safety.</i></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (!<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI" data-ref-filename="24MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" title='llvm::MachineFrameInfo::isCalleeSavedInfoValid' data-ref="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo22isCalleeSavedInfoValidEv">isCalleeSavedInfoValid</a>())</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// We will require the use of X-Forms because the frame is larger than what</i></td></tr>
<tr><th id="353">353</th><td><i>  // can be represented in signed 16 bits that fit in the immediate of a D-Form.</i></td></tr>
<tr><th id="354">354</th><td><i>  // If we need an X-Form then we need a register to store the address offset.</i></td></tr>
<tr><th id="355">355</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26FrameSize" title='FrameSize' data-type='unsigned int' data-ref="26FrameSize" data-ref-filename="26FrameSize">FrameSize</dfn> = <a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI" data-ref-filename="24MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="356">356</th><td>  <i>// Signed 16 bits means that the FrameSize cannot be more than 15 bits.</i></td></tr>
<tr><th id="357">357</th><td>  <b>if</b> (<a class="local col6 ref" href="#26FrameSize" title='FrameSize' data-ref="26FrameSize" data-ref-filename="26FrameSize">FrameSize</a> &amp; ~<var>0x7FFF</var>)</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// The callee saved info is valid so it can be traversed.</i></td></tr>
<tr><th id="361">361</th><td><i>  // Checking for registers that need saving that do not have load or store</i></td></tr>
<tr><th id="362">362</th><td><i>  // forms where the address offset is an immediate.</i></td></tr>
<tr><th id="363">363</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i" data-ref-filename="27i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a> &lt; <a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info" data-ref-filename="25Info">Info</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>++) {</td></tr>
<tr><th id="364">364</th><td>    <em>int</em> <dfn class="local col8 decl" id="28FrIdx" title='FrIdx' data-type='int' data-ref="28FrIdx" data-ref-filename="28FrIdx">FrIdx</dfn> = <a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info" data-ref-filename="25Info">Info</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" data-ref-filename="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="365">365</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29Reg" title='Reg' data-type='unsigned int' data-ref="29Reg" data-ref-filename="29Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#25Info" title='Info' data-ref="25Info" data-ref-filename="25Info">Info</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv" data-ref-filename="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC" data-ref-filename="30RC">RC</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#29Reg" title='Reg' data-ref="29Reg" data-ref-filename="29Reg">Reg</a>);</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31Opcode" title='Opcode' data-type='unsigned int' data-ref="31Opcode" data-ref-filename="31Opcode">Opcode</dfn> = <a class="local col3 ref" href="#23InstrInfo" title='InstrInfo' data-ref="23InstrInfo" data-ref-filename="23InstrInfo">InstrInfo</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>);</td></tr>
<tr><th id="369">369</th><td>    <b>if</b> (!<a class="local col4 ref" href="#24MFI" title='MFI' data-ref="24MFI" data-ref-filename="24MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col8 ref" href="#28FrIdx" title='FrIdx' data-ref="28FrIdx" data-ref-filename="28FrIdx">FrIdx</a>)) {</td></tr>
<tr><th id="370">370</th><td>      <i>// This is not a fixed object. If it requires alignment then we may still</i></td></tr>
<tr><th id="371">371</th><td><i>      // need to use the XForm.</i></td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-use='c' data-ref="_ZL23offsetMinAlignForOpcodej" data-ref-filename="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode" data-ref-filename="31Opcode">Opcode</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="373">373</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="374">374</th><td>    }</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <i>// This is eiher:</i></td></tr>
<tr><th id="377">377</th><td><i>    // 1) A fixed frame index object which we know are aligned so</i></td></tr>
<tr><th id="378">378</th><td><i>    // as long as we have a valid DForm/DSForm/DQForm (non XForm) we don't</i></td></tr>
<tr><th id="379">379</th><td><i>    // need to consider the alignment here.</i></td></tr>
<tr><th id="380">380</th><td><i>    // 2) A not fixed object but in that case we now know that the min required</i></td></tr>
<tr><th id="381">381</th><td><i>    // alignment is no more than 1 based on the previous check.</i></td></tr>
<tr><th id="382">382</th><td>    <b>if</b> (<a class="local col3 ref" href="#23InstrInfo" title='InstrInfo' data-ref="23InstrInfo" data-ref-filename="23InstrInfo">InstrInfo</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col1 ref" href="#31Opcode" title='Opcode' data-ref="31Opcode" data-ref-filename="31Opcode">Opcode</a>))</td></tr>
<tr><th id="383">383</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24isCallerPreservedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE">isCallerPreservedPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="32PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="32PhysReg" data-ref-filename="32PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="33MF" data-ref-filename="33MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(PhysReg));</td></tr>
<tr><th id="391">391</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col4 decl" id="34Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="34Subtarget" data-ref-filename="34Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="392">392</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="35MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="35MFI" data-ref-filename="35MFI">MFI</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (!<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (!<a class="local col4 ref" href="#34Subtarget" title='Subtarget' data-ref="34Subtarget" data-ref-filename="34Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>())</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col2 ref" href="#32PhysReg" title='PhysReg' data-ref="32PhysReg" data-ref-filename="32PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X2" title='llvm::PPC::X2' data-ref="llvm::PPC::X2" data-ref-filename="llvm..PPC..X2">X2</a>)</td></tr>
<tr><th id="399">399</th><td>    <i>// X2 is guaranteed to be preserved within a function if it is reserved.</i></td></tr>
<tr><th id="400">400</th><td><i>    // The reason it's reserved is that it's the TOC pointer (and the function</i></td></tr>
<tr><th id="401">401</th><td><i>    // uses the TOC). In functions where it isn't reserved (i.e. leaf functions</i></td></tr>
<tr><th id="402">402</th><td><i>    // with no TOC access), we can't claim that it is preserved.</i></td></tr>
<tr><th id="403">403</th><td>    <b>return</b> (<a class="virtual member fn" href="#_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF" data-ref-filename="33MF">MF</a>).<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj" data-ref-filename="_ZNK4llvm9BitVector4testEj">test</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X2" title='llvm::PPC::X2' data-ref="llvm::PPC::X2" data-ref-filename="llvm..PPC..X2">X2</a>));</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#StackPtrConst" title='StackPtrConst' data-use='m' data-ref="StackPtrConst" data-ref-filename="StackPtrConst">StackPtrConst</a> &amp;&amp; (<a class="local col2 ref" href="#32PhysReg" title='PhysReg' data-ref="32PhysReg" data-ref-filename="32PhysReg">PhysReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>) &amp;&amp; !<a class="local col5 ref" href="#35MFI" title='MFI' data-ref="35MFI" data-ref-filename="35MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>()</td></tr>
<tr><th id="405">405</th><td>      &amp;&amp; !<a class="local col5 ref" href="#35MFI" title='MFI' data-ref="35MFI" data-ref-filename="35MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv" title='llvm::MachineFrameInfo::hasOpaqueSPAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo21hasOpaqueSPAdjustmentEv">hasOpaqueSPAdjustment</a>())</td></tr>
<tr><th id="406">406</th><td>    <i>// The value of the stack pointer does not change within a function after</i></td></tr>
<tr><th id="407">407</th><td><i>    // the prologue and before the epilogue if there are no dynamic allocations</i></td></tr>
<tr><th id="408">408</th><td><i>    // and no inline asm which clobbers X1.</i></td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="410">410</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><em>unsigned</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="36RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="36RC" data-ref-filename="36RC">RC</dfn>,</td></tr>
<tr><th id="414">414</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="37MF" data-ref-filename="37MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering" data-ref-filename="llvm..PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col8 decl" id="38TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="38TFI" data-ref-filename="38TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::PPCGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>);</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="39DefaultSafety" title='DefaultSafety' data-type='const unsigned int' data-ref="39DefaultSafety" data-ref-filename="39DefaultSafety">DefaultSafety</dfn> = <var>1</var>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC" data-ref-filename="36RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="419">419</th><td>  <b>default</b>:</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClassID" title='llvm::PPC::G8RC_NOX0RegClassID' data-ref="llvm::PPC::G8RC_NOX0RegClassID" data-ref-filename="llvm..PPC..G8RC_NOX0RegClassID">G8RC_NOX0RegClassID</a>:</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClassID" title='llvm::PPC::GPRC_NOR0RegClassID' data-ref="llvm::PPC::GPRC_NOR0RegClassID" data-ref-filename="llvm..PPC..GPRC_NOR0RegClassID">GPRC_NOR0RegClassID</a>:</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClassID" title='llvm::PPC::SPERCRegClassID' data-ref="llvm::PPC::SPERCRegClassID" data-ref-filename="llvm..PPC..SPERCRegClassID">SPERCRegClassID</a>:</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClassID" title='llvm::PPC::G8RCRegClassID' data-ref="llvm::PPC::G8RCRegClassID" data-ref-filename="llvm..PPC..G8RCRegClassID">G8RCRegClassID</a>:</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClassID" title='llvm::PPC::GPRCRegClassID' data-ref="llvm::PPC::GPRCRegClassID" data-ref-filename="llvm..PPC..GPRCRegClassID">GPRCRegClassID</a>: {</td></tr>
<tr><th id="426">426</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="40FP" title='FP' data-type='unsigned int' data-ref="40FP" data-ref-filename="40FP">FP</dfn> = <a class="local col8 ref" href="#38TFI" title='TFI' data-ref="38TFI" data-ref-filename="38TFI">TFI</a>-&gt;<a class="virtual ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::PPCFrameLowering::hasFP' data-ref="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> <var>32</var> - <a class="local col0 ref" href="#40FP" title='FP' data-ref="40FP" data-ref-filename="40FP">FP</a> - <a class="local col9 ref" href="#39DefaultSafety" title='DefaultSafety' data-ref="39DefaultSafety" data-ref-filename="39DefaultSafety">DefaultSafety</a>;</td></tr>
<tr><th id="428">428</th><td>  }</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F8RCRegClassID" title='llvm::PPC::F8RCRegClassID' data-ref="llvm::PPC::F8RCRegClassID" data-ref-filename="llvm..PPC..F8RCRegClassID">F8RCRegClassID</a>:</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F4RCRegClassID" title='llvm::PPC::F4RCRegClassID' data-ref="llvm::PPC::F4RCRegClassID" data-ref-filename="llvm..PPC..F4RCRegClassID">F4RCRegClassID</a>:</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClassID" title='llvm::PPC::VRRCRegClassID' data-ref="llvm::PPC::VRRCRegClassID" data-ref-filename="llvm..PPC..VRRCRegClassID">VRRCRegClassID</a>:</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VFRCRegClassID" title='llvm::PPC::VFRCRegClassID' data-ref="llvm::PPC::VFRCRegClassID" data-ref-filename="llvm..PPC..VFRCRegClassID">VFRCRegClassID</a>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSLRCRegClassID" title='llvm::PPC::VSLRCRegClassID' data-ref="llvm::PPC::VSLRCRegClassID" data-ref-filename="llvm..PPC..VSLRCRegClassID">VSLRCRegClassID</a>:</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <var>32</var> - <a class="local col9 ref" href="#39DefaultSafety" title='DefaultSafety' data-ref="39DefaultSafety" data-ref-filename="39DefaultSafety">DefaultSafety</a>;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClassID" title='llvm::PPC::VSRCRegClassID' data-ref="llvm::PPC::VSRCRegClassID" data-ref-filename="llvm..PPC..VSRCRegClassID">VSRCRegClassID</a>:</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClassID" title='llvm::PPC::VSFRCRegClassID' data-ref="llvm::PPC::VSFRCRegClassID" data-ref-filename="llvm..PPC..VSFRCRegClassID">VSFRCRegClassID</a>:</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRCRegClassID" title='llvm::PPC::VSSRCRegClassID' data-ref="llvm::PPC::VSSRCRegClassID" data-ref-filename="llvm..PPC..VSSRCRegClassID">VSSRCRegClassID</a>:</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> <var>64</var> - <a class="local col9 ref" href="#39DefaultSafety" title='DefaultSafety' data-ref="39DefaultSafety" data-ref-filename="39DefaultSafety">DefaultSafety</a>;</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClassID" title='llvm::PPC::CRRCRegClassID' data-ref="llvm::PPC::CRRCRegClassID" data-ref-filename="llvm..PPC..CRRCRegClassID">CRRCRegClassID</a>:</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <var>8</var> - <a class="local col9 ref" href="#39DefaultSafety" title='DefaultSafety' data-ref="39DefaultSafety" data-ref-filename="39DefaultSafety">DefaultSafety</a>;</td></tr>
<tr><th id="441">441</th><td>  }</td></tr>
<tr><th id="442">442</th><td>}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="445">445</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="41RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="41RC" data-ref-filename="41RC">RC</dfn>,</td></tr>
<tr><th id="446">446</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF" data-ref-filename="42MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col3 decl" id="43Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="43Subtarget" data-ref-filename="43Subtarget">Subtarget</dfn> = <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget" data-ref-filename="43Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>()) {</td></tr>
<tr><th id="449">449</th><td>    <i>// With VSX, we can inflate various sub-register classes to the full VSX</i></td></tr>
<tr><th id="450">450</th><td><i>    // register set.</i></td></tr>
<tr><th id="451">451</th><td><i></i></td></tr>
<tr><th id="452">452</th><td><i>    // For Power9 we allow the user to enable GPR to vector spills.</i></td></tr>
<tr><th id="453">453</th><td><i>    // FIXME: Currently limited to spilling GP8RC. A follow on patch will add</i></td></tr>
<tr><th id="454">454</th><td><i>    // support to spill GPRC.</i></td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine10isELFv2ABIEv" title='llvm::PPCTargetMachine::isELFv2ABI' data-ref="_ZNK4llvm16PPCTargetMachine10isELFv2ABIEv" data-ref-filename="_ZNK4llvm16PPCTargetMachine10isELFv2ABIEv">isELFv2ABI</a>()) {</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (<a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget" data-ref-filename="43Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>() &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGPRToVecSpills" title='EnableGPRToVecSpills' data-use='m' data-ref="EnableGPRToVecSpills" data-ref-filename="EnableGPRToVecSpills">EnableGPRToVecSpills</a> &amp;&amp;</td></tr>
<tr><th id="457">457</th><td>          <a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>) {</td></tr>
<tr><th id="458">458</th><td>        <a class="ref" href="#52" title='InflateGP8RC' data-ref="InflateGP8RC" data-ref-filename="InflateGP8RC">InflateGP8RC</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="459">459</th><td>        <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPILLTOVSRRCRegClass" title='llvm::PPC::SPILLTOVSRRCRegClass' data-ref="llvm::PPC::SPILLTOVSRRCRegClass" data-ref-filename="llvm..PPC..SPILLTOVSRRCRegClass">SPILLTOVSRRCRegClass</a>;</td></tr>
<tr><th id="460">460</th><td>      }</td></tr>
<tr><th id="461">461</th><td>      <b>if</b> (<a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGPRToVecSpills" title='EnableGPRToVecSpills' data-use='m' data-ref="EnableGPRToVecSpills" data-ref-filename="EnableGPRToVecSpills">EnableGPRToVecSpills</a>)</td></tr>
<tr><th id="462">462</th><td>        <a class="ref" href="#51" title='InflateGPRC' data-ref="InflateGPRC" data-ref-filename="InflateGPRC">InflateGPRC</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="463">463</th><td>    }</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (<a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F8RCRegClass" title='llvm::PPC::F8RCRegClass' data-ref="llvm::PPC::F8RCRegClass" data-ref-filename="llvm..PPC..F8RCRegClass">F8RCRegClass</a>)</td></tr>
<tr><th id="465">465</th><td>      <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>;</td></tr>
<tr><th id="466">466</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>)</td></tr>
<tr><th id="467">467</th><td>      <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>;</td></tr>
<tr><th id="468">468</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F4RCRegClass" title='llvm::PPC::F4RCRegClass' data-ref="llvm::PPC::F4RCRegClass" data-ref-filename="llvm..PPC..F4RCRegClass">F4RCRegClass</a> &amp;&amp; <a class="local col3 ref" href="#43Subtarget" title='Subtarget' data-ref="43Subtarget" data-ref-filename="43Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP8VectorEv" title='llvm::PPCSubtarget::hasP8Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP8VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP8VectorEv">hasP8Vector</a>())</td></tr>
<tr><th id="469">469</th><td>      <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRCRegClass" title='llvm::PPC::VSSRCRegClass' data-ref="llvm::PPC::VSSRCRegClass" data-ref-filename="llvm..PPC..VSSRCRegClass">VSSRCRegClass</a>;</td></tr>
<tr><th id="470">470</th><td>  }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC" data-ref-filename="41RC">RC</a>, <a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>);</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="476">476</th><td><i>// Stack Frame Processing methods</i></td></tr>
<tr><th id="477">477</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="478">478</th><td><i></i></td></tr>
<tr><th id="479">479</th><td><i>/// lowerDynamicAlloc - Generate the code for allocating an object in the</i></td></tr>
<tr><th id="480">480</th><td><i>/// current frame.  The sequence of code will be in the general form</i></td></tr>
<tr><th id="481">481</th><td><i>///</i></td></tr>
<tr><th id="482">482</th><td><i>///   addi   R0, SP, \#frameSize ; get the address of the previous frame</i></td></tr>
<tr><th id="483">483</th><td><i>///   stwxu  R0, SP, Rnegsize   ; add and update the SP with the negated size</i></td></tr>
<tr><th id="484">484</th><td><i>///   addi   Rnew, SP, \#maxCalFrameSize ; get the top of the allocation</i></td></tr>
<tr><th id="485">485</th><td><i>///</i></td></tr>
<tr><th id="486">486</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAlloc' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAlloc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="44II" title='II' data-type='MachineBasicBlock::iterator' data-ref="44II" data-ref-filename="44II">II</dfn>) <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI" data-ref-filename="45MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>;</td></tr>
<tr><th id="489">489</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB" data-ref-filename="46MBB">MBB</dfn> = *<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="491">491</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn> = *<a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="493">493</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="48MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="48MFI" data-ref-filename="48MFI">MFI</dfn> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="495">495</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="49Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="49Subtarget" data-ref-filename="49Subtarget">Subtarget</dfn> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="496">496</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="497">497</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="50TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="50TII" data-ref-filename="50TII">TII</dfn> = *<a class="local col9 ref" href="#49Subtarget" title='Subtarget' data-ref="49Subtarget" data-ref-filename="49Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="498">498</th><td>  <i>// Determine whether 64-bit pointers are used.</i></td></tr>
<tr><th id="499">499</th><td>  <em>bool</em> <dfn class="local col1 decl" id="51LP64" title='LP64' data-type='bool' data-ref="51LP64" data-ref-filename="51LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="52dl" title='dl' data-type='llvm::DebugLoc' data-ref="52dl" data-ref-filename="52dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Get the maximum call stack size.</i></td></tr>
<tr><th id="503">503</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53maxCallFrameSize" title='maxCallFrameSize' data-type='unsigned int' data-ref="53maxCallFrameSize" data-ref-filename="53maxCallFrameSize">maxCallFrameSize</dfn> = <a class="local col8 ref" href="#48MFI" title='MFI' data-ref="48MFI" data-ref-filename="48MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col4 decl" id="54MaxAlign" title='MaxAlign' data-type='llvm::Align' data-ref="54MaxAlign" data-ref-filename="54MaxAlign">MaxAlign</dfn> = <a class="local col8 ref" href="#48MFI" title='MFI' data-ref="48MFI" data-ref-filename="48MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" title='llvm::MachineFrameInfo::getMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv">getMaxAlign</a>();</td></tr>
<tr><th id="505">505</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isAligned(MaxAlign, maxCallFrameSize) &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>         <q>"Maximum call-frame size not sufficiently aligned"</q>);</td></tr>
<tr><th id="507">507</th><td>  (<em>void</em>)<a class="local col4 ref" href="#54MaxAlign" title='MaxAlign' data-ref="54MaxAlign" data-ref-filename="54MaxAlign">MaxAlign</a>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="55G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="55G8RC" data-ref-filename="55G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="510">510</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="56GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="56GPRC" data-ref-filename="56GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='llvm::Register' data-ref="57Reg" data-ref-filename="57Reg">Reg</dfn> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#51LP64" title='LP64' data-ref="51LP64" data-ref-filename="51LP64">LP64</a> ? <a class="local col5 ref" href="#55G8RC" title='G8RC' data-ref="55G8RC" data-ref-filename="55G8RC">G8RC</a> : <a class="local col6 ref" href="#56GPRC" title='GPRC' data-ref="56GPRC" data-ref-filename="56GPRC">GPRC</a>);</td></tr>
<tr><th id="512">512</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58KillNegSizeReg" title='KillNegSizeReg' data-type='bool' data-ref="58KillNegSizeReg" data-ref-filename="58KillNegSizeReg">KillNegSizeReg</dfn> = <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="513">513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="59NegSizeReg" title='NegSizeReg' data-type='llvm::Register' data-ref="59NegSizeReg" data-ref-filename="59NegSizeReg">NegSizeReg</dfn> = <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" title='llvm::PPCRegisterInfo::prepareDynamicAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_">prepareDynamicAlloca</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <span class='refarg'><a class="local col9 ref" href="#59NegSizeReg" title='NegSizeReg' data-ref="59NegSizeReg" data-ref-filename="59NegSizeReg">NegSizeReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#58KillNegSizeReg" title='KillNegSizeReg' data-ref="58KillNegSizeReg" data-ref-filename="58KillNegSizeReg">KillNegSizeReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a></span>);</td></tr>
<tr><th id="516">516</th><td>  <i>// Grow the stack and update the stack pointer link, then determine the</i></td></tr>
<tr><th id="517">517</th><td><i>  // address of new allocated space.</i></td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="local col1 ref" href="#51LP64" title='LP64' data-ref="51LP64" data-ref-filename="51LP64">LP64</a>) {</td></tr>
<tr><th id="519">519</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <a class="local col2 ref" href="#52dl" title='dl' data-ref="52dl" data-ref-filename="52dl">dl</a>, <a class="local col0 ref" href="#50TII" title='TII' data-ref="50TII" data-ref-filename="50TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDUX" title='llvm::PPC::STDUX' data-ref="llvm::PPC::STDUX" data-ref-filename="llvm..PPC..STDUX">STDUX</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>)</td></tr>
<tr><th id="520">520</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="521">521</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>)</td></tr>
<tr><th id="522">522</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59NegSizeReg" title='NegSizeReg' data-ref="59NegSizeReg" data-ref-filename="59NegSizeReg">NegSizeReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#58KillNegSizeReg" title='KillNegSizeReg' data-ref="58KillNegSizeReg" data-ref-filename="58KillNegSizeReg">KillNegSizeReg</a>));</td></tr>
<tr><th id="523">523</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <a class="local col2 ref" href="#52dl" title='dl' data-ref="52dl" data-ref-filename="52dl">dl</a>, <a class="local col0 ref" href="#50TII" title='TII' data-ref="50TII" data-ref-filename="50TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>), <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="524">524</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>)</td></tr>
<tr><th id="525">525</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#53maxCallFrameSize" title='maxCallFrameSize' data-ref="53maxCallFrameSize" data-ref-filename="53maxCallFrameSize">maxCallFrameSize</a>);</td></tr>
<tr><th id="526">526</th><td>  } <b>else</b> {</td></tr>
<tr><th id="527">527</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <a class="local col2 ref" href="#52dl" title='dl' data-ref="52dl" data-ref-filename="52dl">dl</a>, <a class="local col0 ref" href="#50TII" title='TII' data-ref="50TII" data-ref-filename="50TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWUX" title='llvm::PPC::STWUX' data-ref="llvm::PPC::STWUX" data-ref-filename="llvm..PPC..STWUX">STWUX</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>)</td></tr>
<tr><th id="528">528</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Reg" title='Reg' data-ref="57Reg" data-ref-filename="57Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="529">529</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>)</td></tr>
<tr><th id="530">530</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59NegSizeReg" title='NegSizeReg' data-ref="59NegSizeReg" data-ref-filename="59NegSizeReg">NegSizeReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#58KillNegSizeReg" title='KillNegSizeReg' data-ref="58KillNegSizeReg" data-ref-filename="58KillNegSizeReg">KillNegSizeReg</a>));</td></tr>
<tr><th id="531">531</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>, <a class="local col2 ref" href="#52dl" title='dl' data-ref="52dl" data-ref-filename="52dl">dl</a>, <a class="local col0 ref" href="#50TII" title='TII' data-ref="50TII" data-ref-filename="50TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>), <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="532">532</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>)</td></tr>
<tr><th id="533">533</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#53maxCallFrameSize" title='maxCallFrameSize' data-ref="53maxCallFrameSize" data-ref-filename="53maxCallFrameSize">maxCallFrameSize</a>);</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <i>// Discard the DYNALLOC instruction.</i></td></tr>
<tr><th id="537">537</th><td>  <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB" data-ref-filename="46MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#44II" title='II' data-ref="44II" data-ref-filename="44II">II</a>);</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i class="doc">/// To accomplish dynamic stack allocation, we have to calculate exact size</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">/// subtracted from the stack pointer according alignment information and get</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">/// previous frame pointer.</i></td></tr>
<tr><th id="543">543</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" title='llvm::PPCRegisterInfo::prepareDynamicAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_">prepareDynamicAlloca</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="60II" title='II' data-type='MachineBasicBlock::iterator' data-ref="60II" data-ref-filename="60II">II</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="61NegSizeReg" title='NegSizeReg' data-type='llvm::Register &amp;' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</dfn>,</td></tr>
<tr><th id="545">545</th><td>                                           <em>bool</em> &amp;<dfn class="local col2 decl" id="62KillNegSizeReg" title='KillNegSizeReg' data-type='bool &amp;' data-ref="62KillNegSizeReg" data-ref-filename="62KillNegSizeReg">KillNegSizeReg</dfn>,</td></tr>
<tr><th id="546">546</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="63FramePointer" title='FramePointer' data-type='llvm::Register &amp;' data-ref="63FramePointer" data-ref-filename="63FramePointer">FramePointer</dfn>) <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="64MI" data-ref-filename="64MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>;</td></tr>
<tr><th id="549">549</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="550">550</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB" data-ref-filename="65MBB">MBB</dfn> = *<a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="551">551</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="66MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="66MF" data-ref-filename="66MF">MF</dfn> = *<a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="553">553</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="67MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="67MFI" data-ref-filename="67MFI">MFI</dfn> = <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="555">555</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col8 decl" id="68Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="68Subtarget" data-ref-filename="68Subtarget">Subtarget</dfn> = <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="556">556</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="557">557</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="69TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="69TII" data-ref-filename="69TII">TII</dfn> = *<a class="local col8 ref" href="#68Subtarget" title='Subtarget' data-ref="68Subtarget" data-ref-filename="68Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="558">558</th><td>  <i>// Determine whether 64-bit pointers are used.</i></td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70LP64" title='LP64' data-type='bool' data-ref="70LP64" data-ref-filename="70LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="560">560</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="71dl" title='dl' data-type='llvm::DebugLoc' data-ref="71dl" data-ref-filename="71dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#64MI" title='MI' data-ref="64MI" data-ref-filename="64MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="561">561</th><td>  <i>// Get the total frame size.</i></td></tr>
<tr><th id="562">562</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72FrameSize" title='FrameSize' data-type='unsigned int' data-ref="72FrameSize" data-ref-filename="72FrameSize">FrameSize</dfn> = <a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI" data-ref-filename="67MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <i>// Get stack alignments.</i></td></tr>
<tr><th id="565">565</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering" data-ref-filename="llvm..PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col3 decl" id="73TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="73TFI" data-ref-filename="73TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::PPCGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>);</td></tr>
<tr><th id="566">566</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col4 decl" id="74TargetAlign" title='TargetAlign' data-type='llvm::Align' data-ref="74TargetAlign" data-ref-filename="74TargetAlign">TargetAlign</dfn> = <a class="local col3 ref" href="#73TFI" title='TFI' data-ref="73TFI" data-ref-filename="73TFI">TFI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>();</td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="75MaxAlign" title='MaxAlign' data-type='llvm::Align' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</dfn> = <a class="local col7 ref" href="#67MFI" title='MFI' data-ref="67MFI" data-ref-filename="67MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" title='llvm::MachineFrameInfo::getMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv">getMaxAlign</a>();</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <i>// Determine the previous frame's address.  If FrameSize can't be</i></td></tr>
<tr><th id="570">570</th><td><i>  // represented as 16 bits or we need special alignment, then we load the</i></td></tr>
<tr><th id="571">571</th><td><i>  // previous frame's address from 0(SP).  Why not do an addis of the hi?</i></td></tr>
<tr><th id="572">572</th><td><i>  // Because R0 is our only safe tmp register and addi/addis treat R0 as zero.</i></td></tr>
<tr><th id="573">573</th><td><i>  // Constructing the constant and adding would take 3 instructions.</i></td></tr>
<tr><th id="574">574</th><td><i>  // Fortunately, a frame greater than 32K is rare.</i></td></tr>
<tr><th id="575">575</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="76G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="76G8RC" data-ref-filename="76G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="576">576</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="77GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="77GPRC" data-ref-filename="77GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col5 ref" href="#75MaxAlign" title='MaxAlign' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignES0_" data-ref-filename="_ZN4llvmltENS_5AlignES0_">&lt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col4 ref" href="#74TargetAlign" title='TargetAlign' data-ref="74TargetAlign" data-ref-filename="74TargetAlign">TargetAlign</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#72FrameSize" title='FrameSize' data-ref="72FrameSize" data-ref-filename="72FrameSize">FrameSize</a>)) {</td></tr>
<tr><th id="579">579</th><td>    <b>if</b> (<a class="local col0 ref" href="#70LP64" title='LP64' data-ref="70LP64" data-ref-filename="70LP64">LP64</a>)</td></tr>
<tr><th id="580">580</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63FramePointer" title='FramePointer' data-ref="63FramePointer" data-ref-filename="63FramePointer">FramePointer</a>)</td></tr>
<tr><th id="581">581</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X31" title='llvm::PPC::X31' data-ref="llvm::PPC::X31" data-ref-filename="llvm..PPC..X31">X31</a>)</td></tr>
<tr><th id="582">582</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#72FrameSize" title='FrameSize' data-ref="72FrameSize" data-ref-filename="72FrameSize">FrameSize</a>);</td></tr>
<tr><th id="583">583</th><td>    <b>else</b></td></tr>
<tr><th id="584">584</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63FramePointer" title='FramePointer' data-ref="63FramePointer" data-ref-filename="63FramePointer">FramePointer</a>)</td></tr>
<tr><th id="585">585</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R31" title='llvm::PPC::R31' data-ref="llvm::PPC::R31" data-ref-filename="llvm..PPC..R31">R31</a>)</td></tr>
<tr><th id="586">586</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#72FrameSize" title='FrameSize' data-ref="72FrameSize" data-ref-filename="72FrameSize">FrameSize</a>);</td></tr>
<tr><th id="587">587</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#70LP64" title='LP64' data-ref="70LP64" data-ref-filename="70LP64">LP64</a>) {</td></tr>
<tr><th id="588">588</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63FramePointer" title='FramePointer' data-ref="63FramePointer" data-ref-filename="63FramePointer">FramePointer</a>)</td></tr>
<tr><th id="589">589</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="590">590</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>);</td></tr>
<tr><th id="591">591</th><td>  } <b>else</b> {</td></tr>
<tr><th id="592">592</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63FramePointer" title='FramePointer' data-ref="63FramePointer" data-ref-filename="63FramePointer">FramePointer</a>)</td></tr>
<tr><th id="593">593</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="594">594</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>);</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td>  <i>// Determine the actual NegSizeReg according to alignment info.</i></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (<a class="local col0 ref" href="#70LP64" title='LP64' data-ref="70LP64" data-ref-filename="70LP64">LP64</a>) {</td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col5 ref" href="#75MaxAlign" title='MaxAlign' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgtENS_5AlignES0_" title='llvm::operator&gt;' data-ref="_ZN4llvmgtENS_5AlignES0_" data-ref-filename="_ZN4llvmgtENS_5AlignES0_">&gt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col4 ref" href="#74TargetAlign" title='TargetAlign' data-ref="74TargetAlign" data-ref-filename="74TargetAlign">TargetAlign</a>) {</td></tr>
<tr><th id="599">599</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="78UnalNegSizeReg" title='UnalNegSizeReg' data-type='unsigned int' data-ref="78UnalNegSizeReg" data-ref-filename="78UnalNegSizeReg">UnalNegSizeReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="600">600</th><td>      <a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#76G8RC" title='G8RC' data-ref="76G8RC" data-ref-filename="76G8RC">G8RC</a>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>      <i>// Unfortunately, there is no andi, only andi., and we can't insert that</i></td></tr>
<tr><th id="603">603</th><td><i>      // here because we might clobber cr0 while it is live.</i></td></tr>
<tr><th id="604">604</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="605">605</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(~(<a class="local col5 ref" href="#75MaxAlign" title='MaxAlign' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</a>.<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>() - <var>1</var>));</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="79NegSizeReg1" title='NegSizeReg1' data-type='unsigned int' data-ref="79NegSizeReg1" data-ref-filename="79NegSizeReg1">NegSizeReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="608">608</th><td>      <a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#76G8RC" title='G8RC' data-ref="76G8RC" data-ref-filename="76G8RC">G8RC</a>);</td></tr>
<tr><th id="609">609</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND8" title='llvm::PPC::AND8' data-ref="llvm::PPC::AND8" data-ref-filename="llvm..PPC..AND8">AND8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="610">610</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#78UnalNegSizeReg" title='UnalNegSizeReg' data-ref="78UnalNegSizeReg" data-ref-filename="78UnalNegSizeReg">UnalNegSizeReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#62KillNegSizeReg" title='KillNegSizeReg' data-ref="62KillNegSizeReg" data-ref-filename="62KillNegSizeReg">KillNegSizeReg</a>))</td></tr>
<tr><th id="611">611</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#79NegSizeReg1" title='NegSizeReg1' data-ref="79NegSizeReg1" data-ref-filename="79NegSizeReg1">NegSizeReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="612">612</th><td>      <a class="local col2 ref" href="#62KillNegSizeReg" title='KillNegSizeReg' data-ref="62KillNegSizeReg" data-ref-filename="62KillNegSizeReg">KillNegSizeReg</a> = <b>true</b>;</td></tr>
<tr><th id="613">613</th><td>    }</td></tr>
<tr><th id="614">614</th><td>  } <b>else</b> {</td></tr>
<tr><th id="615">615</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col5 ref" href="#75MaxAlign" title='MaxAlign' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgtENS_5AlignES0_" title='llvm::operator&gt;' data-ref="_ZN4llvmgtENS_5AlignES0_" data-ref-filename="_ZN4llvmgtENS_5AlignES0_">&gt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col4 ref" href="#74TargetAlign" title='TargetAlign' data-ref="74TargetAlign" data-ref-filename="74TargetAlign">TargetAlign</a>) {</td></tr>
<tr><th id="616">616</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="80UnalNegSizeReg" title='UnalNegSizeReg' data-type='unsigned int' data-ref="80UnalNegSizeReg" data-ref-filename="80UnalNegSizeReg">UnalNegSizeReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="617">617</th><td>      <a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#77GPRC" title='GPRC' data-ref="77GPRC" data-ref-filename="77GPRC">GPRC</a>);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>      <i>// Unfortunately, there is no andi, only andi., and we can't insert that</i></td></tr>
<tr><th id="620">620</th><td><i>      // here because we might clobber cr0 while it is live.</i></td></tr>
<tr><th id="621">621</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="622">622</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(~(<a class="local col5 ref" href="#75MaxAlign" title='MaxAlign' data-ref="75MaxAlign" data-ref-filename="75MaxAlign">MaxAlign</a>.<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>() - <var>1</var>));</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="81NegSizeReg1" title='NegSizeReg1' data-type='unsigned int' data-ref="81NegSizeReg1" data-ref-filename="81NegSizeReg1">NegSizeReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>;</td></tr>
<tr><th id="625">625</th><td>      <a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF" data-ref-filename="66MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#77GPRC" title='GPRC' data-ref="77GPRC" data-ref-filename="77GPRC">GPRC</a>);</td></tr>
<tr><th id="626">626</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB" data-ref-filename="65MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#60II" title='II' data-ref="60II" data-ref-filename="60II">II</a>, <a class="local col1 ref" href="#71dl" title='dl' data-ref="71dl" data-ref-filename="71dl">dl</a>, <a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII" data-ref-filename="69TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND" title='llvm::PPC::AND' data-ref="llvm::PPC::AND" data-ref-filename="llvm..PPC..AND">AND</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61NegSizeReg" title='NegSizeReg' data-ref="61NegSizeReg" data-ref-filename="61NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="627">627</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#80UnalNegSizeReg" title='UnalNegSizeReg' data-ref="80UnalNegSizeReg" data-ref-filename="80UnalNegSizeReg">UnalNegSizeReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#62KillNegSizeReg" title='KillNegSizeReg' data-ref="62KillNegSizeReg" data-ref-filename="62KillNegSizeReg">KillNegSizeReg</a>))</td></tr>
<tr><th id="628">628</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#81NegSizeReg1" title='NegSizeReg1' data-ref="81NegSizeReg1" data-ref-filename="81NegSizeReg1">NegSizeReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="629">629</th><td>      <a class="local col2 ref" href="#62KillNegSizeReg" title='KillNegSizeReg' data-ref="62KillNegSizeReg" data-ref-filename="62KillNegSizeReg">KillNegSizeReg</a> = <b>true</b>;</td></tr>
<tr><th id="630">630</th><td>    }</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerPrepareProbedAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerPrepareProbedAlloca</dfn>(</td></tr>
<tr><th id="635">635</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="82II" title='II' data-type='MachineBasicBlock::iterator' data-ref="82II" data-ref-filename="82II">II</dfn>) <em>const</em> {</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#82II" title='II' data-ref="82II" data-ref-filename="82II">II</a>;</td></tr>
<tr><th id="637">637</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="638">638</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84MBB" data-ref-filename="84MBB">MBB</dfn> = *<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="639">639</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="640">640</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="85MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="85MF" data-ref-filename="85MF">MF</dfn> = *<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="641">641</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col6 decl" id="86Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="86Subtarget" data-ref-filename="86Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#85MF" title='MF' data-ref="85MF" data-ref-filename="85MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="642">642</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="643">643</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="87TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="87TII" data-ref-filename="87TII">TII</dfn> = *<a class="local col6 ref" href="#86Subtarget" title='Subtarget' data-ref="86Subtarget" data-ref-filename="86Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="644">644</th><td>  <i>// Determine whether 64-bit pointers are used.</i></td></tr>
<tr><th id="645">645</th><td>  <em>bool</em> <dfn class="local col8 decl" id="88LP64" title='LP64' data-type='bool' data-ref="88LP64" data-ref-filename="88LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="646">646</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="89dl" title='dl' data-type='llvm::DebugLoc' data-ref="89dl" data-ref-filename="89dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="90FramePointer" title='FramePointer' data-type='llvm::Register' data-ref="90FramePointer" data-ref-filename="90FramePointer">FramePointer</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="648">648</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="91ActualNegSizeReg" title='ActualNegSizeReg' data-type='const llvm::Register' data-ref="91ActualNegSizeReg" data-ref-filename="91ActualNegSizeReg">ActualNegSizeReg</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="649">649</th><td>  <em>bool</em> <dfn class="local col2 decl" id="92KillNegSizeReg" title='KillNegSizeReg' data-type='bool' data-ref="92KillNegSizeReg" data-ref-filename="92KillNegSizeReg">KillNegSizeReg</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="650">650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="93NegSizeReg" title='NegSizeReg' data-type='llvm::Register' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="651">651</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="94CopyInst" title='CopyInst' data-type='const llvm::MCInstrDesc &amp;' data-ref="94CopyInst" data-ref-filename="94CopyInst">CopyInst</dfn> = <a class="local col7 ref" href="#87TII" title='TII' data-ref="87TII" data-ref-filename="87TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#88LP64" title='LP64' data-ref="88LP64" data-ref-filename="88LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>);</td></tr>
<tr><th id="652">652</th><td>  <i>// RegAllocator might allocate FramePointer and NegSizeReg in the same phyreg.</i></td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (<a class="local col0 ref" href="#90FramePointer" title='FramePointer' data-ref="90FramePointer" data-ref-filename="90FramePointer">FramePointer</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a>) {</td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(KillNegSizeReg &amp;&amp; <q>"FramePointer is a def and NegSizeReg is an use, "</q></td></tr>
<tr><th id="655">655</th><td>                             <q>"NegSizeReg should be killed"</q>);</td></tr>
<tr><th id="656">656</th><td>    <i>// FramePointer is clobbered earlier than the use of NegSizeReg in</i></td></tr>
<tr><th id="657">657</th><td><i>    // prepareDynamicAlloca, save NegSizeReg in ActualNegSizeReg to avoid</i></td></tr>
<tr><th id="658">658</th><td><i>    // misuse.</i></td></tr>
<tr><th id="659">659</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#82II" title='II' data-ref="82II" data-ref-filename="82II">II</a>, <a class="local col9 ref" href="#89dl" title='dl' data-ref="89dl" data-ref-filename="89dl">dl</a>, <a class="local col4 ref" href="#94CopyInst" title='CopyInst' data-ref="94CopyInst" data-ref-filename="94CopyInst">CopyInst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91ActualNegSizeReg" title='ActualNegSizeReg' data-ref="91ActualNegSizeReg" data-ref-filename="91ActualNegSizeReg">ActualNegSizeReg</a>)</td></tr>
<tr><th id="660">660</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="661">661</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a>);</td></tr>
<tr><th id="662">662</th><td>    <a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col1 ref" href="#91ActualNegSizeReg" title='ActualNegSizeReg' data-ref="91ActualNegSizeReg" data-ref-filename="91ActualNegSizeReg">ActualNegSizeReg</a>;</td></tr>
<tr><th id="663">663</th><td>    <a class="local col2 ref" href="#92KillNegSizeReg" title='KillNegSizeReg' data-ref="92KillNegSizeReg" data-ref-filename="92KillNegSizeReg">KillNegSizeReg</a> = <b>false</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>  <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" title='llvm::PPCRegisterInfo::prepareDynamicAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20prepareDynamicAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_8RegisterERbS5_">prepareDynamicAlloca</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#82II" title='II' data-ref="82II" data-ref-filename="82II">II</a>, <span class='refarg'><a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#92KillNegSizeReg" title='KillNegSizeReg' data-ref="92KillNegSizeReg" data-ref-filename="92KillNegSizeReg">KillNegSizeReg</a></span>, <span class='refarg'><a class="local col0 ref" href="#90FramePointer" title='FramePointer' data-ref="90FramePointer" data-ref-filename="90FramePointer">FramePointer</a></span>);</td></tr>
<tr><th id="666">666</th><td>  <i>// NegSizeReg might be updated in prepareDynamicAlloca if MaxAlign &gt;</i></td></tr>
<tr><th id="667">667</th><td><i>  // TargetAlign.</i></td></tr>
<tr><th id="668">668</th><td>  <b>if</b> (<a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#91ActualNegSizeReg" title='ActualNegSizeReg' data-ref="91ActualNegSizeReg" data-ref-filename="91ActualNegSizeReg">ActualNegSizeReg</a>)</td></tr>
<tr><th id="669">669</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#82II" title='II' data-ref="82II" data-ref-filename="82II">II</a>, <a class="local col9 ref" href="#89dl" title='dl' data-ref="89dl" data-ref-filename="89dl">dl</a>, <a class="local col4 ref" href="#94CopyInst" title='CopyInst' data-ref="94CopyInst" data-ref-filename="94CopyInst">CopyInst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91ActualNegSizeReg" title='ActualNegSizeReg' data-ref="91ActualNegSizeReg" data-ref-filename="91ActualNegSizeReg">ActualNegSizeReg</a>)</td></tr>
<tr><th id="670">670</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a>)</td></tr>
<tr><th id="671">671</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#93NegSizeReg" title='NegSizeReg' data-ref="93NegSizeReg" data-ref-filename="93NegSizeReg">NegSizeReg</a>);</td></tr>
<tr><th id="672">672</th><td>  <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#82II" title='II' data-ref="82II" data-ref-filename="82II">II</a>);</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAreaOffset' data-ref="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAreaOffset</dfn>(</td></tr>
<tr><th id="676">676</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95II" title='II' data-type='MachineBasicBlock::iterator' data-ref="95II" data-ref-filename="95II">II</dfn>) <em>const</em> {</td></tr>
<tr><th id="677">677</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="96MI" data-ref-filename="96MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>;</td></tr>
<tr><th id="679">679</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="97MBB" data-ref-filename="97MBB">MBB</dfn> = *<a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI" data-ref-filename="96MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="681">681</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="682">682</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="98MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="98MF" data-ref-filename="98MF">MF</dfn> = *<a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="683">683</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="99MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="99MFI" data-ref-filename="99MFI">MFI</dfn> = <a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF" data-ref-filename="98MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="685">685</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="100Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="100Subtarget" data-ref-filename="100Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#98MF" title='MF' data-ref="98MF" data-ref-filename="98MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="686">686</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="687">687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="101TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="101TII" data-ref-filename="101TII">TII</dfn> = *<a class="local col0 ref" href="#100Subtarget" title='Subtarget' data-ref="100Subtarget" data-ref-filename="100Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102maxCallFrameSize" title='maxCallFrameSize' data-type='unsigned int' data-ref="102maxCallFrameSize" data-ref-filename="102maxCallFrameSize">maxCallFrameSize</dfn> = <a class="local col9 ref" href="#99MFI" title='MFI' data-ref="99MFI" data-ref-filename="99MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="690">690</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103is64Bit" title='is64Bit' data-type='bool' data-ref="103is64Bit" data-ref-filename="103is64Bit">is64Bit</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="104dl" title='dl' data-type='llvm::DebugLoc' data-ref="104dl" data-ref-filename="104dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI" data-ref-filename="96MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col4 ref" href="#104dl" title='dl' data-ref="104dl" data-ref-filename="104dl">dl</a>, <a class="local col1 ref" href="#101TII" title='TII' data-ref="101TII" data-ref-filename="101TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#103is64Bit" title='is64Bit' data-ref="103is64Bit" data-ref-filename="103is64Bit">is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>),</td></tr>
<tr><th id="693">693</th><td>          <a class="local col6 ref" href="#96MI" title='MI' data-ref="96MI" data-ref-filename="96MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="694">694</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#102maxCallFrameSize" title='maxCallFrameSize' data-ref="102maxCallFrameSize" data-ref-filename="102maxCallFrameSize">maxCallFrameSize</a>);</td></tr>
<tr><th id="695">695</th><td>  <a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>);</td></tr>
<tr><th id="696">696</th><td>}</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i class="doc">/// lowerCRSpilling - Generate the code for spilling a CR register. Instead of</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">/// reserving a whole register (R0), we scrounge for one here. This generates</i></td></tr>
<tr><th id="700">700</th><td><i class="doc">/// code like this:</i></td></tr>
<tr><th id="701">701</th><td><i class="doc">///</i></td></tr>
<tr><th id="702">702</th><td><i class="doc">///   mfcr rA                  ; Move the conditional register into GPR rA.</i></td></tr>
<tr><th id="703">703</th><td><i class="doc">///   rlwinm rA, rA, SB, 0, 31 ; Shift the bits left so they are in CR0's slot.</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">///   stw rA, FI               ; Store rA to the frame.</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">///</i></td></tr>
<tr><th id="706">706</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="105II" title='II' data-type='MachineBasicBlock::iterator' data-ref="105II" data-ref-filename="105II">II</dfn>,</td></tr>
<tr><th id="707">707</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="106FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="106FrameIndex" data-ref-filename="106FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="708">708</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="709">709</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="107MI" data-ref-filename="107MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#105II" title='II' data-ref="105II" data-ref-filename="105II">II</a>;       <i>// ; SPILL_CR &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="710">710</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="711">711</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="108MBB" data-ref-filename="108MBB">MBB</dfn> = *<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="109MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="109MF" data-ref-filename="109MF">MF</dfn> = *<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="713">713</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="110Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="110Subtarget" data-ref-filename="110Subtarget">Subtarget</dfn> = <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF" data-ref-filename="109MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="714">714</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="111TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="111TII" data-ref-filename="111TII">TII</dfn> = *<a class="local col0 ref" href="#110Subtarget" title='Subtarget' data-ref="110Subtarget" data-ref-filename="110Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="715">715</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="112dl" title='dl' data-type='llvm::DebugLoc' data-ref="112dl" data-ref-filename="112dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <em>bool</em> <dfn class="local col3 decl" id="113LP64" title='LP64' data-type='bool' data-ref="113LP64" data-ref-filename="113LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="718">718</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="114G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="114G8RC" data-ref-filename="114G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="719">719</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="115GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="115GPRC" data-ref-filename="115GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="116Reg" title='Reg' data-type='llvm::Register' data-ref="116Reg" data-ref-filename="116Reg">Reg</dfn> = <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF" data-ref-filename="109MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64" data-ref-filename="113LP64">LP64</a> ? <a class="local col4 ref" href="#114G8RC" title='G8RC' data-ref="114G8RC" data-ref-filename="114G8RC">G8RC</a> : <a class="local col5 ref" href="#115GPRC" title='GPRC' data-ref="115GPRC" data-ref-filename="115GPRC">GPRC</a>);</td></tr>
<tr><th id="722">722</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="117SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <i>// We need to store the CR in the low 4-bits of the saved value. First, issue</i></td></tr>
<tr><th id="725">725</th><td><i>  // an MFOCRF to save all of the CRBits and, if needed, kill the SrcReg.</i></td></tr>
<tr><th id="726">726</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105II" title='II' data-ref="105II" data-ref-filename="105II">II</a>, <a class="local col2 ref" href="#112dl" title='dl' data-ref="112dl" data-ref-filename="112dl">dl</a>, <a class="local col1 ref" href="#111TII" title='TII' data-ref="111TII" data-ref-filename="111TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64" data-ref-filename="113LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF8" title='llvm::PPC::MFOCRF8' data-ref="llvm::PPC::MFOCRF8" data-ref-filename="llvm..PPC..MFOCRF8">MFOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF" title='llvm::PPC::MFOCRF' data-ref="llvm::PPC::MFOCRF" data-ref-filename="llvm..PPC..MFOCRF">MFOCRF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg" data-ref-filename="116Reg">Reg</a>)</td></tr>
<tr><th id="727">727</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// If the saved register wasn't CR0, shift the bits left so that they are in</i></td></tr>
<tr><th id="730">730</th><td><i>  // CR0's slot.</i></td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (<a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>) {</td></tr>
<tr><th id="732">732</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="118Reg1" title='Reg1' data-type='llvm::Register' data-ref="118Reg1" data-ref-filename="118Reg1">Reg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg" data-ref-filename="116Reg">Reg</a>;</td></tr>
<tr><th id="733">733</th><td>    <a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg" data-ref-filename="116Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#109MF" title='MF' data-ref="109MF" data-ref-filename="109MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64" data-ref-filename="113LP64">LP64</a> ? <a class="local col4 ref" href="#114G8RC" title='G8RC' data-ref="114G8RC" data-ref-filename="114G8RC">G8RC</a> : <a class="local col5 ref" href="#115GPRC" title='GPRC' data-ref="115GPRC" data-ref-filename="115GPRC">GPRC</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>    <i>// rlwinm rA, rA, ShiftBits, 0, 31.</i></td></tr>
<tr><th id="736">736</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105II" title='II' data-ref="105II" data-ref-filename="105II">II</a>, <a class="local col2 ref" href="#112dl" title='dl' data-ref="112dl" data-ref-filename="112dl">dl</a>, <a class="local col1 ref" href="#111TII" title='TII' data-ref="111TII" data-ref-filename="111TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64" data-ref-filename="113LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg" data-ref-filename="116Reg">Reg</a>)</td></tr>
<tr><th id="737">737</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#118Reg1" title='Reg1' data-ref="118Reg1" data-ref-filename="118Reg1">Reg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="738">738</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a>) * <var>4</var>)</td></tr>
<tr><th id="739">739</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="740">740</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="741">741</th><td>  }</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105II" title='II' data-ref="105II" data-ref-filename="105II">II</a>, <a class="local col2 ref" href="#112dl" title='dl' data-ref="112dl" data-ref-filename="112dl">dl</a>, <a class="local col1 ref" href="#111TII" title='TII' data-ref="111TII" data-ref-filename="111TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#113LP64" title='LP64' data-ref="113LP64" data-ref-filename="113LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>))</td></tr>
<tr><th id="744">744</th><td>                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116Reg" title='Reg' data-ref="116Reg" data-ref-filename="116Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>),</td></tr>
<tr><th id="745">745</th><td>                    <a class="local col6 ref" href="#106FrameIndex" title='FrameIndex' data-ref="106FrameIndex" data-ref-filename="106FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="748">748</th><td>  <a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#105II" title='II' data-ref="105II" data-ref-filename="105II">II</a>);</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRRestore' data-ref="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="119II" title='II' data-type='MachineBasicBlock::iterator' data-ref="119II" data-ref-filename="119II">II</dfn>,</td></tr>
<tr><th id="752">752</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="120FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="120FrameIndex" data-ref-filename="120FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="753">753</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="754">754</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="121MI" data-ref-filename="121MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#119II" title='II' data-ref="119II" data-ref-filename="119II">II</a>;       <i>// ; &lt;DestReg&gt; = RESTORE_CR &lt;offset&gt;</i></td></tr>
<tr><th id="755">755</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="756">756</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="122MBB" data-ref-filename="122MBB">MBB</dfn> = *<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="757">757</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="123MF" data-ref-filename="123MF">MF</dfn> = *<a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="758">758</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col4 decl" id="124Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="124Subtarget" data-ref-filename="124Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="759">759</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="125TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="125TII" data-ref-filename="125TII">TII</dfn> = *<a class="local col4 ref" href="#124Subtarget" title='Subtarget' data-ref="124Subtarget" data-ref-filename="124Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="760">760</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="126dl" title='dl' data-type='llvm::DebugLoc' data-ref="126dl" data-ref-filename="126dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127LP64" title='LP64' data-type='bool' data-ref="127LP64" data-ref-filename="127LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="763">763</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="128G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="128G8RC" data-ref-filename="128G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="764">764</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="129GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="129GPRC" data-ref-filename="129GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="130Reg" title='Reg' data-type='llvm::Register' data-ref="130Reg" data-ref-filename="130Reg">Reg</dfn> = <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127LP64" title='LP64' data-ref="127LP64" data-ref-filename="127LP64">LP64</a> ? <a class="local col8 ref" href="#128G8RC" title='G8RC' data-ref="128G8RC" data-ref-filename="128G8RC">G8RC</a> : <a class="local col9 ref" href="#129GPRC" title='GPRC' data-ref="129GPRC" data-ref-filename="129GPRC">GPRC</a>);</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="131DestReg" title='DestReg' data-type='llvm::Register' data-ref="131DestReg" data-ref-filename="131DestReg">DestReg</dfn> = <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI" data-ref-filename="121MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="768">768</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.definesRegister(DestReg) &amp;&amp;</td></tr>
<tr><th id="769">769</th><td>    <q>"RESTORE_CR does not define its destination"</q>);</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119II" title='II' data-ref="119II" data-ref-filename="119II">II</a>, <a class="local col6 ref" href="#126dl" title='dl' data-ref="126dl" data-ref-filename="126dl">dl</a>, <a class="local col5 ref" href="#125TII" title='TII' data-ref="125TII" data-ref-filename="125TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127LP64" title='LP64' data-ref="127LP64" data-ref-filename="127LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>),</td></tr>
<tr><th id="772">772</th><td>                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>), <a class="local col0 ref" href="#120FrameIndex" title='FrameIndex' data-ref="120FrameIndex" data-ref-filename="120FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <i>// If the reloaded register isn't CR0, shift the bits right so that they are</i></td></tr>
<tr><th id="775">775</th><td><i>  // in the right CR's slot.</i></td></tr>
<tr><th id="776">776</th><td>  <b>if</b> (<a class="local col1 ref" href="#131DestReg" title='DestReg' data-ref="131DestReg" data-ref-filename="131DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>) {</td></tr>
<tr><th id="777">777</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="132Reg1" title='Reg1' data-type='llvm::Register' data-ref="132Reg1" data-ref-filename="132Reg1">Reg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>;</td></tr>
<tr><th id="778">778</th><td>    <a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127LP64" title='LP64' data-ref="127LP64" data-ref-filename="127LP64">LP64</a> ? <a class="local col8 ref" href="#128G8RC" title='G8RC' data-ref="128G8RC" data-ref-filename="128G8RC">G8RC</a> : <a class="local col9 ref" href="#129GPRC" title='GPRC' data-ref="129GPRC" data-ref-filename="129GPRC">GPRC</a>);</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133ShiftBits" title='ShiftBits' data-type='unsigned int' data-ref="133ShiftBits" data-ref-filename="133ShiftBits">ShiftBits</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#131DestReg" title='DestReg' data-ref="131DestReg" data-ref-filename="131DestReg">DestReg</a>)*<var>4</var>;</td></tr>
<tr><th id="781">781</th><td>    <i>// rlwinm r11, r11, 32-ShiftBits, 0, 31.</i></td></tr>
<tr><th id="782">782</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119II" title='II' data-ref="119II" data-ref-filename="119II">II</a>, <a class="local col6 ref" href="#126dl" title='dl' data-ref="126dl" data-ref-filename="126dl">dl</a>, <a class="local col5 ref" href="#125TII" title='TII' data-ref="125TII" data-ref-filename="125TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127LP64" title='LP64' data-ref="127LP64" data-ref-filename="127LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>)</td></tr>
<tr><th id="783">783</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#132Reg1" title='Reg1' data-ref="132Reg1" data-ref-filename="132Reg1">Reg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>32</var>-<a class="local col3 ref" href="#133ShiftBits" title='ShiftBits' data-ref="133ShiftBits" data-ref-filename="133ShiftBits">ShiftBits</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="784">784</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119II" title='II' data-ref="119II" data-ref-filename="119II">II</a>, <a class="local col6 ref" href="#126dl" title='dl' data-ref="126dl" data-ref-filename="126dl">dl</a>, <a class="local col5 ref" href="#125TII" title='TII' data-ref="125TII" data-ref-filename="125TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127LP64" title='LP64' data-ref="127LP64" data-ref-filename="127LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTOCRF8" title='llvm::PPC::MTOCRF8' data-ref="llvm::PPC::MTOCRF8" data-ref-filename="llvm..PPC..MTOCRF8">MTOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTOCRF" title='llvm::PPC::MTOCRF' data-ref="llvm::PPC::MTOCRF" data-ref-filename="llvm..PPC..MTOCRF">MTOCRF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#131DestReg" title='DestReg' data-ref="131DestReg" data-ref-filename="131DestReg">DestReg</a>)</td></tr>
<tr><th id="788">788</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg" data-ref-filename="130Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="791">791</th><td>  <a class="local col2 ref" href="#122MBB" title='MBB' data-ref="122MBB" data-ref-filename="122MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119II" title='II' data-ref="119II" data-ref-filename="119II">II</a>);</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="134II" title='II' data-type='MachineBasicBlock::iterator' data-ref="134II" data-ref-filename="134II">II</dfn>,</td></tr>
<tr><th id="795">795</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="135FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="135FrameIndex" data-ref-filename="135FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="796">796</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="797">797</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="136MI" data-ref-filename="136MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>;       <i>// ; SPILL_CRBIT &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="798">798</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="799">799</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="137MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="137MBB" data-ref-filename="137MBB">MBB</dfn> = *<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="138MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="138MF" data-ref-filename="138MF">MF</dfn> = *<a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="801">801</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="139Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="139Subtarget" data-ref-filename="139Subtarget">Subtarget</dfn> = <a class="local col8 ref" href="#138MF" title='MF' data-ref="138MF" data-ref-filename="138MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="140TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="140TII" data-ref-filename="140TII">TII</dfn> = *<a class="local col9 ref" href="#139Subtarget" title='Subtarget' data-ref="139Subtarget" data-ref-filename="139Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="803">803</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>* <dfn class="local col1 decl" id="141TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="141TRI" data-ref-filename="141TRI">TRI</dfn> = <a class="local col9 ref" href="#139Subtarget" title='Subtarget' data-ref="139Subtarget" data-ref-filename="139Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget15getRegisterInfoEv" title='llvm::PPCSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12PPCSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="142dl" title='dl' data-type='llvm::DebugLoc' data-ref="142dl" data-ref-filename="142dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <em>bool</em> <dfn class="local col3 decl" id="143LP64" title='LP64' data-type='bool' data-ref="143LP64" data-ref-filename="143LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="807">807</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="144G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="144G8RC" data-ref-filename="144G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="145GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="145GPRC" data-ref-filename="145GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="146Reg" title='Reg' data-type='llvm::Register' data-ref="146Reg" data-ref-filename="146Reg">Reg</dfn> = <a class="local col8 ref" href="#138MF" title='MF' data-ref="138MF" data-ref-filename="138MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <a class="local col4 ref" href="#144G8RC" title='G8RC' data-ref="144G8RC" data-ref-filename="144G8RC">G8RC</a> : <a class="local col5 ref" href="#145GPRC" title='GPRC' data-ref="145GPRC" data-ref-filename="145GPRC">GPRC</a>);</td></tr>
<tr><th id="811">811</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="147SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i>// Search up the BB to find the definition of the CR bit.</i></td></tr>
<tr><th id="814">814</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col8 decl" id="148Ins" title='Ins' data-type='MachineBasicBlock::reverse_iterator' data-ref="148Ins" data-ref-filename="148Ins">Ins</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>;</td></tr>
<tr><th id="815">815</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col9 decl" id="149Rend" title='Rend' data-type='MachineBasicBlock::reverse_iterator' data-ref="149Rend" data-ref-filename="149Rend">Rend</dfn> = <a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="816">816</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a>;</td></tr>
<tr><th id="817">817</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150CRBitSpillDistance" title='CRBitSpillDistance' data-type='unsigned int' data-ref="150CRBitSpillDistance" data-ref-filename="150CRBitSpillDistance">CRBitSpillDistance</dfn> = <var>0</var>;</td></tr>
<tr><th id="818">818</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151SeenUse" title='SeenUse' data-type='bool' data-ref="151SeenUse" data-ref-filename="151SeenUse">SeenUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="819">819</th><td>  <b>for</b> (; <a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#149Rend" title='Rend' data-ref="149Rend" data-ref-filename="149Rend">Rend</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a>) {</td></tr>
<tr><th id="820">820</th><td>    <i>// Definition found.</i></td></tr>
<tr><th id="821">821</th><td>    <b>if</b> (<a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI" data-ref-filename="141TRI">TRI</a>))</td></tr>
<tr><th id="822">822</th><td>      <b>break</b>;</td></tr>
<tr><th id="823">823</th><td>    <i>// Use found.</i></td></tr>
<tr><th id="824">824</th><td>    <b>if</b> (<a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI" data-ref-filename="141TRI">TRI</a>))</td></tr>
<tr><th id="825">825</th><td>      <a class="local col1 ref" href="#151SeenUse" title='SeenUse' data-ref="151SeenUse" data-ref-filename="151SeenUse">SeenUse</a> = <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>    <i>// Unable to find CR bit definition within maximum search distance.</i></td></tr>
<tr><th id="827">827</th><td>    <b>if</b> (<a class="local col0 ref" href="#150CRBitSpillDistance" title='CRBitSpillDistance' data-ref="150CRBitSpillDistance" data-ref-filename="150CRBitSpillDistance">CRBitSpillDistance</a> == <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxCRBitSpillDist" title='MaxCRBitSpillDist' data-use='m' data-ref="MaxCRBitSpillDist" data-ref-filename="MaxCRBitSpillDist">MaxCRBitSpillDist</a>) {</td></tr>
<tr><th id="828">828</th><td>      <a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>;</td></tr>
<tr><th id="829">829</th><td>      <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>    }</td></tr>
<tr><th id="831">831</th><td>    <i>// Skip debug instructions when counting CR bit spill distance.</i></td></tr>
<tr><th id="832">832</th><td>    <b>if</b> (!<a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="833">833</th><td>      <a class="local col0 ref" href="#150CRBitSpillDistance" title='CRBitSpillDistance' data-ref="150CRBitSpillDistance" data-ref-filename="150CRBitSpillDistance">CRBitSpillDistance</a>++;</td></tr>
<tr><th id="834">834</th><td>  }</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  <i>// Unable to find the definition of the CR bit in the MBB.</i></td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (<a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())</td></tr>
<tr><th id="838">838</th><td>    <a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <em>bool</em> <dfn class="local col2 decl" id="152SpillsKnownBit" title='SpillsKnownBit' data-type='bool' data-ref="152SpillsKnownBit" data-ref-filename="152SpillsKnownBit">SpillsKnownBit</dfn> = <b>false</b>;</td></tr>
<tr><th id="841">841</th><td>  <i>// There is no need to extract the CR bit if its value is already known.</i></td></tr>
<tr><th id="842">842</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="843">843</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRUNSET" title='llvm::PPC::CRUNSET' data-ref="llvm::PPC::CRUNSET" data-ref-filename="llvm..PPC..CRUNSET">CRUNSET</a>:</td></tr>
<tr><th id="844">844</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="845">845</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="846">846</th><td>    <a class="local col2 ref" href="#152SpillsKnownBit" title='SpillsKnownBit' data-ref="152SpillsKnownBit" data-ref-filename="152SpillsKnownBit">SpillsKnownBit</a> = <b>true</b>;</td></tr>
<tr><th id="847">847</th><td>    <b>break</b>;</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRSET" title='llvm::PPC::CRSET' data-ref="llvm::PPC::CRSET" data-ref-filename="llvm..PPC..CRSET">CRSET</a>:</td></tr>
<tr><th id="849">849</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="850">850</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>32768</var>);</td></tr>
<tr><th id="851">851</th><td>    <a class="local col2 ref" href="#152SpillsKnownBit" title='SpillsKnownBit' data-ref="152SpillsKnownBit" data-ref-filename="152SpillsKnownBit">SpillsKnownBit</a> = <b>true</b>;</td></tr>
<tr><th id="852">852</th><td>    <b>break</b>;</td></tr>
<tr><th id="853">853</th><td>  <b>default</b>:</td></tr>
<tr><th id="854">854</th><td>    <i>// On Power10, we can use SETNBC to spill all CR bits. SETNBC will set all</i></td></tr>
<tr><th id="855">855</th><td><i>    // bits (specifically, it produces a -1 if the CR bit is set). Ultimately,</i></td></tr>
<tr><th id="856">856</th><td><i>    // the bit that is of importance to us is bit 32 (bit 0 of a 32-bit</i></td></tr>
<tr><th id="857">857</th><td><i>    // register), and SETNBC will set this.</i></td></tr>
<tr><th id="858">858</th><td>    <b>if</b> (<a class="local col9 ref" href="#139Subtarget" title='Subtarget' data-ref="139Subtarget" data-ref-filename="139Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isISA3_1Ev" title='llvm::PPCSubtarget::isISA3_1' data-ref="_ZNK4llvm12PPCSubtarget8isISA3_1Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget8isISA3_1Ev">isISA3_1</a>()) {</td></tr>
<tr><th id="859">859</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETNBC8" title='llvm::PPC::SETNBC8' data-ref="llvm::PPC::SETNBC8" data-ref-filename="llvm..PPC..SETNBC8">SETNBC8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETNBC" title='llvm::PPC::SETNBC' data-ref="llvm::PPC::SETNBC" data-ref-filename="llvm..PPC..SETNBC">SETNBC</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="860">860</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="861">861</th><td>      <b>break</b>;</td></tr>
<tr><th id="862">862</th><td>    }</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>    <i>// On Power9, we can use SETB to extract the LT bit. This only works for</i></td></tr>
<tr><th id="865">865</th><td><i>    // the LT bit since SETB produces -1/1/0 for LT/GT/&lt;neither&gt;. So the value</i></td></tr>
<tr><th id="866">866</th><td><i>    // of the bit we care about (32-bit sign bit) will be set to the value of</i></td></tr>
<tr><th id="867">867</th><td><i>    // the LT bit (regardless of the other bits in the CR field).</i></td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (<a class="local col9 ref" href="#139Subtarget" title='Subtarget' data-ref="139Subtarget" data-ref-filename="139Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isISA3_0Ev" title='llvm::PPCSubtarget::isISA3_0' data-ref="_ZNK4llvm12PPCSubtarget8isISA3_0Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget8isISA3_0Ev">isISA3_0</a>()) {</td></tr>
<tr><th id="869">869</th><td>      <b>if</b> (<a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0LT" title='llvm::PPC::CR0LT' data-ref="llvm::PPC::CR0LT" data-ref-filename="llvm..PPC..CR0LT">CR0LT</a> || <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1LT" title='llvm::PPC::CR1LT' data-ref="llvm::PPC::CR1LT" data-ref-filename="llvm..PPC..CR1LT">CR1LT</a> ||</td></tr>
<tr><th id="870">870</th><td>          <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2LT" title='llvm::PPC::CR2LT' data-ref="llvm::PPC::CR2LT" data-ref-filename="llvm..PPC..CR2LT">CR2LT</a> || <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3LT" title='llvm::PPC::CR3LT' data-ref="llvm::PPC::CR3LT" data-ref-filename="llvm..PPC..CR3LT">CR3LT</a> ||</td></tr>
<tr><th id="871">871</th><td>          <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4LT" title='llvm::PPC::CR4LT' data-ref="llvm::PPC::CR4LT" data-ref-filename="llvm..PPC..CR4LT">CR4LT</a> || <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5LT" title='llvm::PPC::CR5LT' data-ref="llvm::PPC::CR5LT" data-ref-filename="llvm..PPC..CR5LT">CR5LT</a> ||</td></tr>
<tr><th id="872">872</th><td>          <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6LT" title='llvm::PPC::CR6LT' data-ref="llvm::PPC::CR6LT" data-ref-filename="llvm..PPC..CR6LT">CR6LT</a> || <a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7LT" title='llvm::PPC::CR7LT' data-ref="llvm::PPC::CR7LT" data-ref-filename="llvm..PPC..CR7LT">CR7LT</a>) {</td></tr>
<tr><th id="873">873</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETB8" title='llvm::PPC::SETB8' data-ref="llvm::PPC::SETB8" data-ref-filename="llvm..PPC..SETB8">SETB8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETB" title='llvm::PPC::SETB' data-ref="llvm::PPC::SETB" data-ref-filename="llvm..PPC..SETB">SETB</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="874">874</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="875">875</th><td>        <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>      }</td></tr>
<tr><th id="877">877</th><td>    }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>    <i>// We need to move the CR field that contains the CR bit we are spilling.</i></td></tr>
<tr><th id="880">880</th><td><i>    // The super register may not be explicitly defined (i.e. it can be defined</i></td></tr>
<tr><th id="881">881</th><td><i>    // by a CR-logical that only defines the subreg) so we state that the CR</i></td></tr>
<tr><th id="882">882</th><td><i>    // field is undef. Also, in order to preserve the kill flag on the CR bit,</i></td></tr>
<tr><th id="883">883</th><td><i>    // we add it as an implicit use.</i></td></tr>
<tr><th id="884">884</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF8" title='llvm::PPC::MFOCRF8' data-ref="llvm::PPC::MFOCRF8" data-ref-filename="llvm..PPC..MFOCRF8">MFOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF" title='llvm::PPC::MFOCRF' data-ref="llvm::PPC::MFOCRF" data-ref-filename="llvm..PPC..MFOCRF">MFOCRF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="885">885</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="886">886</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>,</td></tr>
<tr><th id="887">887</th><td>              <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <i>// If the saved register wasn't CR0LT, shift the bits left so that the bit</i></td></tr>
<tr><th id="890">890</th><td><i>    // to store is the first one. Mask all but that bit.</i></td></tr>
<tr><th id="891">891</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="153Reg1" title='Reg1' data-type='llvm::Register' data-ref="153Reg1" data-ref-filename="153Reg1">Reg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>;</td></tr>
<tr><th id="892">892</th><td>    <a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#138MF" title='MF' data-ref="138MF" data-ref-filename="138MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <a class="local col4 ref" href="#144G8RC" title='G8RC' data-ref="144G8RC" data-ref-filename="144G8RC">G8RC</a> : <a class="local col5 ref" href="#145GPRC" title='GPRC' data-ref="145GPRC" data-ref-filename="145GPRC">GPRC</a>);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>    <i>// rlwinm rA, rA, ShiftBits, 0, 0.</i></td></tr>
<tr><th id="895">895</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>)</td></tr>
<tr><th id="896">896</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153Reg1" title='Reg1' data-ref="153Reg1" data-ref-filename="153Reg1">Reg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="897">897</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>))</td></tr>
<tr><th id="898">898</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>, <a class="local col2 ref" href="#142dl" title='dl' data-ref="142dl" data-ref-filename="142dl">dl</a>, <a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143LP64" title='LP64' data-ref="143LP64" data-ref-filename="143LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>))</td></tr>
<tr><th id="901">901</th><td>                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Reg" title='Reg' data-ref="146Reg" data-ref-filename="146Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>),</td></tr>
<tr><th id="902">902</th><td>                    <a class="local col5 ref" href="#135FrameIndex" title='FrameIndex' data-ref="135FrameIndex" data-ref-filename="135FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <em>bool</em> <dfn class="local col4 decl" id="154KillsCRBit" title='KillsCRBit' data-type='bool' data-ref="154KillsCRBit" data-ref-filename="154KillsCRBit">KillsCRBit</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147SrcReg" title='SrcReg' data-ref="147SrcReg" data-ref-filename="147SrcReg">SrcReg</a>, <a class="local col1 ref" href="#141TRI" title='TRI' data-ref="141TRI" data-ref-filename="141TRI">TRI</a>);</td></tr>
<tr><th id="905">905</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="906">906</th><td>  <a class="local col7 ref" href="#137MBB" title='MBB' data-ref="137MBB" data-ref-filename="137MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#134II" title='II' data-ref="134II" data-ref-filename="134II">II</a>);</td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (<a class="local col2 ref" href="#152SpillsKnownBit" title='SpillsKnownBit' data-ref="152SpillsKnownBit" data-ref-filename="152SpillsKnownBit">SpillsKnownBit</a> &amp;&amp; <a class="local col4 ref" href="#154KillsCRBit" title='KillsCRBit' data-ref="154KillsCRBit" data-ref-filename="154KillsCRBit">KillsCRBit</a> &amp;&amp; !<a class="local col1 ref" href="#151SeenUse" title='SeenUse' data-ref="151SeenUse" data-ref-filename="151SeenUse">SeenUse</a>) {</td></tr>
<tr><th id="908">908</th><td>    <a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col0 ref" href="#140TII" title='TII' data-ref="140TII" data-ref-filename="140TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::UNENCODED_NOP" title='llvm::PPC::UNENCODED_NOP' data-ref="llvm::PPC::UNENCODED_NOP" data-ref-filename="llvm..PPC..UNENCODED_NOP">UNENCODED_NOP</a>));</td></tr>
<tr><th id="909">909</th><td>    <a class="local col8 ref" href="#148Ins" title='Ins' data-ref="148Ins" data-ref-filename="148Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="910">910</th><td>  }</td></tr>
<tr><th id="911">911</th><td>}</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitRestore' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="155II" title='II' data-type='MachineBasicBlock::iterator' data-ref="155II" data-ref-filename="155II">II</dfn>,</td></tr>
<tr><th id="914">914</th><td>                                      <em>unsigned</em> <dfn class="local col6 decl" id="156FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="156FrameIndex" data-ref-filename="156FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="915">915</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="916">916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="157MI" data-ref-filename="157MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>;       <i>// ; &lt;DestReg&gt; = RESTORE_CRBIT &lt;offset&gt;</i></td></tr>
<tr><th id="917">917</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="918">918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="158MBB" data-ref-filename="158MBB">MBB</dfn> = *<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="159MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="159MF" data-ref-filename="159MF">MF</dfn> = *<a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="920">920</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="160Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="160Subtarget" data-ref-filename="160Subtarget">Subtarget</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF" data-ref-filename="159MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="921">921</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="161TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="161TII" data-ref-filename="161TII">TII</dfn> = *<a class="local col0 ref" href="#160Subtarget" title='Subtarget' data-ref="160Subtarget" data-ref-filename="160Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="922">922</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="162dl" title='dl' data-type='llvm::DebugLoc' data-ref="162dl" data-ref-filename="162dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163LP64" title='LP64' data-type='bool' data-ref="163LP64" data-ref-filename="163LP64">LP64</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="925">925</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="164G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="164G8RC" data-ref-filename="164G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="926">926</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="165GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="165GPRC" data-ref-filename="165GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="166Reg" title='Reg' data-type='llvm::Register' data-ref="166Reg" data-ref-filename="166Reg">Reg</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF" data-ref-filename="159MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <a class="local col4 ref" href="#164G8RC" title='G8RC' data-ref="164G8RC" data-ref-filename="164G8RC">G8RC</a> : <a class="local col5 ref" href="#165GPRC" title='GPRC' data-ref="165GPRC" data-ref-filename="165GPRC">GPRC</a>);</td></tr>
<tr><th id="929">929</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="167DestReg" title='DestReg' data-type='llvm::Register' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</dfn> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI" data-ref-filename="157MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="930">930</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.definesRegister(DestReg) &amp;&amp;</td></tr>
<tr><th id="931">931</th><td>    <q>"RESTORE_CRBIT does not define its destination"</q>);</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>, <a class="local col2 ref" href="#162dl" title='dl' data-ref="162dl" data-ref-filename="162dl">dl</a>, <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>),</td></tr>
<tr><th id="934">934</th><td>                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg" data-ref-filename="166Reg">Reg</a>), <a class="local col6 ref" href="#156FrameIndex" title='FrameIndex' data-ref="156FrameIndex" data-ref-filename="156FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>, <a class="local col2 ref" href="#162dl" title='dl' data-ref="162dl" data-ref-filename="162dl">dl</a>, <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="168RegO" title='RegO' data-type='llvm::Register' data-ref="168RegO" data-ref-filename="168RegO">RegO</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF" data-ref-filename="159MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <a class="local col4 ref" href="#164G8RC" title='G8RC' data-ref="164G8RC" data-ref-filename="164G8RC">G8RC</a> : <a class="local col5 ref" href="#165GPRC" title='GPRC' data-ref="165GPRC" data-ref-filename="165GPRC">GPRC</a>);</td></tr>
<tr><th id="939">939</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>, <a class="local col2 ref" href="#162dl" title='dl' data-ref="162dl" data-ref-filename="162dl">dl</a>, <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF8" title='llvm::PPC::MFOCRF8' data-ref="llvm::PPC::MFOCRF8" data-ref-filename="llvm..PPC..MFOCRF8">MFOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF" title='llvm::PPC::MFOCRF' data-ref="llvm::PPC::MFOCRF" data-ref-filename="llvm..PPC..MFOCRF">MFOCRF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168RegO" title='RegO' data-ref="168RegO" data-ref-filename="168RegO">RegO</a>)</td></tr>
<tr><th id="940">940</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>));</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169ShiftBits" title='ShiftBits' data-type='unsigned int' data-ref="169ShiftBits" data-ref-filename="169ShiftBits">ShiftBits</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>);</td></tr>
<tr><th id="943">943</th><td>  <i>// rlwimi r11, r10, 32-ShiftBits, ..., ...</i></td></tr>
<tr><th id="944">944</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>, <a class="local col2 ref" href="#162dl" title='dl' data-ref="162dl" data-ref-filename="162dl">dl</a>, <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWIMI8" title='llvm::PPC::RLWIMI8' data-ref="llvm::PPC::RLWIMI8" data-ref-filename="llvm..PPC..RLWIMI8">RLWIMI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWIMI" title='llvm::PPC::RLWIMI' data-ref="llvm::PPC::RLWIMI" data-ref-filename="llvm..PPC..RLWIMI">RLWIMI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168RegO" title='RegO' data-ref="168RegO" data-ref-filename="168RegO">RegO</a>)</td></tr>
<tr><th id="945">945</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168RegO" title='RegO' data-ref="168RegO" data-ref-filename="168RegO">RegO</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="946">946</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg" data-ref-filename="166Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="947">947</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#169ShiftBits" title='ShiftBits' data-ref="169ShiftBits" data-ref-filename="169ShiftBits">ShiftBits</a> ? <var>32</var> - <a class="local col9 ref" href="#169ShiftBits" title='ShiftBits' data-ref="169ShiftBits" data-ref-filename="169ShiftBits">ShiftBits</a> : <var>0</var>)</td></tr>
<tr><th id="948">948</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#169ShiftBits" title='ShiftBits' data-ref="169ShiftBits" data-ref-filename="169ShiftBits">ShiftBits</a>)</td></tr>
<tr><th id="949">949</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#169ShiftBits" title='ShiftBits' data-ref="169ShiftBits" data-ref-filename="169ShiftBits">ShiftBits</a>);</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>, <a class="local col2 ref" href="#162dl" title='dl' data-ref="162dl" data-ref-filename="162dl">dl</a>, <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#163LP64" title='LP64' data-ref="163LP64" data-ref-filename="163LP64">LP64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTOCRF8" title='llvm::PPC::MTOCRF8' data-ref="llvm::PPC::MTOCRF8" data-ref-filename="llvm..PPC..MTOCRF8">MTOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTOCRF" title='llvm::PPC::MTOCRF' data-ref="llvm::PPC::MTOCRF" data-ref-filename="llvm..PPC..MTOCRF">MTOCRF</a>),</td></tr>
<tr><th id="952">952</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>))</td></tr>
<tr><th id="953">953</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#168RegO" title='RegO' data-ref="168RegO" data-ref-filename="168RegO">RegO</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="954">954</th><td>      <i>// Make sure we have a use dependency all the way through this</i></td></tr>
<tr><th id="955">955</th><td><i>      // sequence of instructions. We can't have the other bits in the CR</i></td></tr>
<tr><th id="956">956</th><td><i>      // modified in between the mfocrf and the mtocrf.</i></td></tr>
<tr><th id="957">957</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#167DestReg" title='DestReg' data-ref="167DestReg" data-ref-filename="167DestReg">DestReg</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="960">960</th><td>  <a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#155II" title='II' data-ref="155II" data-ref-filename="155II">II</a>);</td></tr>
<tr><th id="961">961</th><td>}</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" title='llvm::PPCRegisterInfo::emitAccCopyInfo' data-ref="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" data-ref-filename="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_">emitAccCopyInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="170MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="170MBB" data-ref-filename="170MBB">MBB</dfn>,</td></tr>
<tr><th id="964">964</th><td>                                      <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="171DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="171DestReg" data-ref-filename="171DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="172SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="172SrcReg" data-ref-filename="172SrcReg">SrcReg</dfn>) {</td></tr>
<tr><th id="965">965</th><td><u>#<span data-ppcond="965">ifdef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="966">966</th><td>  <b>return</b>;</td></tr>
<tr><th id="967">967</th><td><u>#<span data-ppcond="965">else</span></u></td></tr>
<tr><th id="968">968</th><td>  <b>if</b> (ReportAccMoves) {</td></tr>
<tr><th id="969">969</th><td>    std::string Dest = PPC::ACCRCRegClass.contains(DestReg) ? <q>"acc"</q> : <q>"uacc"</q>;</td></tr>
<tr><th id="970">970</th><td>    std::string Src = PPC::ACCRCRegClass.contains(SrcReg) ? <q>"acc"</q> : <q>"uacc"</q>;</td></tr>
<tr><th id="971">971</th><td>    dbgs() &lt;&lt; <q>"Emitting copy from "</q> &lt;&lt; Src &lt;&lt; <q>" to "</q> &lt;&lt; Dest &lt;&lt; <q>":\n"</q>;</td></tr>
<tr><th id="972">972</th><td>    MBB.dump();</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td><u>#<span data-ppcond="965">endif</span></u></td></tr>
<tr><th id="975">975</th><td>}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" title='emitAccSpillRestoreInfo' data-type='void emitAccSpillRestoreInfo(llvm::MachineBasicBlock &amp; MBB, bool IsPrimed, bool IsRestore)' data-ref="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" data-ref-filename="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb">emitAccSpillRestoreInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="173MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="173MBB" data-ref-filename="173MBB">MBB</dfn>, <em>bool</em> <dfn class="local col4 decl" id="174IsPrimed" title='IsPrimed' data-type='bool' data-ref="174IsPrimed" data-ref-filename="174IsPrimed">IsPrimed</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                    <em>bool</em> <dfn class="local col5 decl" id="175IsRestore" title='IsRestore' data-type='bool' data-ref="175IsRestore" data-ref-filename="175IsRestore">IsRestore</dfn>) {</td></tr>
<tr><th id="979">979</th><td><u>#<span data-ppcond="979">ifdef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="980">980</th><td>  <b>return</b>;</td></tr>
<tr><th id="981">981</th><td><u>#<span data-ppcond="979">else</span></u></td></tr>
<tr><th id="982">982</th><td>  <b>if</b> (ReportAccMoves) {</td></tr>
<tr><th id="983">983</th><td>    dbgs() &lt;&lt; <q>"Emitting "</q> &lt;&lt; (IsPrimed ? <q>"acc"</q> : <q>"uacc"</q>) &lt;&lt; <q>" register "</q></td></tr>
<tr><th id="984">984</th><td>           &lt;&lt; (IsRestore ? <q>"restore"</q> : <q>"spill"</q>) &lt;&lt; <q>":\n"</q>;</td></tr>
<tr><th id="985">985</th><td>    MBB.dump();</td></tr>
<tr><th id="986">986</th><td>  }</td></tr>
<tr><th id="987">987</th><td><u>#<span data-ppcond="979">endif</span></u></td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><i class="doc">/// lowerACCSpilling - Generate the code for spilling the accumulator register.</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">/// Similarly to other spills/reloads that use pseudo-ops, we do not actually</i></td></tr>
<tr><th id="992">992</th><td><i class="doc">/// eliminate the FrameIndex here nor compute the stack offset. We simply</i></td></tr>
<tr><th id="993">993</th><td><i class="doc">/// create a real instruction with an FI and rely on eliminateFrameIndex to</i></td></tr>
<tr><th id="994">994</th><td><i class="doc">/// handle the FI elimination.</i></td></tr>
<tr><th id="995">995</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCSpilling</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="176II" title='II' data-type='MachineBasicBlock::iterator' data-ref="176II" data-ref-filename="176II">II</dfn>,</td></tr>
<tr><th id="996">996</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="177FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="177FrameIndex" data-ref-filename="177FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="997">997</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="178MI" data-ref-filename="178MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>; <i>// SPILL_ACC &lt;SrcReg&gt;, &lt;offset&gt;</i></td></tr>
<tr><th id="998">998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="179MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="179MBB" data-ref-filename="179MBB">MBB</dfn> = *<a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI" data-ref-filename="178MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="999">999</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="180MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="180MF" data-ref-filename="180MF">MF</dfn> = *<a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1000">1000</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="181Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="181Subtarget" data-ref-filename="181Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#180MF" title='MF' data-ref="180MF" data-ref-filename="180MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1001">1001</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="182TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="182TII" data-ref-filename="182TII">TII</dfn> = *<a class="local col1 ref" href="#181Subtarget" title='Subtarget' data-ref="181Subtarget" data-ref-filename="181Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1002">1002</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="183DL" title='DL' data-type='llvm::DebugLoc' data-ref="183DL" data-ref-filename="183DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI" data-ref-filename="178MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="184SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI" data-ref-filename="178MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1004">1004</th><td>  <em>bool</em> <dfn class="local col5 decl" id="185IsKilled" title='IsKilled' data-type='bool' data-ref="185IsKilled" data-ref-filename="185IsKilled">IsKilled</dfn> = <a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI" data-ref-filename="178MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <em>bool</em> <dfn class="local col6 decl" id="186IsPrimed" title='IsPrimed' data-type='bool' data-ref="186IsPrimed" data-ref-filename="186IsPrimed">IsPrimed</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1007">1007</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="187Reg" title='Reg' data-type='llvm::Register' data-ref="187Reg" data-ref-filename="187Reg">Reg</dfn> =</td></tr>
<tr><th id="1008">1008</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp0" title='llvm::PPC::VSRp0' data-ref="llvm::PPC::VSRp0" data-ref-filename="llvm..PPC..VSRp0">VSRp0</a> + (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a> - (<a class="local col6 ref" href="#186IsPrimed" title='IsPrimed' data-ref="186IsPrimed" data-ref-filename="186IsPrimed">IsPrimed</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>)) * <var>2</var>;</td></tr>
<tr><th id="1009">1009</th><td>  <em>bool</em> <dfn class="local col8 decl" id="188IsLittleEndian" title='IsLittleEndian' data-type='bool' data-ref="188IsLittleEndian" data-ref-filename="188IsLittleEndian">IsLittleEndian</dfn> = <a class="local col1 ref" href="#181Subtarget" title='Subtarget' data-ref="181Subtarget" data-ref-filename="181Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget14isLittleEndianEv" title='llvm::PPCSubtarget::isLittleEndian' data-ref="_ZNK4llvm12PPCSubtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm12PPCSubtarget14isLittleEndianEv">isLittleEndian</a>();</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <a class="tu ref fn" href="#_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" title='emitAccSpillRestoreInfo' data-use='c' data-ref="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" data-ref-filename="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb">emitAccSpillRestoreInfo</a>(<span class='refarg'><a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a></span>, <a class="local col6 ref" href="#186IsPrimed" title='IsPrimed' data-ref="186IsPrimed" data-ref-filename="186IsPrimed">IsPrimed</a>, <b>false</b>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <i>// De-prime the register being spilled, create two stores for the pair</i></td></tr>
<tr><th id="1014">1014</th><td><i>  // subregisters accounting for endianness and then re-prime the register if</i></td></tr>
<tr><th id="1015">1015</th><td><i>  // it isn't killed.  This uses the Offset parameter to addFrameReference() to</i></td></tr>
<tr><th id="1016">1016</th><td><i>  // adjust the offset of the store that is within the 64-byte stack slot.</i></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col6 ref" href="#186IsPrimed" title='IsPrimed' data-ref="186IsPrimed" data-ref-filename="186IsPrimed">IsPrimed</a>)</td></tr>
<tr><th id="1018">1018</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col2 ref" href="#182TII" title='TII' data-ref="182TII" data-ref-filename="182TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMFACC" title='llvm::PPC::XXMFACC' data-ref="llvm::PPC::XXMFACC" data-ref-filename="llvm..PPC..XXMFACC">XXMFACC</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1019">1019</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col2 ref" href="#182TII" title='TII' data-ref="182TII" data-ref-filename="182TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVP" title='llvm::PPC::STXVP' data-ref="llvm::PPC::STXVP" data-ref-filename="llvm..PPC..STXVP">STXVP</a>))</td></tr>
<tr><th id="1020">1020</th><td>                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#187Reg" title='Reg' data-ref="187Reg" data-ref-filename="187Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#185IsKilled" title='IsKilled' data-ref="185IsKilled" data-ref-filename="185IsKilled">IsKilled</a>)),</td></tr>
<tr><th id="1021">1021</th><td>                    <a class="local col7 ref" href="#177FrameIndex" title='FrameIndex' data-ref="177FrameIndex" data-ref-filename="177FrameIndex">FrameIndex</a>, <a class="local col8 ref" href="#188IsLittleEndian" title='IsLittleEndian' data-ref="188IsLittleEndian" data-ref-filename="188IsLittleEndian">IsLittleEndian</a> ? <var>32</var> : <var>0</var>);</td></tr>
<tr><th id="1022">1022</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col2 ref" href="#182TII" title='TII' data-ref="182TII" data-ref-filename="182TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVP" title='llvm::PPC::STXVP' data-ref="llvm::PPC::STXVP" data-ref-filename="llvm..PPC..STXVP">STXVP</a>))</td></tr>
<tr><th id="1023">1023</th><td>                        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#187Reg" title='Reg' data-ref="187Reg" data-ref-filename="187Reg">Reg</a> + <var>1</var>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#185IsKilled" title='IsKilled' data-ref="185IsKilled" data-ref-filename="185IsKilled">IsKilled</a>)),</td></tr>
<tr><th id="1024">1024</th><td>                    <a class="local col7 ref" href="#177FrameIndex" title='FrameIndex' data-ref="177FrameIndex" data-ref-filename="177FrameIndex">FrameIndex</a>, <a class="local col8 ref" href="#188IsLittleEndian" title='IsLittleEndian' data-ref="188IsLittleEndian" data-ref-filename="188IsLittleEndian">IsLittleEndian</a> ? <var>0</var> : <var>32</var>);</td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (<a class="local col6 ref" href="#186IsPrimed" title='IsPrimed' data-ref="186IsPrimed" data-ref-filename="186IsPrimed">IsPrimed</a> &amp;&amp; !<a class="local col5 ref" href="#185IsKilled" title='IsKilled' data-ref="185IsKilled" data-ref-filename="185IsKilled">IsKilled</a>)</td></tr>
<tr><th id="1026">1026</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>, <a class="local col3 ref" href="#183DL" title='DL' data-ref="183DL" data-ref-filename="183DL">DL</a>, <a class="local col2 ref" href="#182TII" title='TII' data-ref="182TII" data-ref-filename="182TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMTACC" title='llvm::PPC::XXMTACC' data-ref="llvm::PPC::XXMTACC" data-ref-filename="llvm..PPC..XXMTACC">XXMTACC</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#184SrcReg" title='SrcReg' data-ref="184SrcReg" data-ref-filename="184SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="1029">1029</th><td>  <a class="local col9 ref" href="#179MBB" title='MBB' data-ref="179MBB" data-ref-filename="179MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#176II" title='II' data-ref="176II" data-ref-filename="176II">II</a>);</td></tr>
<tr><th id="1030">1030</th><td>}</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i class="doc">/// lowerACCRestore - Generate the code to restore the accumulator register.</i></td></tr>
<tr><th id="1033">1033</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCRestore' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCRestore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="189II" title='II' data-type='MachineBasicBlock::iterator' data-ref="189II" data-ref-filename="189II">II</dfn>,</td></tr>
<tr><th id="1034">1034</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="190FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="190FrameIndex" data-ref-filename="190FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1035">1035</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="191MI" data-ref-filename="191MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#189II" title='II' data-ref="189II" data-ref-filename="189II">II</a>; <i>// &lt;DestReg&gt; = RESTORE_ACC &lt;offset&gt;</i></td></tr>
<tr><th id="1036">1036</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="192MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="192MBB" data-ref-filename="192MBB">MBB</dfn> = *<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI" data-ref-filename="191MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1037">1037</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="193MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="193MF" data-ref-filename="193MF">MF</dfn> = *<a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1038">1038</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col4 decl" id="194Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="194Subtarget" data-ref-filename="194Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#193MF" title='MF' data-ref="193MF" data-ref-filename="193MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1039">1039</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="195TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="195TII" data-ref-filename="195TII">TII</dfn> = *<a class="local col4 ref" href="#194Subtarget" title='Subtarget' data-ref="194Subtarget" data-ref-filename="194Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1040">1040</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="196DL" title='DL' data-type='llvm::DebugLoc' data-ref="196DL" data-ref-filename="196DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI" data-ref-filename="191MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="197DestReg" title='DestReg' data-type='llvm::Register' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI" data-ref-filename="191MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.definesRegister(DestReg) &amp;&amp;</td></tr>
<tr><th id="1044">1044</th><td>         <q>"RESTORE_ACC does not define its destination"</q>);</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <em>bool</em> <dfn class="local col8 decl" id="198IsPrimed" title='IsPrimed' data-type='bool' data-ref="198IsPrimed" data-ref-filename="198IsPrimed">IsPrimed</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#197DestReg" title='DestReg' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</a>);</td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="199Reg" title='Reg' data-type='llvm::Register' data-ref="199Reg" data-ref-filename="199Reg">Reg</dfn> =</td></tr>
<tr><th id="1048">1048</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp0" title='llvm::PPC::VSRp0' data-ref="llvm::PPC::VSRp0" data-ref-filename="llvm..PPC..VSRp0">VSRp0</a> + (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#197DestReg" title='DestReg' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</a> - (<a class="local col8 ref" href="#198IsPrimed" title='IsPrimed' data-ref="198IsPrimed" data-ref-filename="198IsPrimed">IsPrimed</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>)) * <var>2</var>;</td></tr>
<tr><th id="1049">1049</th><td>  <em>bool</em> <dfn class="local col0 decl" id="200IsLittleEndian" title='IsLittleEndian' data-type='bool' data-ref="200IsLittleEndian" data-ref-filename="200IsLittleEndian">IsLittleEndian</dfn> = <a class="local col4 ref" href="#194Subtarget" title='Subtarget' data-ref="194Subtarget" data-ref-filename="194Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget14isLittleEndianEv" title='llvm::PPCSubtarget::isLittleEndian' data-ref="_ZNK4llvm12PPCSubtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm12PPCSubtarget14isLittleEndianEv">isLittleEndian</a>();</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <a class="tu ref fn" href="#_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" title='emitAccSpillRestoreInfo' data-use='c' data-ref="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb" data-ref-filename="_ZL23emitAccSpillRestoreInfoRN4llvm17MachineBasicBlockEbb">emitAccSpillRestoreInfo</a>(<span class='refarg'><a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a></span>, <a class="local col8 ref" href="#198IsPrimed" title='IsPrimed' data-ref="198IsPrimed" data-ref-filename="198IsPrimed">IsPrimed</a>, <b>true</b>);</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td>  <i>// Create two loads for the pair subregisters accounting for endianness and</i></td></tr>
<tr><th id="1054">1054</th><td><i>  // then prime the accumulator register being restored.</i></td></tr>
<tr><th id="1055">1055</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#189II" title='II' data-ref="189II" data-ref-filename="189II">II</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL" data-ref-filename="196DL">DL</a>, <a class="local col5 ref" href="#195TII" title='TII' data-ref="195TII" data-ref-filename="195TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVP" title='llvm::PPC::LXVP' data-ref="llvm::PPC::LXVP" data-ref-filename="llvm..PPC..LXVP">LXVP</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#199Reg" title='Reg' data-ref="199Reg" data-ref-filename="199Reg">Reg</a>),</td></tr>
<tr><th id="1056">1056</th><td>                    <a class="local col0 ref" href="#190FrameIndex" title='FrameIndex' data-ref="190FrameIndex" data-ref-filename="190FrameIndex">FrameIndex</a>, <a class="local col0 ref" href="#200IsLittleEndian" title='IsLittleEndian' data-ref="200IsLittleEndian" data-ref-filename="200IsLittleEndian">IsLittleEndian</a> ? <var>32</var> : <var>0</var>);</td></tr>
<tr><th id="1057">1057</th><td>  <a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#189II" title='II' data-ref="189II" data-ref-filename="189II">II</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL" data-ref-filename="196DL">DL</a>, <a class="local col5 ref" href="#195TII" title='TII' data-ref="195TII" data-ref-filename="195TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVP" title='llvm::PPC::LXVP' data-ref="llvm::PPC::LXVP" data-ref-filename="llvm..PPC..LXVP">LXVP</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#199Reg" title='Reg' data-ref="199Reg" data-ref-filename="199Reg">Reg</a> + <var>1</var>),</td></tr>
<tr><th id="1058">1058</th><td>                    <a class="local col0 ref" href="#190FrameIndex" title='FrameIndex' data-ref="190FrameIndex" data-ref-filename="190FrameIndex">FrameIndex</a>, <a class="local col0 ref" href="#200IsLittleEndian" title='IsLittleEndian' data-ref="200IsLittleEndian" data-ref-filename="200IsLittleEndian">IsLittleEndian</a> ? <var>0</var> : <var>32</var>);</td></tr>
<tr><th id="1059">1059</th><td>  <b>if</b> (<a class="local col8 ref" href="#198IsPrimed" title='IsPrimed' data-ref="198IsPrimed" data-ref-filename="198IsPrimed">IsPrimed</a>)</td></tr>
<tr><th id="1060">1060</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#189II" title='II' data-ref="189II" data-ref-filename="189II">II</a>, <a class="local col6 ref" href="#196DL" title='DL' data-ref="196DL" data-ref-filename="196DL">DL</a>, <a class="local col5 ref" href="#195TII" title='TII' data-ref="195TII" data-ref-filename="195TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMTACC" title='llvm::PPC::XXMTACC' data-ref="llvm::PPC::XXMTACC" data-ref-filename="llvm..PPC..XXMTACC">XXMTACC</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#197DestReg" title='DestReg' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#197DestReg" title='DestReg' data-ref="197DestReg" data-ref-filename="197DestReg">DestReg</a>);</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>  <i>// Discard the pseudo instruction.</i></td></tr>
<tr><th id="1063">1063</th><td>  <a class="local col2 ref" href="#192MBB" title='MBB' data-ref="192MBB" data-ref-filename="192MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#189II" title='II' data-ref="189II" data-ref-filename="189II">II</a>);</td></tr>
<tr><th id="1064">1064</th><td>}</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" title='llvm::PPCRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" data-ref-filename="_ZNK4llvm15PPCRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="201MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="201MF" data-ref-filename="201MF">MF</dfn>,</td></tr>
<tr><th id="1067">1067</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="202Reg" title='Reg' data-type='llvm::Register' data-ref="202Reg" data-ref-filename="202Reg">Reg</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="203FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="203FrameIdx" data-ref-filename="203FrameIdx">FrameIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1068">1068</th><td>  <i>// For the nonvolatile condition registers (CR2, CR3, CR4) return true to</i></td></tr>
<tr><th id="1069">1069</th><td><i>  // prevent allocating an additional frame slot.</i></td></tr>
<tr><th id="1070">1070</th><td><i>  // For 64-bit ELF and AIX, the CR save area is in the linkage area at SP+8,</i></td></tr>
<tr><th id="1071">1071</th><td><i>  // for 32-bit AIX the CR save area is in the linkage area at SP+4.</i></td></tr>
<tr><th id="1072">1072</th><td><i>  // We have created a FrameIndex to that spill slot to keep the CalleSaveInfos</i></td></tr>
<tr><th id="1073">1073</th><td><i>  // valid.</i></td></tr>
<tr><th id="1074">1074</th><td><i>  // For 32-bit ELF, we have previously created the stack slot if needed, so</i></td></tr>
<tr><th id="1075">1075</th><td><i>  // return its FrameIdx.</i></td></tr>
<tr><th id="1076">1076</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2" title='llvm::PPC::CR2' data-ref="llvm::PPC::CR2" data-ref-filename="llvm..PPC..CR2">CR2</a> &lt;= <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4" title='llvm::PPC::CR4' data-ref="llvm::PPC::CR4" data-ref-filename="llvm..PPC..CR4">CR4</a>) {</td></tr>
<tr><th id="1077">1077</th><td>    <a class="local col3 ref" href="#203FrameIdx" title='FrameIdx' data-ref="203FrameIdx" data-ref-filename="203FrameIdx">FrameIdx</a> = <a class="local col1 ref" href="#201MF" title='MF' data-ref="201MF" data-ref-filename="201MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;()-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo20getCRSpillFrameIndexEv" title='llvm::PPCFunctionInfo::getCRSpillFrameIndex' data-ref="_ZNK4llvm15PPCFunctionInfo20getCRSpillFrameIndexEv" data-ref-filename="_ZNK4llvm15PPCFunctionInfo20getCRSpillFrameIndexEv">getCRSpillFrameIndex</a>();</td></tr>
<tr><th id="1078">1078</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>  }</td></tr>
<tr><th id="1080">1080</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1081">1081</th><td>}</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><i  data-doc="_ZL23offsetMinAlignForOpcodej">// If the offset must be a multiple of some value, return what that value is.</i></td></tr>
<tr><th id="1084">1084</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-type='unsigned int offsetMinAlignForOpcode(unsigned int OpC)' data-ref="_ZL23offsetMinAlignForOpcodej" data-ref-filename="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="204OpC" title='OpC' data-type='unsigned int' data-ref="204OpC" data-ref-filename="204OpC">OpC</dfn>) {</td></tr>
<tr><th id="1085">1085</th><td>  <b>switch</b> (<a class="local col4 ref" href="#204OpC" title='OpC' data-ref="204OpC" data-ref-filename="204OpC">OpC</a>) {</td></tr>
<tr><th id="1086">1086</th><td>  <b>default</b>:</td></tr>
<tr><th id="1087">1087</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a>:</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA_32" title='llvm::PPC::LWA_32' data-ref="llvm::PPC::LWA_32" data-ref-filename="llvm..PPC..LWA_32">LWA_32</a>:</td></tr>
<tr><th id="1090">1090</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>:</td></tr>
<tr><th id="1091">1091</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDU" title='llvm::PPC::LDU' data-ref="llvm::PPC::LDU" data-ref-filename="llvm..PPC..LDU">LDU</a>:</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>:</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDU" title='llvm::PPC::STDU' data-ref="llvm::PPC::STDU" data-ref-filename="llvm..PPC..STDU">STDU</a>:</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>:</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>:</td></tr>
<tr><th id="1096">1096</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>:</td></tr>
<tr><th id="1097">1097</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>:</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSD" title='llvm::PPC::LXSD' data-ref="llvm::PPC::LXSD" data-ref-filename="llvm..PPC..LXSD">LXSD</a>:</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSP" title='llvm::PPC::LXSSP' data-ref="llvm::PPC::LXSSP" data-ref-filename="llvm..PPC..LXSSP">LXSSP</a>:</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>:</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSP" title='llvm::PPC::STXSSP' data-ref="llvm::PPC::STXSSP" data-ref-filename="llvm..PPC..STXSSP">STXSSP</a>:</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVLDD" title='llvm::PPC::EVLDD' data-ref="llvm::PPC::EVLDD" data-ref-filename="llvm..PPC..EVLDD">EVLDD</a>:</td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVSTDD" title='llvm::PPC::EVSTDD' data-ref="llvm::PPC::EVSTDD" data-ref-filename="llvm..PPC..EVSTDD">EVSTDD</a>:</td></tr>
<tr><th id="1105">1105</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>:</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>:</td></tr>
<tr><th id="1108">1108</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="1109">1109</th><td>  }</td></tr>
<tr><th id="1110">1110</th><td>}</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td><i  data-doc="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">// If the offset must be a multiple of some value, return what that value is.</i></td></tr>
<tr><th id="1113">1113</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL14offsetMinAlignRKN4llvm12MachineInstrE" title='offsetMinAlign' data-type='unsigned int offsetMinAlign(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14offsetMinAlignRKN4llvm12MachineInstrE" data-ref-filename="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">offsetMinAlign</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="205MI" data-ref-filename="205MI">MI</dfn>) {</td></tr>
<tr><th id="1114">1114</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="206OpC" title='OpC' data-type='unsigned int' data-ref="206OpC" data-ref-filename="206OpC">OpC</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI" data-ref-filename="205MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1115">1115</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL23offsetMinAlignForOpcodej" title='offsetMinAlignForOpcode' data-use='c' data-ref="_ZL23offsetMinAlignForOpcodej" data-ref-filename="_ZL23offsetMinAlignForOpcodej">offsetMinAlignForOpcode</a>(<a class="local col6 ref" href="#206OpC" title='OpC' data-ref="206OpC" data-ref-filename="206OpC">OpC</a>);</td></tr>
<tr><th id="1116">1116</th><td>}</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><i  data-doc="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">// Return the OffsetOperandNo given the FIOperandNum (and the instruction).</i></td></tr>
<tr><th id="1119">1119</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-type='unsigned int getOffsetONFromFION(const llvm::MachineInstr &amp; MI, unsigned int FIOperandNum)' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" data-ref-filename="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="207MI" data-ref-filename="207MI">MI</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>                                    <em>unsigned</em> <dfn class="local col8 decl" id="208FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="208FIOperandNum" data-ref-filename="208FIOperandNum">FIOperandNum</dfn>) {</td></tr>
<tr><th id="1121">1121</th><td>  <i>// Take into account whether it's an add or mem instruction</i></td></tr>
<tr><th id="1122">1122</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="209OffsetOperandNo" data-ref-filename="209OffsetOperandNo">OffsetOperandNo</dfn> = (<a class="local col8 ref" href="#208FIOperandNum" title='FIOperandNum' data-ref="208FIOperandNum" data-ref-filename="208FIOperandNum">FIOperandNum</a> == <var>2</var>) ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="1123">1123</th><td>  <b>if</b> (<a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI" data-ref-filename="207MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1124">1124</th><td>    <a class="local col9 ref" href="#209OffsetOperandNo" title='OffsetOperandNo' data-ref="209OffsetOperandNo" data-ref-filename="209OffsetOperandNo">OffsetOperandNo</a> = <a class="local col8 ref" href="#208FIOperandNum" title='FIOperandNum' data-ref="208FIOperandNum" data-ref-filename="208FIOperandNum">FIOperandNum</a> - <var>1</var>;</td></tr>
<tr><th id="1125">1125</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI" data-ref-filename="207MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="1126">1126</th><td>           <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI" data-ref-filename="207MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>)</td></tr>
<tr><th id="1127">1127</th><td>    <a class="local col9 ref" href="#209OffsetOperandNo" title='OffsetOperandNo' data-ref="209OffsetOperandNo" data-ref-filename="209OffsetOperandNo">OffsetOperandNo</a> = <a class="local col8 ref" href="#208FIOperandNum" title='FIOperandNum' data-ref="208FIOperandNum" data-ref-filename="208FIOperandNum">FIOperandNum</a> + <var>1</var>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <b>return</b> <a class="local col9 ref" href="#209OffsetOperandNo" title='OffsetOperandNo' data-ref="209OffsetOperandNo" data-ref-filename="209OffsetOperandNo">OffsetOperandNo</a>;</td></tr>
<tr><th id="1130">1130</th><td>}</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><em>void</em></td></tr>
<tr><th id="1133">1133</th><td><a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::PPCRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="210II" title='II' data-type='MachineBasicBlock::iterator' data-ref="210II" data-ref-filename="210II">II</dfn>,</td></tr>
<tr><th id="1134">1134</th><td>                                     <em>int</em> <dfn class="local col1 decl" id="211SPAdj" title='SPAdj' data-type='int' data-ref="211SPAdj" data-ref-filename="211SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="212FIOperandNum" data-ref-filename="212FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="1135">1135</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="213RS" title='RS' data-type='llvm::RegScavenger *' data-ref="213RS" data-ref-filename="213RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1136">1136</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <i>// Get the instruction.</i></td></tr>
<tr><th id="1139">1139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="214MI" data-ref-filename="214MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>;</td></tr>
<tr><th id="1140">1140</th><td>  <i>// Get the instruction's basic block.</i></td></tr>
<tr><th id="1141">1141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="215MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="215MBB" data-ref-filename="215MBB">MBB</dfn> = *<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1142">1142</th><td>  <i>// Get the basic block's function.</i></td></tr>
<tr><th id="1143">1143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="216MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="216MF" data-ref-filename="216MF">MF</dfn> = *<a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB" data-ref-filename="215MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1144">1144</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col7 decl" id="217Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="217Subtarget" data-ref-filename="217Subtarget">Subtarget</dfn> = <a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1145">1145</th><td>  <i>// Get the instruction info.</i></td></tr>
<tr><th id="1146">1146</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="218TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="218TII" data-ref-filename="218TII">TII</dfn> = *<a class="local col7 ref" href="#217Subtarget" title='Subtarget' data-ref="217Subtarget" data-ref-filename="217Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1147">1147</th><td>  <i>// Get the frame info.</i></td></tr>
<tr><th id="1148">1148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="219MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="219MFI" data-ref-filename="219MFI">MFI</dfn> = <a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1149">1149</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="220dl" title='dl' data-type='llvm::DebugLoc' data-ref="220dl" data-ref-filename="220dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="221OffsetOperandNo" data-ref-filename="221OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref fn" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" data-ref-filename="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>, <a class="local col2 ref" href="#212FIOperandNum" title='FIOperandNum' data-ref="212FIOperandNum" data-ref-filename="212FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <i>// Get the frame index.</i></td></tr>
<tr><th id="1154">1154</th><td>  <em>int</em> <dfn class="local col2 decl" id="222FrameIndex" title='FrameIndex' data-type='int' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#212FIOperandNum" title='FIOperandNum' data-ref="212FIOperandNum" data-ref-filename="212FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <i>// Get the frame pointer save index.  Users of this index are primarily</i></td></tr>
<tr><th id="1157">1157</th><td><i>  // DYNALLOC instructions.</i></td></tr>
<tr><th id="1158">1158</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col3 decl" id="223FI" title='FI' data-type='llvm::PPCFunctionInfo *' data-ref="223FI" data-ref-filename="223FI">FI</dfn> = <a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1159">1159</th><td>  <em>int</em> <dfn class="local col4 decl" id="224FPSI" title='FPSI' data-type='int' data-ref="224FPSI" data-ref-filename="224FPSI">FPSI</dfn> = <a class="local col3 ref" href="#223FI" title='FI' data-ref="223FI" data-ref-filename="223FI">FI</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo24getFramePointerSaveIndexEv" title='llvm::PPCFunctionInfo::getFramePointerSaveIndex' data-ref="_ZNK4llvm15PPCFunctionInfo24getFramePointerSaveIndexEv" data-ref-filename="_ZNK4llvm15PPCFunctionInfo24getFramePointerSaveIndexEv">getFramePointerSaveIndex</a>();</td></tr>
<tr><th id="1160">1160</th><td>  <i>// Get the instruction opcode.</i></td></tr>
<tr><th id="1161">1161</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="225OpC" title='OpC' data-type='unsigned int' data-ref="225OpC" data-ref-filename="225OpC">OpC</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <b>if</b> ((<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DYNAREAOFFSET" title='llvm::PPC::DYNAREAOFFSET' data-ref="llvm::PPC::DYNAREAOFFSET" data-ref-filename="llvm..PPC..DYNAREAOFFSET">DYNAREAOFFSET</a> || <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DYNAREAOFFSET8" title='llvm::PPC::DYNAREAOFFSET8' data-ref="llvm::PPC::DYNAREAOFFSET8" data-ref-filename="llvm..PPC..DYNAREAOFFSET8">DYNAREAOFFSET8</a>)) {</td></tr>
<tr><th id="1164">1164</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAreaOffset' data-ref="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo22lowerDynamicAreaOffsetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAreaOffset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>);</td></tr>
<tr><th id="1165">1165</th><td>    <b>return</b>;</td></tr>
<tr><th id="1166">1166</th><td>  }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <i>// Special case for dynamic alloca.</i></td></tr>
<tr><th id="1169">1169</th><td>  <b>if</b> (<a class="local col4 ref" href="#224FPSI" title='FPSI' data-ref="224FPSI" data-ref-filename="224FPSI">FPSI</a> &amp;&amp; <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a> == <a class="local col4 ref" href="#224FPSI" title='FPSI' data-ref="224FPSI" data-ref-filename="224FPSI">FPSI</a> &amp;&amp;</td></tr>
<tr><th id="1170">1170</th><td>      (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DYNALLOC" title='llvm::PPC::DYNALLOC' data-ref="llvm::PPC::DYNALLOC" data-ref-filename="llvm..PPC..DYNALLOC">DYNALLOC</a> || <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DYNALLOC8" title='llvm::PPC::DYNALLOC8' data-ref="llvm::PPC::DYNALLOC8" data-ref-filename="llvm..PPC..DYNALLOC8">DYNALLOC8</a>)) {</td></tr>
<tr><th id="1171">1171</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerDynamicAlloc' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerDynamicAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerDynamicAlloc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>);</td></tr>
<tr><th id="1172">1172</th><td>    <b>return</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <b>if</b> (<a class="local col4 ref" href="#224FPSI" title='FPSI' data-ref="224FPSI" data-ref-filename="224FPSI">FPSI</a> &amp;&amp; <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a> == <a class="local col4 ref" href="#224FPSI" title='FPSI' data-ref="224FPSI" data-ref-filename="224FPSI">FPSI</a> &amp;&amp;</td></tr>
<tr><th id="1176">1176</th><td>      (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PREPARE_PROBED_ALLOCA_64" title='llvm::PPC::PREPARE_PROBED_ALLOCA_64' data-ref="llvm::PPC::PREPARE_PROBED_ALLOCA_64" data-ref-filename="llvm..PPC..PREPARE_PROBED_ALLOCA_64">PREPARE_PROBED_ALLOCA_64</a> ||</td></tr>
<tr><th id="1177">1177</th><td>       <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PREPARE_PROBED_ALLOCA_32" title='llvm::PPC::PREPARE_PROBED_ALLOCA_32' data-ref="llvm::PPC::PREPARE_PROBED_ALLOCA_32" data-ref-filename="llvm..PPC..PREPARE_PROBED_ALLOCA_32">PREPARE_PROBED_ALLOCA_32</a> ||</td></tr>
<tr><th id="1178">1178</th><td>       <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64" title='llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64' data-ref="llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64" data-ref-filename="llvm..PPC..PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64">PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_64</a> ||</td></tr>
<tr><th id="1179">1179</th><td>       <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32" title='llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32' data-ref="llvm::PPC::PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32" data-ref-filename="llvm..PPC..PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32">PREPARE_PROBED_ALLOCA_NEGSIZE_SAME_REG_32</a>)) {</td></tr>
<tr><th id="1180">1180</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCRegisterInfo::lowerPrepareProbedAlloca' data-ref="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24lowerPrepareProbedAllocaENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">lowerPrepareProbedAlloca</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>);</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b>;</td></tr>
<tr><th id="1182">1182</th><td>  }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i>// Special case for pseudo-ops SPILL_CR and RESTORE_CR, etc.</i></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CR" title='llvm::PPC::SPILL_CR' data-ref="llvm::PPC::SPILL_CR" data-ref-filename="llvm..PPC..SPILL_CR">SPILL_CR</a>) {</td></tr>
<tr><th id="1186">1186</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerCRSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRSpilling</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1187">1187</th><td>    <b>return</b>;</td></tr>
<tr><th id="1188">1188</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CR" title='llvm::PPC::RESTORE_CR' data-ref="llvm::PPC::RESTORE_CR" data-ref-filename="llvm..PPC..RESTORE_CR">RESTORE_CR</a>) {</td></tr>
<tr><th id="1189">1189</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRRestore' data-ref="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14lowerCRRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRRestore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1190">1190</th><td>    <b>return</b>;</td></tr>
<tr><th id="1191">1191</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CRBIT" title='llvm::PPC::SPILL_CRBIT' data-ref="llvm::PPC::SPILL_CRBIT" data-ref-filename="llvm..PPC..SPILL_CRBIT">SPILL_CRBIT</a>) {</td></tr>
<tr><th id="1192">1192</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18lowerCRBitSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitSpilling</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1193">1193</th><td>    <b>return</b>;</td></tr>
<tr><th id="1194">1194</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CRBIT" title='llvm::PPC::RESTORE_CRBIT' data-ref="llvm::PPC::RESTORE_CRBIT" data-ref-filename="llvm..PPC..RESTORE_CRBIT">RESTORE_CRBIT</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerCRBitRestore' data-ref="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17lowerCRBitRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerCRBitRestore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b>;</td></tr>
<tr><th id="1197">1197</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_ACC" title='llvm::PPC::SPILL_ACC' data-ref="llvm::PPC::SPILL_ACC" data-ref-filename="llvm..PPC..SPILL_ACC">SPILL_ACC</a> || <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_UACC" title='llvm::PPC::SPILL_UACC' data-ref="llvm::PPC::SPILL_UACC" data-ref-filename="llvm..PPC..SPILL_UACC">SPILL_UACC</a>) {</td></tr>
<tr><th id="1198">1198</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCSpilling' data-ref="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16lowerACCSpillingENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCSpilling</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b>;</td></tr>
<tr><th id="1200">1200</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_ACC" title='llvm::PPC::RESTORE_ACC' data-ref="llvm::PPC::RESTORE_ACC" data-ref-filename="llvm..PPC..RESTORE_ACC">RESTORE_ACC</a> || <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_UACC" title='llvm::PPC::RESTORE_UACC' data-ref="llvm::PPC::RESTORE_UACC" data-ref-filename="llvm..PPC..RESTORE_UACC">RESTORE_UACC</a>) {</td></tr>
<tr><th id="1201">1201</th><td>    <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::PPCRegisterInfo::lowerACCRestore' data-ref="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15lowerACCRestoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">lowerACCRestore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1202">1202</th><td>    <b>return</b>;</td></tr>
<tr><th id="1203">1203</th><td>  }</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>  <i>// Replace the FrameIndex with base register with GPR1 (SP) or GPR31 (FP).</i></td></tr>
<tr><th id="1206">1206</th><td>  <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#212FIOperandNum" title='FIOperandNum' data-ref="212FIOperandNum" data-ref-filename="212FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(</td></tr>
<tr><th id="1207">1207</th><td>    <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a> &lt; <var>0</var> ? <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE">getBaseRegister</a>(<a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>) : <a class="virtual member fn" href="#_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>), <b>false</b>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <i>// If the instruction is not present in ImmToIdxMap, then it has no immediate</i></td></tr>
<tr><th id="1210">1210</th><td><i>  // form (and must be r+r).</i></td></tr>
<tr><th id="1211">1211</th><td>  <em>bool</em> <dfn class="local col6 decl" id="226noImmForm" title='noImmForm' data-type='bool' data-ref="226noImmForm" data-ref-filename="226noImmForm">noImmForm</dfn> = !<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv" data-ref-filename="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() &amp;&amp; <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> &amp;&amp;</td></tr>
<tr><th id="1212">1212</th><td>                   <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a> &amp;&amp; !<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a>);</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <i>// Now add the frame object offset to the offset from r1.</i></td></tr>
<tr><th id="1215">1215</th><td>  <em>int</em> <dfn class="local col7 decl" id="227Offset" title='Offset' data-type='int' data-ref="227Offset" data-ref-filename="227Offset">Offset</dfn> = <a class="local col9 ref" href="#219MFI" title='MFI' data-ref="219MFI" data-ref-filename="219MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1216">1216</th><td>  <a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a> += <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#221OffsetOperandNo" title='OffsetOperandNo' data-ref="221OffsetOperandNo" data-ref-filename="221OffsetOperandNo">OffsetOperandNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <i>// If we're not using a Frame Pointer that has been set to the value of the</i></td></tr>
<tr><th id="1219">1219</th><td><i>  // SP before having the stack size subtracted from it, then add the stack size</i></td></tr>
<tr><th id="1220">1220</th><td><i>  // to Offset to get the correct offset.</i></td></tr>
<tr><th id="1221">1221</th><td><i>  // Naked functions have stack size 0, although getStackSize may not reflect</i></td></tr>
<tr><th id="1222">1222</th><td><i>  // that because we didn't call all the pieces that compute it for naked</i></td></tr>
<tr><th id="1223">1223</th><td><i>  // functions.</i></td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (!<a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#25" title='llvm::Attribute::Naked' data-ref="llvm::Attribute::Naked" data-ref-filename="llvm..Attribute..Naked">Naked</a>)) {</td></tr>
<tr><th id="1225">1225</th><td>    <b>if</b> (!(<a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>) &amp;&amp; <a class="local col2 ref" href="#222FrameIndex" title='FrameIndex' data-ref="222FrameIndex" data-ref-filename="222FrameIndex">FrameIndex</a> &lt; <var>0</var>))</td></tr>
<tr><th id="1226">1226</th><td>      <a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a> += <a class="local col9 ref" href="#219MFI" title='MFI' data-ref="219MFI" data-ref-filename="219MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="1227">1227</th><td>  }</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <i>// If we can, encode the offset directly into the instruction.  If this is a</i></td></tr>
<tr><th id="1230">1230</th><td><i>  // normal PPC "ri" instruction, any 16-bit value can be safely encoded.  If</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // this is a PPC64 "ix" instruction, only a 16-bit value with the low two bits</i></td></tr>
<tr><th id="1232">1232</th><td><i>  // clear can be encoded.  This is extremely uncommon, because normally you</i></td></tr>
<tr><th id="1233">1233</th><td><i>  // only "std" to a stack slot that is at least 4-byte aligned, but it can</i></td></tr>
<tr><th id="1234">1234</th><td><i>  // happen in invalid code.</i></td></tr>
<tr><th id="1235">1235</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpC != PPC::DBG_VALUE &amp;&amp;</td></tr>
<tr><th id="1236">1236</th><td>         <q>"This should be handled in a target-independent way"</q>);</td></tr>
<tr><th id="1237">1237</th><td>  <em>bool</em> <dfn class="local col8 decl" id="228OffsetFitsMnemonic" title='OffsetFitsMnemonic' data-type='bool' data-ref="228OffsetFitsMnemonic" data-ref-filename="228OffsetFitsMnemonic">OffsetFitsMnemonic</dfn> = (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVSTDD" title='llvm::PPC::EVSTDD' data-ref="llvm::PPC::EVSTDD" data-ref-filename="llvm..PPC..EVSTDD">EVSTDD</a> || <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVLDD" title='llvm::PPC::EVLDD' data-ref="llvm::PPC::EVLDD" data-ref-filename="llvm..PPC..EVLDD">EVLDD</a>) ?</td></tr>
<tr><th id="1238">1238</th><td>                            <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>) :</td></tr>
<tr><th id="1239">1239</th><td>                            <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>);</td></tr>
<tr><th id="1240">1240</th><td>  <b>if</b> (!<a class="local col6 ref" href="#226noImmForm" title='noImmForm' data-ref="226noImmForm" data-ref-filename="226noImmForm">noImmForm</a> &amp;&amp; ((<a class="local col8 ref" href="#228OffsetFitsMnemonic" title='OffsetFitsMnemonic' data-ref="228OffsetFitsMnemonic" data-ref-filename="228OffsetFitsMnemonic">OffsetFitsMnemonic</a> &amp;&amp;</td></tr>
<tr><th id="1241">1241</th><td>                      ((<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a> % <a class="tu ref fn" href="#_ZL14offsetMinAlignRKN4llvm12MachineInstrE" title='offsetMinAlign' data-use='c' data-ref="_ZL14offsetMinAlignRKN4llvm12MachineInstrE" data-ref-filename="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">offsetMinAlign</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>)) == <var>0</var>)) ||</td></tr>
<tr><th id="1242">1242</th><td>                     <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="1243">1243</th><td>                     <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>)) {</td></tr>
<tr><th id="1244">1244</th><td>    <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#221OffsetOperandNo" title='OffsetOperandNo' data-ref="221OffsetOperandNo" data-ref-filename="221OffsetOperandNo">OffsetOperandNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>);</td></tr>
<tr><th id="1245">1245</th><td>    <b>return</b>;</td></tr>
<tr><th id="1246">1246</th><td>  }</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <i>// The offset doesn't fit into a single register, scavenge one to build the</i></td></tr>
<tr><th id="1249">1249</th><td><i>  // offset in.</i></td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <em>bool</em> <dfn class="local col9 decl" id="229is64Bit" title='is64Bit' data-type='bool' data-ref="229is64Bit" data-ref-filename="229is64Bit">is64Bit</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1252">1252</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="230G8RC" title='G8RC' data-type='const llvm::TargetRegisterClass *' data-ref="230G8RC" data-ref-filename="230G8RC">G8RC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>;</td></tr>
<tr><th id="1253">1253</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="231GPRC" title='GPRC' data-type='const llvm::TargetRegisterClass *' data-ref="231GPRC" data-ref-filename="231GPRC">GPRC</dfn> = &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>;</td></tr>
<tr><th id="1254">1254</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="232RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="232RC" data-ref-filename="232RC">RC</dfn> = <a class="local col9 ref" href="#229is64Bit" title='is64Bit' data-ref="229is64Bit" data-ref-filename="229is64Bit">is64Bit</a> ? <a class="local col0 ref" href="#230G8RC" title='G8RC' data-ref="230G8RC" data-ref-filename="230G8RC">G8RC</a> : <a class="local col1 ref" href="#231GPRC" title='GPRC' data-ref="231GPRC" data-ref-filename="231GPRC">GPRC</a>;</td></tr>
<tr><th id="1255">1255</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="233SRegHi" title='SRegHi' data-type='llvm::Register' data-ref="233SRegHi" data-ref-filename="233SRegHi">SRegHi</dfn> = <a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#232RC" title='RC' data-ref="232RC" data-ref-filename="232RC">RC</a>),</td></tr>
<tr><th id="1256">1256</th><td>           <dfn class="local col4 decl" id="234SReg" title='SReg' data-type='llvm::Register' data-ref="234SReg" data-ref-filename="234SReg">SReg</dfn> = <a class="local col6 ref" href="#216MF" title='MF' data-ref="216MF" data-ref-filename="216MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#232RC" title='RC' data-ref="232RC" data-ref-filename="232RC">RC</a>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <i>// Insert a set of rA with the full offset value before the ld, st, or add</i></td></tr>
<tr><th id="1259">1259</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>))</td></tr>
<tr><th id="1260">1260</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB" data-ref-filename="215MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col0 ref" href="#220dl" title='dl' data-ref="220dl" data-ref-filename="220dl">dl</a>, <a class="local col8 ref" href="#218TII" title='TII' data-ref="218TII" data-ref-filename="218TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#229is64Bit" title='is64Bit' data-ref="229is64Bit" data-ref-filename="229is64Bit">is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#234SReg" title='SReg' data-ref="234SReg" data-ref-filename="234SReg">SReg</a>)</td></tr>
<tr><th id="1261">1261</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>);</td></tr>
<tr><th id="1262">1262</th><td>  <b>else</b> {</td></tr>
<tr><th id="1263">1263</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB" data-ref-filename="215MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col0 ref" href="#220dl" title='dl' data-ref="220dl" data-ref-filename="220dl">dl</a>, <a class="local col8 ref" href="#218TII" title='TII' data-ref="218TII" data-ref-filename="218TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#229is64Bit" title='is64Bit' data-ref="229is64Bit" data-ref-filename="229is64Bit">is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#233SRegHi" title='SRegHi' data-ref="233SRegHi" data-ref-filename="233SRegHi">SRegHi</a>)</td></tr>
<tr><th id="1264">1264</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1265">1265</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB" data-ref-filename="215MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210II" title='II' data-ref="210II" data-ref-filename="210II">II</a>, <a class="local col0 ref" href="#220dl" title='dl' data-ref="220dl" data-ref-filename="220dl">dl</a>, <a class="local col8 ref" href="#218TII" title='TII' data-ref="218TII" data-ref-filename="218TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#229is64Bit" title='is64Bit' data-ref="229is64Bit" data-ref-filename="229is64Bit">is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#234SReg" title='SReg' data-ref="234SReg" data-ref-filename="234SReg">SReg</a>)</td></tr>
<tr><th id="1266">1266</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#233SRegHi" title='SRegHi' data-ref="233SRegHi" data-ref-filename="233SRegHi">SRegHi</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1267">1267</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#227Offset" title='Offset' data-ref="227Offset" data-ref-filename="227Offset">Offset</a>);</td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <i>// Convert into indexed form of the instruction:</i></td></tr>
<tr><th id="1271">1271</th><td><i>  //</i></td></tr>
<tr><th id="1272">1272</th><td><i>  //   sth 0:rA, 1:imm 2:(rB) ==&gt; sthx 0:rA, 2:rB, 1:r0</i></td></tr>
<tr><th id="1273">1273</th><td><i>  //   addi 0:rA 1:rB, 2, imm ==&gt; add 0:rA, 1:rB, 2:r0</i></td></tr>
<tr><th id="1274">1274</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235OperandBase" title='OperandBase' data-type='unsigned int' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</dfn>;</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>  <b>if</b> (<a class="local col6 ref" href="#226noImmForm" title='noImmForm' data-ref="226noImmForm" data-ref-filename="226noImmForm">noImmForm</a>)</td></tr>
<tr><th id="1277">1277</th><td>    <a class="local col5 ref" href="#235OperandBase" title='OperandBase' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</a> = <var>1</var>;</td></tr>
<tr><th id="1278">1278</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#30" title='llvm::TargetOpcode::INLINEASM' data-ref="llvm::TargetOpcode::INLINEASM" data-ref-filename="llvm..TargetOpcode..INLINEASM">INLINEASM</a> &amp;&amp;</td></tr>
<tr><th id="1279">1279</th><td>           <a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#31" title='llvm::TargetOpcode::INLINEASM_BR' data-ref="llvm::TargetOpcode::INLINEASM_BR" data-ref-filename="llvm..TargetOpcode..INLINEASM_BR">INLINEASM_BR</a>) {</td></tr>
<tr><th id="1280">1280</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImmToIdxMap.count(OpC) &amp;&amp;</td></tr>
<tr><th id="1281">1281</th><td>           <q>"No indexed form of load or store available!"</q>);</td></tr>
<tr><th id="1282">1282</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="236NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="236NewOpcode" data-ref-filename="236NewOpcode">NewOpcode</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#225OpC" title='OpC' data-ref="225OpC" data-ref-filename="225OpC">OpC</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1283">1283</th><td>    <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col8 ref" href="#218TII" title='TII' data-ref="218TII" data-ref-filename="218TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#236NewOpcode" title='NewOpcode' data-ref="236NewOpcode" data-ref-filename="236NewOpcode">NewOpcode</a>));</td></tr>
<tr><th id="1284">1284</th><td>    <a class="local col5 ref" href="#235OperandBase" title='OperandBase' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</a> = <var>1</var>;</td></tr>
<tr><th id="1285">1285</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1286">1286</th><td>    <a class="local col5 ref" href="#235OperandBase" title='OperandBase' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</a> = <a class="local col1 ref" href="#221OffsetOperandNo" title='OffsetOperandNo' data-ref="221OffsetOperandNo" data-ref-filename="221OffsetOperandNo">OffsetOperandNo</a>;</td></tr>
<tr><th id="1287">1287</th><td>  }</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="237StackReg" title='StackReg' data-type='llvm::Register' data-ref="237StackReg" data-ref-filename="237StackReg">StackReg</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#212FIOperandNum" title='FIOperandNum' data-ref="212FIOperandNum" data-ref-filename="212FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1290">1290</th><td>  <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235OperandBase" title='OperandBase' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#237StackReg" title='StackReg' data-ref="237StackReg" data-ref-filename="237StackReg">StackReg</a>, <b>false</b>);</td></tr>
<tr><th id="1291">1291</th><td>  <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI" data-ref-filename="214MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235OperandBase" title='OperandBase' data-ref="235OperandBase" data-ref-filename="235OperandBase">OperandBase</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#234SReg" title='SReg' data-ref="234SReg" data-ref-filename="234SReg">SReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1292">1292</th><td>}</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="238MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="238MF" data-ref-filename="238MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1295">1295</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering" data-ref-filename="llvm..PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col9 decl" id="239TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="239TFI" data-ref-filename="239TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::PPCGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF" data-ref-filename="238MF">MF</a>);</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>  <b>if</b> (!<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="1298">1298</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#239TFI" title='TFI' data-ref="239TFI" data-ref-filename="239TFI">TFI</a>-&gt;<a class="virtual ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::PPCFrameLowering::hasFP' data-ref="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF" data-ref-filename="238MF">MF</a>) ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R31" title='llvm::PPC::R31' data-ref="llvm::PPC::R31" data-ref-filename="llvm..PPC..R31">R31</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R1" title='llvm::PPC::R1' data-ref="llvm::PPC::R1" data-ref-filename="llvm..PPC..R1">R1</a>;</td></tr>
<tr><th id="1299">1299</th><td>  <b>else</b></td></tr>
<tr><th id="1300">1300</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#239TFI" title='TFI' data-ref="239TFI" data-ref-filename="239TFI">TFI</a>-&gt;<a class="virtual ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::PPCFrameLowering::hasFP' data-ref="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16PPCFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF" data-ref-filename="238MF">MF</a>) ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X31" title='llvm::PPC::X31' data-ref="llvm::PPC::X31" data-ref-filename="llvm..PPC..X31">X31</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a>;</td></tr>
<tr><th id="1301">1301</th><td>}</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE">getBaseRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="240MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="240MF" data-ref-filename="240MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1304">1304</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="241Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="241Subtarget" data-ref-filename="241Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#240MF" title='MF' data-ref="240MF" data-ref-filename="240MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col0 ref" href="#240MF" title='MF' data-ref="240MF" data-ref-filename="240MF">MF</a>))</td></tr>
<tr><th id="1306">1306</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col0 ref" href="#240MF" title='MF' data-ref="240MF" data-ref-filename="240MF">MF</a>);</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <b>if</b> (<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>())</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X30" title='llvm::PPC::X30' data-ref="llvm::PPC::X30" data-ref-filename="llvm..PPC..X30">X30</a>;</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <b>if</b> (<a class="local col1 ref" href="#241Subtarget" title='Subtarget' data-ref="241Subtarget" data-ref-filename="241Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>() &amp;&amp; <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="1312">1312</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R29" title='llvm::PPC::R29' data-ref="llvm::PPC::R29" data-ref-filename="llvm..PPC..R29">R29</a>;</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R30" title='llvm::PPC::R30' data-ref="llvm::PPC::R30" data-ref-filename="llvm..PPC..R30">R30</a>;</td></tr>
<tr><th id="1315">1315</th><td>}</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="242MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="242MF" data-ref-filename="242MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1318">1318</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBasePointer" title='EnableBasePointer' data-use='m' data-ref="EnableBasePointer" data-ref-filename="EnableBasePointer">EnableBasePointer</a>)</td></tr>
<tr><th id="1319">1319</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1320">1320</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AlwaysBasePointer" title='AlwaysBasePointer' data-use='m' data-ref="AlwaysBasePointer" data-ref-filename="AlwaysBasePointer">AlwaysBasePointer</a>)</td></tr>
<tr><th id="1321">1321</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>  <i>// If we need to realign the stack, then the stack pointer can no longer</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // serve as an offset into the caller's stack space. As a result, we need a</i></td></tr>
<tr><th id="1325">1325</th><td><i>  // base pointer.</i></td></tr>
<tr><th id="1326">1326</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col2 ref" href="#242MF" title='MF' data-ref="242MF" data-ref-filename="242MF">MF</a>);</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i class="doc">/// Returns true if the instruction's frame index</i></td></tr>
<tr><th id="1330">1330</th><td><i class="doc">/// reference would be better served by a base register other than FP</i></td></tr>
<tr><th id="1331">1331</th><td><i class="doc">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</i></td></tr>
<tr><th id="1332">1332</th><td><i class="doc">/// references it should create new base registers for.</i></td></tr>
<tr><th id="1333">1333</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::</td></tr>
<tr><th id="1334">1334</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::PPCRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="243MI" title='MI' data-type='llvm::MachineInstr *' data-ref="243MI" data-ref-filename="243MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="244Offset" title='Offset' data-type='int64_t' data-ref="244Offset" data-ref-filename="244Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1335">1335</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset &lt; <var>0</var> &amp;&amp; <q>"Local offset must be negative"</q>);</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>  <i>// It's the load/store FI references that cause issues, as it can be difficult</i></td></tr>
<tr><th id="1338">1338</th><td><i>  // to materialize the offset if it won't fit in the literal field. Estimate</i></td></tr>
<tr><th id="1339">1339</th><td><i>  // based on the size of the local frame and some conservative assumptions</i></td></tr>
<tr><th id="1340">1340</th><td><i>  // about the rest of the stack frame (note, this is pre-regalloc, so</i></td></tr>
<tr><th id="1341">1341</th><td><i>  // we don't know everything for certain yet) whether this offset is likely</i></td></tr>
<tr><th id="1342">1342</th><td><i>  // to be out of range of the immediate. Return true if so.</i></td></tr>
<tr><th id="1343">1343</th><td><i></i></td></tr>
<tr><th id="1344">1344</th><td><i>  // We only generate virtual base registers for loads and stores that have</i></td></tr>
<tr><th id="1345">1345</th><td><i>  // an r+i form. Return false for everything else.</i></td></tr>
<tr><th id="1346">1346</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245OpC" title='OpC' data-type='unsigned int' data-ref="245OpC" data-ref-filename="245OpC">OpC</dfn> = <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI" data-ref-filename="243MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1347">1347</th><td>  <b>if</b> (!<a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::ImmToIdxMap" title='llvm::PPCRegisterInfo::ImmToIdxMap' data-ref="llvm::PPCRegisterInfo::ImmToIdxMap" data-ref-filename="llvm..PPCRegisterInfo..ImmToIdxMap">ImmToIdxMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col5 ref" href="#245OpC" title='OpC' data-ref="245OpC" data-ref-filename="245OpC">OpC</a>))</td></tr>
<tr><th id="1348">1348</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <i>// Don't generate a new virtual base register just to add zero to it.</i></td></tr>
<tr><th id="1351">1351</th><td>  <b>if</b> ((<a class="local col5 ref" href="#245OpC" title='OpC' data-ref="245OpC" data-ref-filename="245OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> || <a class="local col5 ref" href="#245OpC" title='OpC' data-ref="245OpC" data-ref-filename="245OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>) &amp;&amp;</td></tr>
<tr><th id="1352">1352</th><td>      <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI" data-ref-filename="243MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)</td></tr>
<tr><th id="1353">1353</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="246MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="246MBB" data-ref-filename="246MBB">MBB</dfn> = *<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI" data-ref-filename="243MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1356">1356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="247MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="247MF" data-ref-filename="247MF">MF</dfn> = *<a class="local col6 ref" href="#246MBB" title='MBB' data-ref="246MBB" data-ref-filename="246MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1357">1357</th><td>  <em>const</em> <a class="type" href="PPCFrameLowering.h.html#llvm::PPCFrameLowering" title='llvm::PPCFrameLowering' data-ref="llvm::PPCFrameLowering" data-ref-filename="llvm..PPCFrameLowering">PPCFrameLowering</a> *<dfn class="local col8 decl" id="248TFI" title='TFI' data-type='const llvm::PPCFrameLowering *' data-ref="248TFI" data-ref-filename="248TFI">TFI</dfn> = <a class="member fn" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::PPCGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18PPCGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</a>(<a class="local col7 ref" href="#247MF" title='MF' data-ref="247MF" data-ref-filename="247MF">MF</a>);</td></tr>
<tr><th id="1358">1358</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249StackEst" title='StackEst' data-type='unsigned int' data-ref="249StackEst" data-ref-filename="249StackEst">StackEst</dfn> = <a class="local col8 ref" href="#248TFI" title='TFI' data-ref="248TFI" data-ref-filename="248TFI">TFI</a>-&gt;<a class="ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering20determineFrameLayoutERKNS_15MachineFunctionEbPj" title='llvm::PPCFrameLowering::determineFrameLayout' data-ref="_ZNK4llvm16PPCFrameLowering20determineFrameLayoutERKNS_15MachineFunctionEbPj" data-ref-filename="_ZNK4llvm16PPCFrameLowering20determineFrameLayoutERKNS_15MachineFunctionEbPj">determineFrameLayout</a>(<a class="local col7 ref" href="#247MF" title='MF' data-ref="247MF" data-ref-filename="247MF">MF</a>, <b>true</b>);</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>  <i>// If we likely don't need a stack frame, then we probably don't need a</i></td></tr>
<tr><th id="1361">1361</th><td><i>  // virtual base register either.</i></td></tr>
<tr><th id="1362">1362</th><td>  <b>if</b> (!<a class="local col9 ref" href="#249StackEst" title='StackEst' data-ref="249StackEst" data-ref-filename="249StackEst">StackEst</a>)</td></tr>
<tr><th id="1363">1363</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td>  <i>// Estimate an offset from the stack pointer.</i></td></tr>
<tr><th id="1366">1366</th><td><i>  // The incoming offset is relating to the SP at the start of the function,</i></td></tr>
<tr><th id="1367">1367</th><td><i>  // but when we access the local it'll be relative to the SP after local</i></td></tr>
<tr><th id="1368">1368</th><td><i>  // allocation, so adjust our SP-relative offset by that allocation size.</i></td></tr>
<tr><th id="1369">1369</th><td>  <a class="local col4 ref" href="#244Offset" title='Offset' data-ref="244Offset" data-ref-filename="244Offset">Offset</a> += <a class="local col9 ref" href="#249StackEst" title='StackEst' data-ref="249StackEst" data-ref-filename="249StackEst">StackEst</a>;</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>  <i>// The frame pointer will point to the end of the stack, so estimate the</i></td></tr>
<tr><th id="1372">1372</th><td><i>  // offset as the difference between the object offset and the FP location.</i></td></tr>
<tr><th id="1373">1373</th><td>  <b>return</b> !<a class="virtual member fn" href="#_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::PPCRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</a>(<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI" data-ref-filename="243MI">MI</a>, <a class="member fn" href="#_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" title='llvm::PPCRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15PPCRegisterInfo15getBaseRegisterERKNS_15MachineFunctionE">getBaseRegister</a>(<a class="local col7 ref" href="#247MF" title='MF' data-ref="247MF" data-ref-filename="247MF">MF</a>), <a class="local col4 ref" href="#244Offset" title='Offset' data-ref="244Offset" data-ref-filename="244Offset">Offset</a>);</td></tr>
<tr><th id="1374">1374</th><td>}</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><i class="doc">/// Insert defining instruction(s) for BaseReg to</i></td></tr>
<tr><th id="1377">1377</th><td><i class="doc">/// be a pointer to FrameIdx at the beginning of the basic block.</i></td></tr>
<tr><th id="1378">1378</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::PPCRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="250MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="250MBB" data-ref-filename="250MBB">MBB</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>                                                       <em>int</em> <dfn class="local col1 decl" id="251FrameIdx" title='FrameIdx' data-type='int' data-ref="251FrameIdx" data-ref-filename="251FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1380">1380</th><td>                                                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="252Offset" title='Offset' data-type='int64_t' data-ref="252Offset" data-ref-filename="252Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1381">1381</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="253ADDriOpc" title='ADDriOpc' data-type='unsigned int' data-ref="253ADDriOpc" data-ref-filename="253ADDriOpc">ADDriOpc</dfn> = <a class="member field" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo::TM" title='llvm::PPCRegisterInfo::TM' data-ref="llvm::PPCRegisterInfo::TM" data-ref-filename="llvm..PPCRegisterInfo..TM">TM</a>.<a class="ref fn" href="PPCTargetMachine.h.html#_ZNK4llvm16PPCTargetMachine7isPPC64Ev" title='llvm::PPCTargetMachine::isPPC64' data-ref="_ZNK4llvm16PPCTargetMachine7isPPC64Ev" data-ref-filename="_ZNK4llvm16PPCTargetMachine7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>;</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="254Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="254Ins" data-ref-filename="254Ins">Ins</dfn> = <a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1384">1384</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="255DL" title='DL' data-type='llvm::DebugLoc' data-ref="255DL" data-ref-filename="255DL">DL</dfn>;                  <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="1385">1385</th><td>  <b>if</b> (<a class="local col4 ref" href="#254Ins" title='Ins' data-ref="254Ins" data-ref-filename="254Ins">Ins</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1386">1386</th><td>    <a class="local col5 ref" href="#255DL" title='DL' data-ref="255DL" data-ref-filename="255DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col4 ref" href="#254Ins" title='Ins' data-ref="254Ins" data-ref-filename="254Ins">Ins</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="256MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="256MF" data-ref-filename="256MF">MF</dfn> = *<a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1389">1389</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col7 decl" id="257Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="257Subtarget" data-ref-filename="257Subtarget">Subtarget</dfn> = <a class="local col6 ref" href="#256MF" title='MF' data-ref="256MF" data-ref-filename="256MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1390">1390</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="258TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="258TII" data-ref-filename="258TII">TII</dfn> = *<a class="local col7 ref" href="#257Subtarget" title='Subtarget' data-ref="257Subtarget" data-ref-filename="257Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1391">1391</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="259MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="259MCID" data-ref-filename="259MCID">MCID</dfn> = <a class="local col8 ref" href="#258TII" title='TII' data-ref="258TII" data-ref-filename="258TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#253ADDriOpc" title='ADDriOpc' data-ref="253ADDriOpc" data-ref-filename="253ADDriOpc">ADDriOpc</a>);</td></tr>
<tr><th id="1392">1392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="260MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="260MRI" data-ref-filename="260MRI">MRI</dfn> = <a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1393">1393</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="261RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="261RC" data-ref-filename="261RC">RC</dfn> = <a class="virtual member fn" href="#_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::PPCRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</a>(<a class="local col6 ref" href="#256MF" title='MF' data-ref="256MF" data-ref-filename="256MF">MF</a>);</td></tr>
<tr><th id="1394">1394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="262BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="262BaseReg" data-ref-filename="262BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#260MRI" title='MRI' data-ref="260MRI" data-ref-filename="260MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#261RC" title='RC' data-ref="261RC" data-ref-filename="261RC">RC</a>);</td></tr>
<tr><th id="1395">1395</th><td>  <a class="local col0 ref" href="#260MRI" title='MRI' data-ref="260MRI" data-ref-filename="260MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#262BaseReg" title='BaseReg' data-ref="262BaseReg" data-ref-filename="262BaseReg">BaseReg</a>, <a class="local col8 ref" href="#258TII" title='TII' data-ref="258TII" data-ref-filename="258TII">TII</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col9 ref" href="#259MCID" title='MCID' data-ref="259MCID" data-ref-filename="259MCID">MCID</a>, <var>0</var>, <b>this</b>, <a class="local col6 ref" href="#256MF" title='MF' data-ref="256MF" data-ref-filename="256MF">MF</a>));</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#254Ins" title='Ins' data-ref="254Ins" data-ref-filename="254Ins">Ins</a>, <a class="local col5 ref" href="#255DL" title='DL' data-ref="255DL" data-ref-filename="255DL">DL</a>, <a class="local col9 ref" href="#259MCID" title='MCID' data-ref="259MCID" data-ref-filename="259MCID">MCID</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#262BaseReg" title='BaseReg' data-ref="262BaseReg" data-ref-filename="262BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1398">1398</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col1 ref" href="#251FrameIdx" title='FrameIdx' data-ref="251FrameIdx" data-ref-filename="251FrameIdx">FrameIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#252Offset" title='Offset' data-ref="252Offset" data-ref-filename="252Offset">Offset</a>);</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <b>return</b> <a class="local col2 ref" href="#262BaseReg" title='BaseReg' data-ref="262BaseReg" data-ref-filename="262BaseReg">BaseReg</a>;</td></tr>
<tr><th id="1401">1401</th><td>}</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td><em>void</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::PPCRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="263MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="263MI" data-ref-filename="263MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="264BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="264BaseReg" data-ref-filename="264BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1404">1404</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="265Offset" title='Offset' data-type='int64_t' data-ref="265Offset" data-ref-filename="265Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1405">1405</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="266FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="1406">1406</th><td>  <b>while</b> (!<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#266FIOperandNum" title='FIOperandNum' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1407">1407</th><td>    ++<a class="local col6 ref" href="#266FIOperandNum" title='FIOperandNum' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</a>;</td></tr>
<tr><th id="1408">1408</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FIOperandNum &lt; MI.getNumOperands() &amp;&amp;</td></tr>
<tr><th id="1409">1409</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="1410">1410</th><td>  }</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#266FIOperandNum" title='FIOperandNum' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264BaseReg" title='BaseReg' data-ref="264BaseReg" data-ref-filename="264BaseReg">BaseReg</a>, <b>false</b>);</td></tr>
<tr><th id="1413">1413</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="267OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="267OffsetOperandNo" data-ref-filename="267OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref fn" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" data-ref-filename="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>, <a class="local col6 ref" href="#266FIOperandNum" title='FIOperandNum' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1414">1414</th><td>  <a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset" data-ref-filename="265Offset">Offset</a> += <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#267OffsetOperandNo" title='OffsetOperandNo' data-ref="267OffsetOperandNo" data-ref-filename="267OffsetOperandNo">OffsetOperandNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1415">1415</th><td>  <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#267OffsetOperandNo" title='OffsetOperandNo' data-ref="267OffsetOperandNo" data-ref-filename="267OffsetOperandNo">OffsetOperandNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col5 ref" href="#265Offset" title='Offset' data-ref="265Offset" data-ref-filename="265Offset">Offset</a>);</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="268MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="268MBB" data-ref-filename="268MBB">MBB</dfn> = *<a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1418">1418</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="269MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="269MF" data-ref-filename="269MF">MF</dfn> = *<a class="local col8 ref" href="#268MBB" title='MBB' data-ref="268MBB" data-ref-filename="268MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1419">1419</th><td>  <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="270Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="270Subtarget" data-ref-filename="270Subtarget">Subtarget</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF" data-ref-filename="269MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="1420">1420</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="271TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="271TII" data-ref-filename="271TII">TII</dfn> = *<a class="local col0 ref" href="#270Subtarget" title='Subtarget' data-ref="270Subtarget" data-ref-filename="270Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1421">1421</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="272MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="272MCID" data-ref-filename="272MCID">MCID</dfn> = <a class="local col3 ref" href="#263MI" title='MI' data-ref="263MI" data-ref-filename="263MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1422">1422</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="273MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="273MRI" data-ref-filename="273MRI">MRI</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF" data-ref-filename="269MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1423">1423</th><td>  <a class="local col3 ref" href="#273MRI" title='MRI' data-ref="273MRI" data-ref-filename="273MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264BaseReg" title='BaseReg' data-ref="264BaseReg" data-ref-filename="264BaseReg">BaseReg</a>,</td></tr>
<tr><th id="1424">1424</th><td>                        <a class="local col1 ref" href="#271TII" title='TII' data-ref="271TII" data-ref-filename="271TII">TII</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col2 ref" href="#272MCID" title='MCID' data-ref="272MCID" data-ref-filename="272MCID">MCID</a>, <a class="local col6 ref" href="#266FIOperandNum" title='FIOperandNum' data-ref="266FIOperandNum" data-ref-filename="266FIOperandNum">FIOperandNum</a>, <b>this</b>, <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF" data-ref-filename="269MF">MF</a>));</td></tr>
<tr><th id="1425">1425</th><td>}</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td><em>bool</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::PPCRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm15PPCRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="274MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="274MI" data-ref-filename="274MI">MI</dfn>,</td></tr>
<tr><th id="1428">1428</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="275BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="275BaseReg" data-ref-filename="275BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="1429">1429</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="276Offset" title='Offset' data-type='int64_t' data-ref="276Offset" data-ref-filename="276Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1430">1430</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="277FIOperandNum" data-ref-filename="277FIOperandNum">FIOperandNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="1431">1431</th><td>  <b>while</b> (!<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277FIOperandNum" title='FIOperandNum' data-ref="277FIOperandNum" data-ref-filename="277FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1432">1432</th><td>    ++<a class="local col7 ref" href="#277FIOperandNum" title='FIOperandNum' data-ref="277FIOperandNum" data-ref-filename="277FIOperandNum">FIOperandNum</a>;</td></tr>
<tr><th id="1433">1433</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FIOperandNum &lt; MI-&gt;getNumOperands() &amp;&amp;</td></tr>
<tr><th id="1434">1434</th><td>           <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="1435">1435</th><td>  }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278OffsetOperandNo" title='OffsetOperandNo' data-type='unsigned int' data-ref="278OffsetOperandNo" data-ref-filename="278OffsetOperandNo">OffsetOperandNo</dfn> = <a class="tu ref fn" href="#_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" title='getOffsetONFromFION' data-use='c' data-ref="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj" data-ref-filename="_ZL19getOffsetONFromFIONRKN4llvm12MachineInstrEj">getOffsetONFromFION</a>(*<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>, <a class="local col7 ref" href="#277FIOperandNum" title='FIOperandNum' data-ref="277FIOperandNum" data-ref-filename="277FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1438">1438</th><td>  <a class="local col6 ref" href="#276Offset" title='Offset' data-ref="276Offset" data-ref-filename="276Offset">Offset</a> += <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#278OffsetOperandNo" title='OffsetOperandNo' data-ref="278OffsetOperandNo" data-ref-filename="278OffsetOperandNo">OffsetOperandNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  <b>return</b> <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DBG_VALUE" title='llvm::PPC::DBG_VALUE' data-ref="llvm::PPC::DBG_VALUE" data-ref-filename="llvm..PPC..DBG_VALUE">DBG_VALUE</a> || <i>// DBG_VALUE is always Reg+Imm</i></td></tr>
<tr><th id="1441">1441</th><td>         <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a> ||</td></tr>
<tr><th id="1442">1442</th><td>         <a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a> ||</td></tr>
<tr><th id="1443">1443</th><td>         (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#276Offset" title='Offset' data-ref="276Offset" data-ref-filename="276Offset">Offset</a>) &amp;&amp; (<a class="local col6 ref" href="#276Offset" title='Offset' data-ref="276Offset" data-ref-filename="276Offset">Offset</a> % <a class="tu ref fn" href="#_ZL14offsetMinAlignRKN4llvm12MachineInstrE" title='offsetMinAlign' data-use='c' data-ref="_ZL14offsetMinAlignRKN4llvm12MachineInstrE" data-ref-filename="_ZL14offsetMinAlignRKN4llvm12MachineInstrE">offsetMinAlign</a>(*<a class="local col4 ref" href="#274MI" title='MI' data-ref="274MI" data-ref-filename="274MI">MI</a>)) == <var>0</var>);</td></tr>
<tr><th id="1444">1444</th><td>}</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>