
webcam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009768  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409768  00409768  00019768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00409770  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018998  20000884  00409ff4  00020884  2**2
                  ALLOC
  4 .stack        00003004  2001921c  0042298c  00020884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020884  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c8bd  00000000  00000000  00020907  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000020d9  00000000  00000000  0002d1c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007082  00000000  00000000  0002f29d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c78  00000000  00000000  0003631f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ba0  00000000  00000000  00036f97  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000079c4  00000000  00000000  00037b37  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000eeb9  00000000  00000000  0003f4fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004e993  00000000  00000000  0004e3b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003e34  00000000  00000000  0009cd48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2001c220 	.word	0x2001c220
  400004:	00402ebd 	.word	0x00402ebd
  400008:	00402f85 	.word	0x00402f85
  40000c:	00402f85 	.word	0x00402f85
  400010:	00402f85 	.word	0x00402f85
  400014:	00402f85 	.word	0x00402f85
  400018:	00402f85 	.word	0x00402f85
	...
  40002c:	00402f85 	.word	0x00402f85
  400030:	00402f85 	.word	0x00402f85
  400034:	00000000 	.word	0x00000000
  400038:	00402f85 	.word	0x00402f85
  40003c:	00402f85 	.word	0x00402f85
  400040:	00402f85 	.word	0x00402f85
  400044:	00402f85 	.word	0x00402f85
  400048:	00402f85 	.word	0x00402f85
  40004c:	00402f85 	.word	0x00402f85
  400050:	00402f85 	.word	0x00402f85
  400054:	00402f85 	.word	0x00402f85
  400058:	00402f85 	.word	0x00402f85
  40005c:	00000000 	.word	0x00000000
  400060:	00402f85 	.word	0x00402f85
  400064:	00402f85 	.word	0x00402f85
  400068:	00000000 	.word	0x00000000
  40006c:	00400425 	.word	0x00400425
  400070:	0040043d 	.word	0x0040043d
  400074:	00000000 	.word	0x00000000
  400078:	004018d9 	.word	0x004018d9
  40007c:	00402f85 	.word	0x00402f85
	...
  400088:	00402f85 	.word	0x00402f85
  40008c:	00402f85 	.word	0x00402f85
  400090:	00402f85 	.word	0x00402f85
  400094:	00402f85 	.word	0x00402f85
  400098:	00402f85 	.word	0x00402f85
  40009c:	004016ad 	.word	0x004016ad
  4000a0:	00402f85 	.word	0x00402f85
  4000a4:	00402f85 	.word	0x00402f85
	...
  4000b4:	00402f85 	.word	0x00402f85
  4000b8:	00402f85 	.word	0x00402f85
  4000bc:	00402f85 	.word	0x00402f85
  4000c0:	00402f85 	.word	0x00402f85
  4000c4:	00402f85 	.word	0x00402f85
  4000c8:	00402f85 	.word	0x00402f85

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409770 	.word	0x00409770

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000888 	.word	0x20000888
  40011c:	00409770 	.word	0x00409770
  400120:	00409770 	.word	0x00409770
  400124:	00000000 	.word	0x00000000

00400128 <tc_init>:
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	68fa      	ldr	r2, [r7, #12]
  400136:	68bb      	ldr	r3, [r7, #8]
  400138:	019b      	lsls	r3, r3, #6
  40013a:	4413      	add	r3, r2
  40013c:	617b      	str	r3, [r7, #20]
  40013e:	697b      	ldr	r3, [r7, #20]
  400140:	2202      	movs	r2, #2
  400142:	601a      	str	r2, [r3, #0]
  400144:	697b      	ldr	r3, [r7, #20]
  400146:	f04f 32ff 	mov.w	r2, #4294967295
  40014a:	629a      	str	r2, [r3, #40]	; 0x28
  40014c:	697b      	ldr	r3, [r7, #20]
  40014e:	6a1b      	ldr	r3, [r3, #32]
  400150:	697b      	ldr	r3, [r7, #20]
  400152:	687a      	ldr	r2, [r7, #4]
  400154:	605a      	str	r2, [r3, #4]
  400156:	bf00      	nop
  400158:	371c      	adds	r7, #28
  40015a:	46bd      	mov	sp, r7
  40015c:	bc80      	pop	{r7}
  40015e:	4770      	bx	lr

00400160 <tc_start>:
  400160:	b480      	push	{r7}
  400162:	b083      	sub	sp, #12
  400164:	af00      	add	r7, sp, #0
  400166:	6078      	str	r0, [r7, #4]
  400168:	6039      	str	r1, [r7, #0]
  40016a:	687a      	ldr	r2, [r7, #4]
  40016c:	683b      	ldr	r3, [r7, #0]
  40016e:	019b      	lsls	r3, r3, #6
  400170:	4413      	add	r3, r2
  400172:	2205      	movs	r2, #5
  400174:	601a      	str	r2, [r3, #0]
  400176:	bf00      	nop
  400178:	370c      	adds	r7, #12
  40017a:	46bd      	mov	sp, r7
  40017c:	bc80      	pop	{r7}
  40017e:	4770      	bx	lr

00400180 <tc_write_rc>:
  400180:	b480      	push	{r7}
  400182:	b085      	sub	sp, #20
  400184:	af00      	add	r7, sp, #0
  400186:	60f8      	str	r0, [r7, #12]
  400188:	60b9      	str	r1, [r7, #8]
  40018a:	607a      	str	r2, [r7, #4]
  40018c:	68fa      	ldr	r2, [r7, #12]
  40018e:	68bb      	ldr	r3, [r7, #8]
  400190:	019b      	lsls	r3, r3, #6
  400192:	4413      	add	r3, r2
  400194:	331c      	adds	r3, #28
  400196:	687a      	ldr	r2, [r7, #4]
  400198:	601a      	str	r2, [r3, #0]
  40019a:	bf00      	nop
  40019c:	3714      	adds	r7, #20
  40019e:	46bd      	mov	sp, r7
  4001a0:	bc80      	pop	{r7}
  4001a2:	4770      	bx	lr

004001a4 <tc_enable_interrupt>:
  4001a4:	b480      	push	{r7}
  4001a6:	b087      	sub	sp, #28
  4001a8:	af00      	add	r7, sp, #0
  4001aa:	60f8      	str	r0, [r7, #12]
  4001ac:	60b9      	str	r1, [r7, #8]
  4001ae:	607a      	str	r2, [r7, #4]
  4001b0:	68fa      	ldr	r2, [r7, #12]
  4001b2:	68bb      	ldr	r3, [r7, #8]
  4001b4:	019b      	lsls	r3, r3, #6
  4001b6:	4413      	add	r3, r2
  4001b8:	617b      	str	r3, [r7, #20]
  4001ba:	697b      	ldr	r3, [r7, #20]
  4001bc:	687a      	ldr	r2, [r7, #4]
  4001be:	625a      	str	r2, [r3, #36]	; 0x24
  4001c0:	bf00      	nop
  4001c2:	371c      	adds	r7, #28
  4001c4:	46bd      	mov	sp, r7
  4001c6:	bc80      	pop	{r7}
  4001c8:	4770      	bx	lr
  4001ca:	bf00      	nop

004001cc <tc_get_status>:
  4001cc:	b480      	push	{r7}
  4001ce:	b085      	sub	sp, #20
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	6039      	str	r1, [r7, #0]
  4001d6:	687a      	ldr	r2, [r7, #4]
  4001d8:	683b      	ldr	r3, [r7, #0]
  4001da:	019b      	lsls	r3, r3, #6
  4001dc:	4413      	add	r3, r2
  4001de:	60fb      	str	r3, [r7, #12]
  4001e0:	68fb      	ldr	r3, [r7, #12]
  4001e2:	6a1b      	ldr	r3, [r3, #32]
  4001e4:	4618      	mov	r0, r3
  4001e6:	3714      	adds	r7, #20
  4001e8:	46bd      	mov	sp, r7
  4001ea:	bc80      	pop	{r7}
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop

004001f0 <tc_find_mck_divisor>:
  4001f0:	b480      	push	{r7}
  4001f2:	b08d      	sub	sp, #52	; 0x34
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	60f8      	str	r0, [r7, #12]
  4001f8:	60b9      	str	r1, [r7, #8]
  4001fa:	607a      	str	r2, [r7, #4]
  4001fc:	603b      	str	r3, [r7, #0]
  4001fe:	2302      	movs	r3, #2
  400200:	613b      	str	r3, [r7, #16]
  400202:	2308      	movs	r3, #8
  400204:	617b      	str	r3, [r7, #20]
  400206:	2320      	movs	r3, #32
  400208:	61bb      	str	r3, [r7, #24]
  40020a:	2380      	movs	r3, #128	; 0x80
  40020c:	61fb      	str	r3, [r7, #28]
  40020e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400210:	0bdb      	lsrs	r3, r3, #15
  400212:	623b      	str	r3, [r7, #32]
  400214:	2300      	movs	r3, #0
  400216:	62fb      	str	r3, [r7, #44]	; 0x2c
  400218:	e01a      	b.n	400250 <tc_find_mck_divisor+0x60>
  40021a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40021c:	009b      	lsls	r3, r3, #2
  40021e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400222:	4413      	add	r3, r2
  400224:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400228:	68ba      	ldr	r2, [r7, #8]
  40022a:	fbb2 f3f3 	udiv	r3, r2, r3
  40022e:	62bb      	str	r3, [r7, #40]	; 0x28
  400230:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400232:	0c1b      	lsrs	r3, r3, #16
  400234:	627b      	str	r3, [r7, #36]	; 0x24
  400236:	68fa      	ldr	r2, [r7, #12]
  400238:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40023a:	429a      	cmp	r2, r3
  40023c:	d901      	bls.n	400242 <tc_find_mck_divisor+0x52>
  40023e:	2300      	movs	r3, #0
  400240:	e023      	b.n	40028a <tc_find_mck_divisor+0x9a>
  400242:	68fa      	ldr	r2, [r7, #12]
  400244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400246:	429a      	cmp	r2, r3
  400248:	d206      	bcs.n	400258 <tc_find_mck_divisor+0x68>
  40024a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40024c:	3301      	adds	r3, #1
  40024e:	62fb      	str	r3, [r7, #44]	; 0x2c
  400250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400252:	2b04      	cmp	r3, #4
  400254:	d9e1      	bls.n	40021a <tc_find_mck_divisor+0x2a>
  400256:	e000      	b.n	40025a <tc_find_mck_divisor+0x6a>
  400258:	bf00      	nop
  40025a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40025c:	2b04      	cmp	r3, #4
  40025e:	d901      	bls.n	400264 <tc_find_mck_divisor+0x74>
  400260:	2300      	movs	r3, #0
  400262:	e012      	b.n	40028a <tc_find_mck_divisor+0x9a>
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b00      	cmp	r3, #0
  400268:	d008      	beq.n	40027c <tc_find_mck_divisor+0x8c>
  40026a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40026c:	009b      	lsls	r3, r3, #2
  40026e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400272:	4413      	add	r3, r2
  400274:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400278:	687b      	ldr	r3, [r7, #4]
  40027a:	601a      	str	r2, [r3, #0]
  40027c:	683b      	ldr	r3, [r7, #0]
  40027e:	2b00      	cmp	r3, #0
  400280:	d002      	beq.n	400288 <tc_find_mck_divisor+0x98>
  400282:	683b      	ldr	r3, [r7, #0]
  400284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400286:	601a      	str	r2, [r3, #0]
  400288:	2301      	movs	r3, #1
  40028a:	4618      	mov	r0, r3
  40028c:	3734      	adds	r7, #52	; 0x34
  40028e:	46bd      	mov	sp, r7
  400290:	bc80      	pop	{r7}
  400292:	4770      	bx	lr

00400294 <wdt_disable>:
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002a2:	605a      	str	r2, [r3, #4]
  4002a4:	bf00      	nop
  4002a6:	370c      	adds	r7, #12
  4002a8:	46bd      	mov	sp, r7
  4002aa:	bc80      	pop	{r7}
  4002ac:	4770      	bx	lr
  4002ae:	bf00      	nop

004002b0 <pio_handler_process>:
  4002b0:	b580      	push	{r7, lr}
  4002b2:	b084      	sub	sp, #16
  4002b4:	af00      	add	r7, sp, #0
  4002b6:	6078      	str	r0, [r7, #4]
  4002b8:	6039      	str	r1, [r7, #0]
  4002ba:	6878      	ldr	r0, [r7, #4]
  4002bc:	4b2c      	ldr	r3, [pc, #176]	; (400370 <pio_handler_process+0xc0>)
  4002be:	4798      	blx	r3
  4002c0:	60f8      	str	r0, [r7, #12]
  4002c2:	6878      	ldr	r0, [r7, #4]
  4002c4:	4b2b      	ldr	r3, [pc, #172]	; (400374 <pio_handler_process+0xc4>)
  4002c6:	4798      	blx	r3
  4002c8:	4602      	mov	r2, r0
  4002ca:	68fb      	ldr	r3, [r7, #12]
  4002cc:	4013      	ands	r3, r2
  4002ce:	60fb      	str	r3, [r7, #12]
  4002d0:	68fb      	ldr	r3, [r7, #12]
  4002d2:	2b00      	cmp	r3, #0
  4002d4:	d03c      	beq.n	400350 <pio_handler_process+0xa0>
  4002d6:	2300      	movs	r3, #0
  4002d8:	60bb      	str	r3, [r7, #8]
  4002da:	e034      	b.n	400346 <pio_handler_process+0x96>
  4002dc:	4a26      	ldr	r2, [pc, #152]	; (400378 <pio_handler_process+0xc8>)
  4002de:	68bb      	ldr	r3, [r7, #8]
  4002e0:	011b      	lsls	r3, r3, #4
  4002e2:	4413      	add	r3, r2
  4002e4:	681a      	ldr	r2, [r3, #0]
  4002e6:	683b      	ldr	r3, [r7, #0]
  4002e8:	429a      	cmp	r2, r3
  4002ea:	d126      	bne.n	40033a <pio_handler_process+0x8a>
  4002ec:	4a22      	ldr	r2, [pc, #136]	; (400378 <pio_handler_process+0xc8>)
  4002ee:	68bb      	ldr	r3, [r7, #8]
  4002f0:	011b      	lsls	r3, r3, #4
  4002f2:	4413      	add	r3, r2
  4002f4:	3304      	adds	r3, #4
  4002f6:	681a      	ldr	r2, [r3, #0]
  4002f8:	68fb      	ldr	r3, [r7, #12]
  4002fa:	4013      	ands	r3, r2
  4002fc:	2b00      	cmp	r3, #0
  4002fe:	d01c      	beq.n	40033a <pio_handler_process+0x8a>
  400300:	4a1d      	ldr	r2, [pc, #116]	; (400378 <pio_handler_process+0xc8>)
  400302:	68bb      	ldr	r3, [r7, #8]
  400304:	011b      	lsls	r3, r3, #4
  400306:	4413      	add	r3, r2
  400308:	330c      	adds	r3, #12
  40030a:	681b      	ldr	r3, [r3, #0]
  40030c:	491a      	ldr	r1, [pc, #104]	; (400378 <pio_handler_process+0xc8>)
  40030e:	68ba      	ldr	r2, [r7, #8]
  400310:	0112      	lsls	r2, r2, #4
  400312:	440a      	add	r2, r1
  400314:	6810      	ldr	r0, [r2, #0]
  400316:	4918      	ldr	r1, [pc, #96]	; (400378 <pio_handler_process+0xc8>)
  400318:	68ba      	ldr	r2, [r7, #8]
  40031a:	0112      	lsls	r2, r2, #4
  40031c:	440a      	add	r2, r1
  40031e:	3204      	adds	r2, #4
  400320:	6812      	ldr	r2, [r2, #0]
  400322:	4611      	mov	r1, r2
  400324:	4798      	blx	r3
  400326:	4a14      	ldr	r2, [pc, #80]	; (400378 <pio_handler_process+0xc8>)
  400328:	68bb      	ldr	r3, [r7, #8]
  40032a:	011b      	lsls	r3, r3, #4
  40032c:	4413      	add	r3, r2
  40032e:	3304      	adds	r3, #4
  400330:	681b      	ldr	r3, [r3, #0]
  400332:	43db      	mvns	r3, r3
  400334:	68fa      	ldr	r2, [r7, #12]
  400336:	4013      	ands	r3, r2
  400338:	60fb      	str	r3, [r7, #12]
  40033a:	68bb      	ldr	r3, [r7, #8]
  40033c:	3301      	adds	r3, #1
  40033e:	60bb      	str	r3, [r7, #8]
  400340:	68bb      	ldr	r3, [r7, #8]
  400342:	2b06      	cmp	r3, #6
  400344:	d803      	bhi.n	40034e <pio_handler_process+0x9e>
  400346:	68fb      	ldr	r3, [r7, #12]
  400348:	2b00      	cmp	r3, #0
  40034a:	d1c7      	bne.n	4002dc <pio_handler_process+0x2c>
  40034c:	e000      	b.n	400350 <pio_handler_process+0xa0>
  40034e:	bf00      	nop
  400350:	4b0a      	ldr	r3, [pc, #40]	; (40037c <pio_handler_process+0xcc>)
  400352:	681b      	ldr	r3, [r3, #0]
  400354:	2b00      	cmp	r3, #0
  400356:	d007      	beq.n	400368 <pio_handler_process+0xb8>
  400358:	4b09      	ldr	r3, [pc, #36]	; (400380 <pio_handler_process+0xd0>)
  40035a:	681b      	ldr	r3, [r3, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d003      	beq.n	400368 <pio_handler_process+0xb8>
  400360:	4b07      	ldr	r3, [pc, #28]	; (400380 <pio_handler_process+0xd0>)
  400362:	681b      	ldr	r3, [r3, #0]
  400364:	6878      	ldr	r0, [r7, #4]
  400366:	4798      	blx	r3
  400368:	bf00      	nop
  40036a:	3710      	adds	r7, #16
  40036c:	46bd      	mov	sp, r7
  40036e:	bd80      	pop	{r7, pc}
  400370:	004025d1 	.word	0x004025d1
  400374:	004025e9 	.word	0x004025e9
  400378:	200008a0 	.word	0x200008a0
  40037c:	20019214 	.word	0x20019214
  400380:	20000914 	.word	0x20000914

00400384 <pio_handler_set>:
  400384:	b580      	push	{r7, lr}
  400386:	b086      	sub	sp, #24
  400388:	af00      	add	r7, sp, #0
  40038a:	60f8      	str	r0, [r7, #12]
  40038c:	60b9      	str	r1, [r7, #8]
  40038e:	607a      	str	r2, [r7, #4]
  400390:	603b      	str	r3, [r7, #0]
  400392:	4b21      	ldr	r3, [pc, #132]	; (400418 <pio_handler_set+0x94>)
  400394:	681b      	ldr	r3, [r3, #0]
  400396:	2b06      	cmp	r3, #6
  400398:	d901      	bls.n	40039e <pio_handler_set+0x1a>
  40039a:	2301      	movs	r3, #1
  40039c:	e038      	b.n	400410 <pio_handler_set+0x8c>
  40039e:	2300      	movs	r3, #0
  4003a0:	75fb      	strb	r3, [r7, #23]
  4003a2:	e011      	b.n	4003c8 <pio_handler_set+0x44>
  4003a4:	7dfb      	ldrb	r3, [r7, #23]
  4003a6:	011b      	lsls	r3, r3, #4
  4003a8:	4a1c      	ldr	r2, [pc, #112]	; (40041c <pio_handler_set+0x98>)
  4003aa:	4413      	add	r3, r2
  4003ac:	613b      	str	r3, [r7, #16]
  4003ae:	693b      	ldr	r3, [r7, #16]
  4003b0:	681a      	ldr	r2, [r3, #0]
  4003b2:	68bb      	ldr	r3, [r7, #8]
  4003b4:	429a      	cmp	r2, r3
  4003b6:	d104      	bne.n	4003c2 <pio_handler_set+0x3e>
  4003b8:	693b      	ldr	r3, [r7, #16]
  4003ba:	685a      	ldr	r2, [r3, #4]
  4003bc:	687b      	ldr	r3, [r7, #4]
  4003be:	429a      	cmp	r2, r3
  4003c0:	d008      	beq.n	4003d4 <pio_handler_set+0x50>
  4003c2:	7dfb      	ldrb	r3, [r7, #23]
  4003c4:	3301      	adds	r3, #1
  4003c6:	75fb      	strb	r3, [r7, #23]
  4003c8:	7dfa      	ldrb	r2, [r7, #23]
  4003ca:	4b13      	ldr	r3, [pc, #76]	; (400418 <pio_handler_set+0x94>)
  4003cc:	681b      	ldr	r3, [r3, #0]
  4003ce:	429a      	cmp	r2, r3
  4003d0:	d9e8      	bls.n	4003a4 <pio_handler_set+0x20>
  4003d2:	e000      	b.n	4003d6 <pio_handler_set+0x52>
  4003d4:	bf00      	nop
  4003d6:	693b      	ldr	r3, [r7, #16]
  4003d8:	68ba      	ldr	r2, [r7, #8]
  4003da:	601a      	str	r2, [r3, #0]
  4003dc:	693b      	ldr	r3, [r7, #16]
  4003de:	687a      	ldr	r2, [r7, #4]
  4003e0:	605a      	str	r2, [r3, #4]
  4003e2:	693b      	ldr	r3, [r7, #16]
  4003e4:	683a      	ldr	r2, [r7, #0]
  4003e6:	609a      	str	r2, [r3, #8]
  4003e8:	693b      	ldr	r3, [r7, #16]
  4003ea:	6a3a      	ldr	r2, [r7, #32]
  4003ec:	60da      	str	r2, [r3, #12]
  4003ee:	7dfa      	ldrb	r2, [r7, #23]
  4003f0:	4b09      	ldr	r3, [pc, #36]	; (400418 <pio_handler_set+0x94>)
  4003f2:	681b      	ldr	r3, [r3, #0]
  4003f4:	3301      	adds	r3, #1
  4003f6:	429a      	cmp	r2, r3
  4003f8:	d104      	bne.n	400404 <pio_handler_set+0x80>
  4003fa:	4b07      	ldr	r3, [pc, #28]	; (400418 <pio_handler_set+0x94>)
  4003fc:	681b      	ldr	r3, [r3, #0]
  4003fe:	3301      	adds	r3, #1
  400400:	4a05      	ldr	r2, [pc, #20]	; (400418 <pio_handler_set+0x94>)
  400402:	6013      	str	r3, [r2, #0]
  400404:	683a      	ldr	r2, [r7, #0]
  400406:	6879      	ldr	r1, [r7, #4]
  400408:	68f8      	ldr	r0, [r7, #12]
  40040a:	4b05      	ldr	r3, [pc, #20]	; (400420 <pio_handler_set+0x9c>)
  40040c:	4798      	blx	r3
  40040e:	2300      	movs	r3, #0
  400410:	4618      	mov	r0, r3
  400412:	3718      	adds	r7, #24
  400414:	46bd      	mov	sp, r7
  400416:	bd80      	pop	{r7, pc}
  400418:	20000910 	.word	0x20000910
  40041c:	200008a0 	.word	0x200008a0
  400420:	0040252d 	.word	0x0040252d

00400424 <PIOA_Handler>:
  400424:	b580      	push	{r7, lr}
  400426:	af00      	add	r7, sp, #0
  400428:	210b      	movs	r1, #11
  40042a:	4802      	ldr	r0, [pc, #8]	; (400434 <PIOA_Handler+0x10>)
  40042c:	4b02      	ldr	r3, [pc, #8]	; (400438 <PIOA_Handler+0x14>)
  40042e:	4798      	blx	r3
  400430:	bf00      	nop
  400432:	bd80      	pop	{r7, pc}
  400434:	400e0e00 	.word	0x400e0e00
  400438:	004002b1 	.word	0x004002b1

0040043c <PIOB_Handler>:
  40043c:	b580      	push	{r7, lr}
  40043e:	af00      	add	r7, sp, #0
  400440:	210c      	movs	r1, #12
  400442:	4802      	ldr	r0, [pc, #8]	; (40044c <PIOB_Handler+0x10>)
  400444:	4b02      	ldr	r3, [pc, #8]	; (400450 <PIOB_Handler+0x14>)
  400446:	4798      	blx	r3
  400448:	bf00      	nop
  40044a:	bd80      	pop	{r7, pc}
  40044c:	400e1000 	.word	0x400e1000
  400450:	004002b1 	.word	0x004002b1

00400454 <twi_enable_master_mode>:
  400454:	b480      	push	{r7}
  400456:	b083      	sub	sp, #12
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
  40045c:	687b      	ldr	r3, [r7, #4]
  40045e:	2208      	movs	r2, #8
  400460:	601a      	str	r2, [r3, #0]
  400462:	687b      	ldr	r3, [r7, #4]
  400464:	2220      	movs	r2, #32
  400466:	601a      	str	r2, [r3, #0]
  400468:	687b      	ldr	r3, [r7, #4]
  40046a:	2204      	movs	r2, #4
  40046c:	601a      	str	r2, [r3, #0]
  40046e:	bf00      	nop
  400470:	370c      	adds	r7, #12
  400472:	46bd      	mov	sp, r7
  400474:	bc80      	pop	{r7}
  400476:	4770      	bx	lr

00400478 <twi_master_init>:
  400478:	b580      	push	{r7, lr}
  40047a:	b084      	sub	sp, #16
  40047c:	af00      	add	r7, sp, #0
  40047e:	6078      	str	r0, [r7, #4]
  400480:	6039      	str	r1, [r7, #0]
  400482:	2300      	movs	r3, #0
  400484:	60fb      	str	r3, [r7, #12]
  400486:	687b      	ldr	r3, [r7, #4]
  400488:	f04f 32ff 	mov.w	r2, #4294967295
  40048c:	629a      	str	r2, [r3, #40]	; 0x28
  40048e:	687b      	ldr	r3, [r7, #4]
  400490:	6a1b      	ldr	r3, [r3, #32]
  400492:	6878      	ldr	r0, [r7, #4]
  400494:	4b0e      	ldr	r3, [pc, #56]	; (4004d0 <twi_master_init+0x58>)
  400496:	4798      	blx	r3
  400498:	6878      	ldr	r0, [r7, #4]
  40049a:	4b0e      	ldr	r3, [pc, #56]	; (4004d4 <twi_master_init+0x5c>)
  40049c:	4798      	blx	r3
  40049e:	683b      	ldr	r3, [r7, #0]
  4004a0:	6859      	ldr	r1, [r3, #4]
  4004a2:	683b      	ldr	r3, [r7, #0]
  4004a4:	681b      	ldr	r3, [r3, #0]
  4004a6:	461a      	mov	r2, r3
  4004a8:	6878      	ldr	r0, [r7, #4]
  4004aa:	4b0b      	ldr	r3, [pc, #44]	; (4004d8 <twi_master_init+0x60>)
  4004ac:	4798      	blx	r3
  4004ae:	4603      	mov	r3, r0
  4004b0:	2b01      	cmp	r3, #1
  4004b2:	d101      	bne.n	4004b8 <twi_master_init+0x40>
  4004b4:	2301      	movs	r3, #1
  4004b6:	60fb      	str	r3, [r7, #12]
  4004b8:	683b      	ldr	r3, [r7, #0]
  4004ba:	7a5b      	ldrb	r3, [r3, #9]
  4004bc:	2b01      	cmp	r3, #1
  4004be:	d102      	bne.n	4004c6 <twi_master_init+0x4e>
  4004c0:	687b      	ldr	r3, [r7, #4]
  4004c2:	2240      	movs	r2, #64	; 0x40
  4004c4:	601a      	str	r2, [r3, #0]
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	4618      	mov	r0, r3
  4004ca:	3710      	adds	r7, #16
  4004cc:	46bd      	mov	sp, r7
  4004ce:	bd80      	pop	{r7, pc}
  4004d0:	00400815 	.word	0x00400815
  4004d4:	00400455 	.word	0x00400455
  4004d8:	004004dd 	.word	0x004004dd

004004dc <twi_set_speed>:
  4004dc:	b480      	push	{r7}
  4004de:	b089      	sub	sp, #36	; 0x24
  4004e0:	af00      	add	r7, sp, #0
  4004e2:	60f8      	str	r0, [r7, #12]
  4004e4:	60b9      	str	r1, [r7, #8]
  4004e6:	607a      	str	r2, [r7, #4]
  4004e8:	2300      	movs	r3, #0
  4004ea:	61fb      	str	r3, [r7, #28]
  4004ec:	68bb      	ldr	r3, [r7, #8]
  4004ee:	4a34      	ldr	r2, [pc, #208]	; (4005c0 <twi_set_speed+0xe4>)
  4004f0:	4293      	cmp	r3, r2
  4004f2:	d901      	bls.n	4004f8 <twi_set_speed+0x1c>
  4004f4:	2301      	movs	r3, #1
  4004f6:	e05d      	b.n	4005b4 <twi_set_speed+0xd8>
  4004f8:	68bb      	ldr	r3, [r7, #8]
  4004fa:	4a32      	ldr	r2, [pc, #200]	; (4005c4 <twi_set_speed+0xe8>)
  4004fc:	4293      	cmp	r3, r2
  4004fe:	d937      	bls.n	400570 <twi_set_speed+0x94>
  400500:	687b      	ldr	r3, [r7, #4]
  400502:	4a31      	ldr	r2, [pc, #196]	; (4005c8 <twi_set_speed+0xec>)
  400504:	fba2 2303 	umull	r2, r3, r2, r3
  400508:	0b9b      	lsrs	r3, r3, #14
  40050a:	3b04      	subs	r3, #4
  40050c:	617b      	str	r3, [r7, #20]
  40050e:	68ba      	ldr	r2, [r7, #8]
  400510:	4b2e      	ldr	r3, [pc, #184]	; (4005cc <twi_set_speed+0xf0>)
  400512:	4413      	add	r3, r2
  400514:	009b      	lsls	r3, r3, #2
  400516:	687a      	ldr	r2, [r7, #4]
  400518:	fbb2 f3f3 	udiv	r3, r2, r3
  40051c:	3b04      	subs	r3, #4
  40051e:	613b      	str	r3, [r7, #16]
  400520:	e005      	b.n	40052e <twi_set_speed+0x52>
  400522:	69fb      	ldr	r3, [r7, #28]
  400524:	3301      	adds	r3, #1
  400526:	61fb      	str	r3, [r7, #28]
  400528:	697b      	ldr	r3, [r7, #20]
  40052a:	085b      	lsrs	r3, r3, #1
  40052c:	617b      	str	r3, [r7, #20]
  40052e:	697b      	ldr	r3, [r7, #20]
  400530:	2bff      	cmp	r3, #255	; 0xff
  400532:	d909      	bls.n	400548 <twi_set_speed+0x6c>
  400534:	69fb      	ldr	r3, [r7, #28]
  400536:	2b06      	cmp	r3, #6
  400538:	d9f3      	bls.n	400522 <twi_set_speed+0x46>
  40053a:	e005      	b.n	400548 <twi_set_speed+0x6c>
  40053c:	69fb      	ldr	r3, [r7, #28]
  40053e:	3301      	adds	r3, #1
  400540:	61fb      	str	r3, [r7, #28]
  400542:	693b      	ldr	r3, [r7, #16]
  400544:	085b      	lsrs	r3, r3, #1
  400546:	613b      	str	r3, [r7, #16]
  400548:	693b      	ldr	r3, [r7, #16]
  40054a:	2bff      	cmp	r3, #255	; 0xff
  40054c:	d902      	bls.n	400554 <twi_set_speed+0x78>
  40054e:	69fb      	ldr	r3, [r7, #28]
  400550:	2b06      	cmp	r3, #6
  400552:	d9f3      	bls.n	40053c <twi_set_speed+0x60>
  400554:	697b      	ldr	r3, [r7, #20]
  400556:	b2da      	uxtb	r2, r3
  400558:	693b      	ldr	r3, [r7, #16]
  40055a:	021b      	lsls	r3, r3, #8
  40055c:	b29b      	uxth	r3, r3
  40055e:	431a      	orrs	r2, r3
  400560:	69fb      	ldr	r3, [r7, #28]
  400562:	041b      	lsls	r3, r3, #16
  400564:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  400568:	431a      	orrs	r2, r3
  40056a:	68fb      	ldr	r3, [r7, #12]
  40056c:	611a      	str	r2, [r3, #16]
  40056e:	e020      	b.n	4005b2 <twi_set_speed+0xd6>
  400570:	68bb      	ldr	r3, [r7, #8]
  400572:	005b      	lsls	r3, r3, #1
  400574:	687a      	ldr	r2, [r7, #4]
  400576:	fbb2 f3f3 	udiv	r3, r2, r3
  40057a:	3b04      	subs	r3, #4
  40057c:	61bb      	str	r3, [r7, #24]
  40057e:	e005      	b.n	40058c <twi_set_speed+0xb0>
  400580:	69fb      	ldr	r3, [r7, #28]
  400582:	3301      	adds	r3, #1
  400584:	61fb      	str	r3, [r7, #28]
  400586:	69bb      	ldr	r3, [r7, #24]
  400588:	085b      	lsrs	r3, r3, #1
  40058a:	61bb      	str	r3, [r7, #24]
  40058c:	69bb      	ldr	r3, [r7, #24]
  40058e:	2bff      	cmp	r3, #255	; 0xff
  400590:	d902      	bls.n	400598 <twi_set_speed+0xbc>
  400592:	69fb      	ldr	r3, [r7, #28]
  400594:	2b06      	cmp	r3, #6
  400596:	d9f3      	bls.n	400580 <twi_set_speed+0xa4>
  400598:	69bb      	ldr	r3, [r7, #24]
  40059a:	b2da      	uxtb	r2, r3
  40059c:	69bb      	ldr	r3, [r7, #24]
  40059e:	021b      	lsls	r3, r3, #8
  4005a0:	b29b      	uxth	r3, r3
  4005a2:	431a      	orrs	r2, r3
  4005a4:	69fb      	ldr	r3, [r7, #28]
  4005a6:	041b      	lsls	r3, r3, #16
  4005a8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4005ac:	431a      	orrs	r2, r3
  4005ae:	68fb      	ldr	r3, [r7, #12]
  4005b0:	611a      	str	r2, [r3, #16]
  4005b2:	2300      	movs	r3, #0
  4005b4:	4618      	mov	r0, r3
  4005b6:	3724      	adds	r7, #36	; 0x24
  4005b8:	46bd      	mov	sp, r7
  4005ba:	bc80      	pop	{r7}
  4005bc:	4770      	bx	lr
  4005be:	bf00      	nop
  4005c0:	00061a80 	.word	0x00061a80
  4005c4:	0005dc00 	.word	0x0005dc00
  4005c8:	057619f1 	.word	0x057619f1
  4005cc:	3ffd1200 	.word	0x3ffd1200

004005d0 <twi_mk_addr>:
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	6078      	str	r0, [r7, #4]
  4005d8:	6039      	str	r1, [r7, #0]
  4005da:	683b      	ldr	r3, [r7, #0]
  4005dc:	2b00      	cmp	r3, #0
  4005de:	d101      	bne.n	4005e4 <twi_mk_addr+0x14>
  4005e0:	2300      	movs	r3, #0
  4005e2:	e01d      	b.n	400620 <twi_mk_addr+0x50>
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	781b      	ldrb	r3, [r3, #0]
  4005e8:	60fb      	str	r3, [r7, #12]
  4005ea:	683b      	ldr	r3, [r7, #0]
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	dd09      	ble.n	400604 <twi_mk_addr+0x34>
  4005f0:	68fb      	ldr	r3, [r7, #12]
  4005f2:	021b      	lsls	r3, r3, #8
  4005f4:	60fb      	str	r3, [r7, #12]
  4005f6:	687b      	ldr	r3, [r7, #4]
  4005f8:	3301      	adds	r3, #1
  4005fa:	781b      	ldrb	r3, [r3, #0]
  4005fc:	461a      	mov	r2, r3
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	4313      	orrs	r3, r2
  400602:	60fb      	str	r3, [r7, #12]
  400604:	683b      	ldr	r3, [r7, #0]
  400606:	2b02      	cmp	r3, #2
  400608:	dd09      	ble.n	40061e <twi_mk_addr+0x4e>
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	021b      	lsls	r3, r3, #8
  40060e:	60fb      	str	r3, [r7, #12]
  400610:	687b      	ldr	r3, [r7, #4]
  400612:	3302      	adds	r3, #2
  400614:	781b      	ldrb	r3, [r3, #0]
  400616:	461a      	mov	r2, r3
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	4313      	orrs	r3, r2
  40061c:	60fb      	str	r3, [r7, #12]
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	4618      	mov	r0, r3
  400622:	3714      	adds	r7, #20
  400624:	46bd      	mov	sp, r7
  400626:	bc80      	pop	{r7}
  400628:	4770      	bx	lr
  40062a:	bf00      	nop

0040062c <twi_master_read>:
  40062c:	b580      	push	{r7, lr}
  40062e:	b088      	sub	sp, #32
  400630:	af00      	add	r7, sp, #0
  400632:	6078      	str	r0, [r7, #4]
  400634:	6039      	str	r1, [r7, #0]
  400636:	683b      	ldr	r3, [r7, #0]
  400638:	68db      	ldr	r3, [r3, #12]
  40063a:	61fb      	str	r3, [r7, #28]
  40063c:	683b      	ldr	r3, [r7, #0]
  40063e:	689b      	ldr	r3, [r3, #8]
  400640:	61bb      	str	r3, [r7, #24]
  400642:	2300      	movs	r3, #0
  400644:	75fb      	strb	r3, [r7, #23]
  400646:	f643 2398 	movw	r3, #15000	; 0x3a98
  40064a:	613b      	str	r3, [r7, #16]
  40064c:	69fb      	ldr	r3, [r7, #28]
  40064e:	2b00      	cmp	r3, #0
  400650:	d101      	bne.n	400656 <twi_master_read+0x2a>
  400652:	2301      	movs	r3, #1
  400654:	e069      	b.n	40072a <twi_master_read+0xfe>
  400656:	687b      	ldr	r3, [r7, #4]
  400658:	2200      	movs	r2, #0
  40065a:	605a      	str	r2, [r3, #4]
  40065c:	683b      	ldr	r3, [r7, #0]
  40065e:	7c1b      	ldrb	r3, [r3, #16]
  400660:	041b      	lsls	r3, r3, #16
  400662:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
  400666:	683b      	ldr	r3, [r7, #0]
  400668:	685b      	ldr	r3, [r3, #4]
  40066a:	021b      	lsls	r3, r3, #8
  40066c:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400670:	4313      	orrs	r3, r2
  400672:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  400676:	687b      	ldr	r3, [r7, #4]
  400678:	605a      	str	r2, [r3, #4]
  40067a:	687b      	ldr	r3, [r7, #4]
  40067c:	2200      	movs	r2, #0
  40067e:	60da      	str	r2, [r3, #12]
  400680:	683a      	ldr	r2, [r7, #0]
  400682:	683b      	ldr	r3, [r7, #0]
  400684:	685b      	ldr	r3, [r3, #4]
  400686:	4619      	mov	r1, r3
  400688:	4610      	mov	r0, r2
  40068a:	4b2a      	ldr	r3, [pc, #168]	; (400734 <twi_master_read+0x108>)
  40068c:	4798      	blx	r3
  40068e:	4602      	mov	r2, r0
  400690:	687b      	ldr	r3, [r7, #4]
  400692:	60da      	str	r2, [r3, #12]
  400694:	69fb      	ldr	r3, [r7, #28]
  400696:	2b01      	cmp	r3, #1
  400698:	d105      	bne.n	4006a6 <twi_master_read+0x7a>
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	2203      	movs	r2, #3
  40069e:	601a      	str	r2, [r3, #0]
  4006a0:	2301      	movs	r3, #1
  4006a2:	75fb      	strb	r3, [r7, #23]
  4006a4:	e034      	b.n	400710 <twi_master_read+0xe4>
  4006a6:	687b      	ldr	r3, [r7, #4]
  4006a8:	2201      	movs	r2, #1
  4006aa:	601a      	str	r2, [r3, #0]
  4006ac:	2300      	movs	r3, #0
  4006ae:	75fb      	strb	r3, [r7, #23]
  4006b0:	e02e      	b.n	400710 <twi_master_read+0xe4>
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	6a1b      	ldr	r3, [r3, #32]
  4006b6:	60fb      	str	r3, [r7, #12]
  4006b8:	68fb      	ldr	r3, [r7, #12]
  4006ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4006be:	2b00      	cmp	r3, #0
  4006c0:	d001      	beq.n	4006c6 <twi_master_read+0x9a>
  4006c2:	2305      	movs	r3, #5
  4006c4:	e031      	b.n	40072a <twi_master_read+0xfe>
  4006c6:	693b      	ldr	r3, [r7, #16]
  4006c8:	1e5a      	subs	r2, r3, #1
  4006ca:	613a      	str	r2, [r7, #16]
  4006cc:	2b00      	cmp	r3, #0
  4006ce:	d101      	bne.n	4006d4 <twi_master_read+0xa8>
  4006d0:	2309      	movs	r3, #9
  4006d2:	e02a      	b.n	40072a <twi_master_read+0xfe>
  4006d4:	69fb      	ldr	r3, [r7, #28]
  4006d6:	2b01      	cmp	r3, #1
  4006d8:	d107      	bne.n	4006ea <twi_master_read+0xbe>
  4006da:	7dfb      	ldrb	r3, [r7, #23]
  4006dc:	2b00      	cmp	r3, #0
  4006de:	d104      	bne.n	4006ea <twi_master_read+0xbe>
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	2202      	movs	r2, #2
  4006e4:	601a      	str	r2, [r3, #0]
  4006e6:	2301      	movs	r3, #1
  4006e8:	75fb      	strb	r3, [r7, #23]
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	f003 0302 	and.w	r3, r3, #2
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d100      	bne.n	4006f6 <twi_master_read+0xca>
  4006f4:	e00c      	b.n	400710 <twi_master_read+0xe4>
  4006f6:	69bb      	ldr	r3, [r7, #24]
  4006f8:	1c5a      	adds	r2, r3, #1
  4006fa:	61ba      	str	r2, [r7, #24]
  4006fc:	687a      	ldr	r2, [r7, #4]
  4006fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
  400700:	b2d2      	uxtb	r2, r2
  400702:	701a      	strb	r2, [r3, #0]
  400704:	69fb      	ldr	r3, [r7, #28]
  400706:	3b01      	subs	r3, #1
  400708:	61fb      	str	r3, [r7, #28]
  40070a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40070e:	613b      	str	r3, [r7, #16]
  400710:	69fb      	ldr	r3, [r7, #28]
  400712:	2b00      	cmp	r3, #0
  400714:	d1cd      	bne.n	4006b2 <twi_master_read+0x86>
  400716:	bf00      	nop
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	6a1b      	ldr	r3, [r3, #32]
  40071c:	f003 0301 	and.w	r3, r3, #1
  400720:	2b00      	cmp	r3, #0
  400722:	d0f9      	beq.n	400718 <twi_master_read+0xec>
  400724:	687b      	ldr	r3, [r7, #4]
  400726:	6a1b      	ldr	r3, [r3, #32]
  400728:	2300      	movs	r3, #0
  40072a:	4618      	mov	r0, r3
  40072c:	3720      	adds	r7, #32
  40072e:	46bd      	mov	sp, r7
  400730:	bd80      	pop	{r7, pc}
  400732:	bf00      	nop
  400734:	004005d1 	.word	0x004005d1

00400738 <twi_master_write>:
  400738:	b580      	push	{r7, lr}
  40073a:	b086      	sub	sp, #24
  40073c:	af00      	add	r7, sp, #0
  40073e:	6078      	str	r0, [r7, #4]
  400740:	6039      	str	r1, [r7, #0]
  400742:	683b      	ldr	r3, [r7, #0]
  400744:	68db      	ldr	r3, [r3, #12]
  400746:	617b      	str	r3, [r7, #20]
  400748:	683b      	ldr	r3, [r7, #0]
  40074a:	689b      	ldr	r3, [r3, #8]
  40074c:	613b      	str	r3, [r7, #16]
  40074e:	697b      	ldr	r3, [r7, #20]
  400750:	2b00      	cmp	r3, #0
  400752:	d101      	bne.n	400758 <twi_master_write+0x20>
  400754:	2301      	movs	r3, #1
  400756:	e056      	b.n	400806 <twi_master_write+0xce>
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	2200      	movs	r2, #0
  40075c:	605a      	str	r2, [r3, #4]
  40075e:	683b      	ldr	r3, [r7, #0]
  400760:	7c1b      	ldrb	r3, [r3, #16]
  400762:	041b      	lsls	r3, r3, #16
  400764:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
  400768:	683b      	ldr	r3, [r7, #0]
  40076a:	685b      	ldr	r3, [r3, #4]
  40076c:	021b      	lsls	r3, r3, #8
  40076e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400772:	431a      	orrs	r2, r3
  400774:	687b      	ldr	r3, [r7, #4]
  400776:	605a      	str	r2, [r3, #4]
  400778:	687b      	ldr	r3, [r7, #4]
  40077a:	2200      	movs	r2, #0
  40077c:	60da      	str	r2, [r3, #12]
  40077e:	683a      	ldr	r2, [r7, #0]
  400780:	683b      	ldr	r3, [r7, #0]
  400782:	685b      	ldr	r3, [r3, #4]
  400784:	4619      	mov	r1, r3
  400786:	4610      	mov	r0, r2
  400788:	4b21      	ldr	r3, [pc, #132]	; (400810 <twi_master_write+0xd8>)
  40078a:	4798      	blx	r3
  40078c:	4602      	mov	r2, r0
  40078e:	687b      	ldr	r3, [r7, #4]
  400790:	60da      	str	r2, [r3, #12]
  400792:	e019      	b.n	4007c8 <twi_master_write+0x90>
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	6a1b      	ldr	r3, [r3, #32]
  400798:	60fb      	str	r3, [r7, #12]
  40079a:	68fb      	ldr	r3, [r7, #12]
  40079c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4007a0:	2b00      	cmp	r3, #0
  4007a2:	d001      	beq.n	4007a8 <twi_master_write+0x70>
  4007a4:	2305      	movs	r3, #5
  4007a6:	e02e      	b.n	400806 <twi_master_write+0xce>
  4007a8:	68fb      	ldr	r3, [r7, #12]
  4007aa:	f003 0304 	and.w	r3, r3, #4
  4007ae:	2b00      	cmp	r3, #0
  4007b0:	d100      	bne.n	4007b4 <twi_master_write+0x7c>
  4007b2:	e009      	b.n	4007c8 <twi_master_write+0x90>
  4007b4:	693b      	ldr	r3, [r7, #16]
  4007b6:	1c5a      	adds	r2, r3, #1
  4007b8:	613a      	str	r2, [r7, #16]
  4007ba:	781b      	ldrb	r3, [r3, #0]
  4007bc:	461a      	mov	r2, r3
  4007be:	687b      	ldr	r3, [r7, #4]
  4007c0:	635a      	str	r2, [r3, #52]	; 0x34
  4007c2:	697b      	ldr	r3, [r7, #20]
  4007c4:	3b01      	subs	r3, #1
  4007c6:	617b      	str	r3, [r7, #20]
  4007c8:	697b      	ldr	r3, [r7, #20]
  4007ca:	2b00      	cmp	r3, #0
  4007cc:	d1e2      	bne.n	400794 <twi_master_write+0x5c>
  4007ce:	687b      	ldr	r3, [r7, #4]
  4007d0:	6a1b      	ldr	r3, [r3, #32]
  4007d2:	60fb      	str	r3, [r7, #12]
  4007d4:	68fb      	ldr	r3, [r7, #12]
  4007d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4007da:	2b00      	cmp	r3, #0
  4007dc:	d001      	beq.n	4007e2 <twi_master_write+0xaa>
  4007de:	2305      	movs	r3, #5
  4007e0:	e011      	b.n	400806 <twi_master_write+0xce>
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	f003 0304 	and.w	r3, r3, #4
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d100      	bne.n	4007ee <twi_master_write+0xb6>
  4007ec:	e7ef      	b.n	4007ce <twi_master_write+0x96>
  4007ee:	bf00      	nop
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	2202      	movs	r2, #2
  4007f4:	601a      	str	r2, [r3, #0]
  4007f6:	bf00      	nop
  4007f8:	687b      	ldr	r3, [r7, #4]
  4007fa:	6a1b      	ldr	r3, [r3, #32]
  4007fc:	f003 0301 	and.w	r3, r3, #1
  400800:	2b00      	cmp	r3, #0
  400802:	d0f9      	beq.n	4007f8 <twi_master_write+0xc0>
  400804:	2300      	movs	r3, #0
  400806:	4618      	mov	r0, r3
  400808:	3718      	adds	r7, #24
  40080a:	46bd      	mov	sp, r7
  40080c:	bd80      	pop	{r7, pc}
  40080e:	bf00      	nop
  400810:	004005d1 	.word	0x004005d1

00400814 <twi_reset>:
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	687b      	ldr	r3, [r7, #4]
  40081e:	2280      	movs	r2, #128	; 0x80
  400820:	601a      	str	r2, [r3, #0]
  400822:	687b      	ldr	r3, [r7, #4]
  400824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400826:	bf00      	nop
  400828:	370c      	adds	r7, #12
  40082a:	46bd      	mov	sp, r7
  40082c:	bc80      	pop	{r7}
  40082e:	4770      	bx	lr

00400830 <usart_set_async_baudrate>:
  400830:	b480      	push	{r7}
  400832:	b089      	sub	sp, #36	; 0x24
  400834:	af00      	add	r7, sp, #0
  400836:	60f8      	str	r0, [r7, #12]
  400838:	60b9      	str	r1, [r7, #8]
  40083a:	607a      	str	r2, [r7, #4]
  40083c:	68bb      	ldr	r3, [r7, #8]
  40083e:	011a      	lsls	r2, r3, #4
  400840:	687b      	ldr	r3, [r7, #4]
  400842:	429a      	cmp	r2, r3
  400844:	d802      	bhi.n	40084c <usart_set_async_baudrate+0x1c>
  400846:	2310      	movs	r3, #16
  400848:	61fb      	str	r3, [r7, #28]
  40084a:	e001      	b.n	400850 <usart_set_async_baudrate+0x20>
  40084c:	2308      	movs	r3, #8
  40084e:	61fb      	str	r3, [r7, #28]
  400850:	687b      	ldr	r3, [r7, #4]
  400852:	00da      	lsls	r2, r3, #3
  400854:	69fb      	ldr	r3, [r7, #28]
  400856:	68b9      	ldr	r1, [r7, #8]
  400858:	fb01 f303 	mul.w	r3, r1, r3
  40085c:	085b      	lsrs	r3, r3, #1
  40085e:	441a      	add	r2, r3
  400860:	69fb      	ldr	r3, [r7, #28]
  400862:	68b9      	ldr	r1, [r7, #8]
  400864:	fb01 f303 	mul.w	r3, r1, r3
  400868:	fbb2 f3f3 	udiv	r3, r2, r3
  40086c:	61bb      	str	r3, [r7, #24]
  40086e:	69bb      	ldr	r3, [r7, #24]
  400870:	08db      	lsrs	r3, r3, #3
  400872:	617b      	str	r3, [r7, #20]
  400874:	69bb      	ldr	r3, [r7, #24]
  400876:	f003 0307 	and.w	r3, r3, #7
  40087a:	613b      	str	r3, [r7, #16]
  40087c:	697b      	ldr	r3, [r7, #20]
  40087e:	2b00      	cmp	r3, #0
  400880:	d003      	beq.n	40088a <usart_set_async_baudrate+0x5a>
  400882:	697b      	ldr	r3, [r7, #20]
  400884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400888:	d301      	bcc.n	40088e <usart_set_async_baudrate+0x5e>
  40088a:	2301      	movs	r3, #1
  40088c:	e00f      	b.n	4008ae <usart_set_async_baudrate+0x7e>
  40088e:	69fb      	ldr	r3, [r7, #28]
  400890:	2b08      	cmp	r3, #8
  400892:	d105      	bne.n	4008a0 <usart_set_async_baudrate+0x70>
  400894:	68fb      	ldr	r3, [r7, #12]
  400896:	685b      	ldr	r3, [r3, #4]
  400898:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	605a      	str	r2, [r3, #4]
  4008a0:	693b      	ldr	r3, [r7, #16]
  4008a2:	041a      	lsls	r2, r3, #16
  4008a4:	697b      	ldr	r3, [r7, #20]
  4008a6:	431a      	orrs	r2, r3
  4008a8:	68fb      	ldr	r3, [r7, #12]
  4008aa:	621a      	str	r2, [r3, #32]
  4008ac:	2300      	movs	r3, #0
  4008ae:	4618      	mov	r0, r3
  4008b0:	3724      	adds	r7, #36	; 0x24
  4008b2:	46bd      	mov	sp, r7
  4008b4:	bc80      	pop	{r7}
  4008b6:	4770      	bx	lr

004008b8 <usart_reset>:
  4008b8:	b580      	push	{r7, lr}
  4008ba:	b082      	sub	sp, #8
  4008bc:	af00      	add	r7, sp, #0
  4008be:	6078      	str	r0, [r7, #4]
  4008c0:	6878      	ldr	r0, [r7, #4]
  4008c2:	4b0f      	ldr	r3, [pc, #60]	; (400900 <usart_reset+0x48>)
  4008c4:	4798      	blx	r3
  4008c6:	687b      	ldr	r3, [r7, #4]
  4008c8:	2200      	movs	r2, #0
  4008ca:	605a      	str	r2, [r3, #4]
  4008cc:	687b      	ldr	r3, [r7, #4]
  4008ce:	2200      	movs	r2, #0
  4008d0:	625a      	str	r2, [r3, #36]	; 0x24
  4008d2:	687b      	ldr	r3, [r7, #4]
  4008d4:	2200      	movs	r2, #0
  4008d6:	629a      	str	r2, [r3, #40]	; 0x28
  4008d8:	6878      	ldr	r0, [r7, #4]
  4008da:	4b0a      	ldr	r3, [pc, #40]	; (400904 <usart_reset+0x4c>)
  4008dc:	4798      	blx	r3
  4008de:	6878      	ldr	r0, [r7, #4]
  4008e0:	4b09      	ldr	r3, [pc, #36]	; (400908 <usart_reset+0x50>)
  4008e2:	4798      	blx	r3
  4008e4:	6878      	ldr	r0, [r7, #4]
  4008e6:	4b09      	ldr	r3, [pc, #36]	; (40090c <usart_reset+0x54>)
  4008e8:	4798      	blx	r3
  4008ea:	6878      	ldr	r0, [r7, #4]
  4008ec:	4b08      	ldr	r3, [pc, #32]	; (400910 <usart_reset+0x58>)
  4008ee:	4798      	blx	r3
  4008f0:	6878      	ldr	r0, [r7, #4]
  4008f2:	4b08      	ldr	r3, [pc, #32]	; (400914 <usart_reset+0x5c>)
  4008f4:	4798      	blx	r3
  4008f6:	bf00      	nop
  4008f8:	3708      	adds	r7, #8
  4008fa:	46bd      	mov	sp, r7
  4008fc:	bd80      	pop	{r7, pc}
  4008fe:	bf00      	nop
  400900:	00400b75 	.word	0x00400b75
  400904:	004009f5 	.word	0x004009f5
  400908:	00400a25 	.word	0x00400a25
  40090c:	00400a8d 	.word	0x00400a8d
  400910:	00400ac5 	.word	0x00400ac5
  400914:	00400aa9 	.word	0x00400aa9

00400918 <usart_init_rs232>:
  400918:	b580      	push	{r7, lr}
  40091a:	b084      	sub	sp, #16
  40091c:	af00      	add	r7, sp, #0
  40091e:	60f8      	str	r0, [r7, #12]
  400920:	60b9      	str	r1, [r7, #8]
  400922:	607a      	str	r2, [r7, #4]
  400924:	68f8      	ldr	r0, [r7, #12]
  400926:	4b1a      	ldr	r3, [pc, #104]	; (400990 <usart_init_rs232+0x78>)
  400928:	4798      	blx	r3
  40092a:	4b1a      	ldr	r3, [pc, #104]	; (400994 <usart_init_rs232+0x7c>)
  40092c:	2200      	movs	r2, #0
  40092e:	601a      	str	r2, [r3, #0]
  400930:	68bb      	ldr	r3, [r7, #8]
  400932:	2b00      	cmp	r3, #0
  400934:	d009      	beq.n	40094a <usart_init_rs232+0x32>
  400936:	68bb      	ldr	r3, [r7, #8]
  400938:	681b      	ldr	r3, [r3, #0]
  40093a:	687a      	ldr	r2, [r7, #4]
  40093c:	4619      	mov	r1, r3
  40093e:	68f8      	ldr	r0, [r7, #12]
  400940:	4b15      	ldr	r3, [pc, #84]	; (400998 <usart_init_rs232+0x80>)
  400942:	4798      	blx	r3
  400944:	4603      	mov	r3, r0
  400946:	2b00      	cmp	r3, #0
  400948:	d001      	beq.n	40094e <usart_init_rs232+0x36>
  40094a:	2301      	movs	r3, #1
  40094c:	e01b      	b.n	400986 <usart_init_rs232+0x6e>
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	685a      	ldr	r2, [r3, #4]
  400952:	68bb      	ldr	r3, [r7, #8]
  400954:	689b      	ldr	r3, [r3, #8]
  400956:	431a      	orrs	r2, r3
  400958:	68bb      	ldr	r3, [r7, #8]
  40095a:	691b      	ldr	r3, [r3, #16]
  40095c:	431a      	orrs	r2, r3
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	68db      	ldr	r3, [r3, #12]
  400962:	431a      	orrs	r2, r3
  400964:	4b0b      	ldr	r3, [pc, #44]	; (400994 <usart_init_rs232+0x7c>)
  400966:	681b      	ldr	r3, [r3, #0]
  400968:	4313      	orrs	r3, r2
  40096a:	4a0a      	ldr	r2, [pc, #40]	; (400994 <usart_init_rs232+0x7c>)
  40096c:	6013      	str	r3, [r2, #0]
  40096e:	4b09      	ldr	r3, [pc, #36]	; (400994 <usart_init_rs232+0x7c>)
  400970:	681b      	ldr	r3, [r3, #0]
  400972:	4a08      	ldr	r2, [pc, #32]	; (400994 <usart_init_rs232+0x7c>)
  400974:	6013      	str	r3, [r2, #0]
  400976:	68fb      	ldr	r3, [r7, #12]
  400978:	685a      	ldr	r2, [r3, #4]
  40097a:	4b06      	ldr	r3, [pc, #24]	; (400994 <usart_init_rs232+0x7c>)
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	431a      	orrs	r2, r3
  400980:	68fb      	ldr	r3, [r7, #12]
  400982:	605a      	str	r2, [r3, #4]
  400984:	2300      	movs	r3, #0
  400986:	4618      	mov	r0, r3
  400988:	3710      	adds	r7, #16
  40098a:	46bd      	mov	sp, r7
  40098c:	bd80      	pop	{r7, pc}
  40098e:	bf00      	nop
  400990:	004008b9 	.word	0x004008b9
  400994:	20000918 	.word	0x20000918
  400998:	00400831 	.word	0x00400831

0040099c <usart_init_hw_handshaking>:
  40099c:	b580      	push	{r7, lr}
  40099e:	b084      	sub	sp, #16
  4009a0:	af00      	add	r7, sp, #0
  4009a2:	60f8      	str	r0, [r7, #12]
  4009a4:	60b9      	str	r1, [r7, #8]
  4009a6:	607a      	str	r2, [r7, #4]
  4009a8:	687a      	ldr	r2, [r7, #4]
  4009aa:	68b9      	ldr	r1, [r7, #8]
  4009ac:	68f8      	ldr	r0, [r7, #12]
  4009ae:	4b0a      	ldr	r3, [pc, #40]	; (4009d8 <usart_init_hw_handshaking+0x3c>)
  4009b0:	4798      	blx	r3
  4009b2:	4603      	mov	r3, r0
  4009b4:	2b00      	cmp	r3, #0
  4009b6:	d001      	beq.n	4009bc <usart_init_hw_handshaking+0x20>
  4009b8:	2301      	movs	r3, #1
  4009ba:	e008      	b.n	4009ce <usart_init_hw_handshaking+0x32>
  4009bc:	68fb      	ldr	r3, [r7, #12]
  4009be:	685b      	ldr	r3, [r3, #4]
  4009c0:	f023 030f 	bic.w	r3, r3, #15
  4009c4:	f043 0202 	orr.w	r2, r3, #2
  4009c8:	68fb      	ldr	r3, [r7, #12]
  4009ca:	605a      	str	r2, [r3, #4]
  4009cc:	2300      	movs	r3, #0
  4009ce:	4618      	mov	r0, r3
  4009d0:	3710      	adds	r7, #16
  4009d2:	46bd      	mov	sp, r7
  4009d4:	bd80      	pop	{r7, pc}
  4009d6:	bf00      	nop
  4009d8:	00400919 	.word	0x00400919

004009dc <usart_enable_tx>:
  4009dc:	b480      	push	{r7}
  4009de:	b083      	sub	sp, #12
  4009e0:	af00      	add	r7, sp, #0
  4009e2:	6078      	str	r0, [r7, #4]
  4009e4:	687b      	ldr	r3, [r7, #4]
  4009e6:	2240      	movs	r2, #64	; 0x40
  4009e8:	601a      	str	r2, [r3, #0]
  4009ea:	bf00      	nop
  4009ec:	370c      	adds	r7, #12
  4009ee:	46bd      	mov	sp, r7
  4009f0:	bc80      	pop	{r7}
  4009f2:	4770      	bx	lr

004009f4 <usart_reset_tx>:
  4009f4:	b480      	push	{r7}
  4009f6:	b083      	sub	sp, #12
  4009f8:	af00      	add	r7, sp, #0
  4009fa:	6078      	str	r0, [r7, #4]
  4009fc:	687b      	ldr	r3, [r7, #4]
  4009fe:	2288      	movs	r2, #136	; 0x88
  400a00:	601a      	str	r2, [r3, #0]
  400a02:	bf00      	nop
  400a04:	370c      	adds	r7, #12
  400a06:	46bd      	mov	sp, r7
  400a08:	bc80      	pop	{r7}
  400a0a:	4770      	bx	lr

00400a0c <usart_enable_rx>:
  400a0c:	b480      	push	{r7}
  400a0e:	b083      	sub	sp, #12
  400a10:	af00      	add	r7, sp, #0
  400a12:	6078      	str	r0, [r7, #4]
  400a14:	687b      	ldr	r3, [r7, #4]
  400a16:	2210      	movs	r2, #16
  400a18:	601a      	str	r2, [r3, #0]
  400a1a:	bf00      	nop
  400a1c:	370c      	adds	r7, #12
  400a1e:	46bd      	mov	sp, r7
  400a20:	bc80      	pop	{r7}
  400a22:	4770      	bx	lr

00400a24 <usart_reset_rx>:
  400a24:	b480      	push	{r7}
  400a26:	b083      	sub	sp, #12
  400a28:	af00      	add	r7, sp, #0
  400a2a:	6078      	str	r0, [r7, #4]
  400a2c:	687b      	ldr	r3, [r7, #4]
  400a2e:	2224      	movs	r2, #36	; 0x24
  400a30:	601a      	str	r2, [r3, #0]
  400a32:	bf00      	nop
  400a34:	370c      	adds	r7, #12
  400a36:	46bd      	mov	sp, r7
  400a38:	bc80      	pop	{r7}
  400a3a:	4770      	bx	lr

00400a3c <usart_enable_interrupt>:
  400a3c:	b480      	push	{r7}
  400a3e:	b083      	sub	sp, #12
  400a40:	af00      	add	r7, sp, #0
  400a42:	6078      	str	r0, [r7, #4]
  400a44:	6039      	str	r1, [r7, #0]
  400a46:	687b      	ldr	r3, [r7, #4]
  400a48:	683a      	ldr	r2, [r7, #0]
  400a4a:	609a      	str	r2, [r3, #8]
  400a4c:	bf00      	nop
  400a4e:	370c      	adds	r7, #12
  400a50:	46bd      	mov	sp, r7
  400a52:	bc80      	pop	{r7}
  400a54:	4770      	bx	lr
  400a56:	bf00      	nop

00400a58 <usart_disable_interrupt>:
  400a58:	b480      	push	{r7}
  400a5a:	b083      	sub	sp, #12
  400a5c:	af00      	add	r7, sp, #0
  400a5e:	6078      	str	r0, [r7, #4]
  400a60:	6039      	str	r1, [r7, #0]
  400a62:	687b      	ldr	r3, [r7, #4]
  400a64:	683a      	ldr	r2, [r7, #0]
  400a66:	60da      	str	r2, [r3, #12]
  400a68:	bf00      	nop
  400a6a:	370c      	adds	r7, #12
  400a6c:	46bd      	mov	sp, r7
  400a6e:	bc80      	pop	{r7}
  400a70:	4770      	bx	lr
  400a72:	bf00      	nop

00400a74 <usart_get_status>:
  400a74:	b480      	push	{r7}
  400a76:	b083      	sub	sp, #12
  400a78:	af00      	add	r7, sp, #0
  400a7a:	6078      	str	r0, [r7, #4]
  400a7c:	687b      	ldr	r3, [r7, #4]
  400a7e:	695b      	ldr	r3, [r3, #20]
  400a80:	4618      	mov	r0, r3
  400a82:	370c      	adds	r7, #12
  400a84:	46bd      	mov	sp, r7
  400a86:	bc80      	pop	{r7}
  400a88:	4770      	bx	lr
  400a8a:	bf00      	nop

00400a8c <usart_reset_status>:
  400a8c:	b480      	push	{r7}
  400a8e:	b083      	sub	sp, #12
  400a90:	af00      	add	r7, sp, #0
  400a92:	6078      	str	r0, [r7, #4]
  400a94:	687b      	ldr	r3, [r7, #4]
  400a96:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a9a:	601a      	str	r2, [r3, #0]
  400a9c:	bf00      	nop
  400a9e:	370c      	adds	r7, #12
  400aa0:	46bd      	mov	sp, r7
  400aa2:	bc80      	pop	{r7}
  400aa4:	4770      	bx	lr
  400aa6:	bf00      	nop

00400aa8 <usart_drive_DTR_pin_high>:
  400aa8:	b480      	push	{r7}
  400aaa:	b083      	sub	sp, #12
  400aac:	af00      	add	r7, sp, #0
  400aae:	6078      	str	r0, [r7, #4]
  400ab0:	687b      	ldr	r3, [r7, #4]
  400ab2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400ab6:	601a      	str	r2, [r3, #0]
  400ab8:	bf00      	nop
  400aba:	370c      	adds	r7, #12
  400abc:	46bd      	mov	sp, r7
  400abe:	bc80      	pop	{r7}
  400ac0:	4770      	bx	lr
  400ac2:	bf00      	nop

00400ac4 <usart_drive_RTS_pin_high>:
  400ac4:	b480      	push	{r7}
  400ac6:	b083      	sub	sp, #12
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
  400acc:	687b      	ldr	r3, [r7, #4]
  400ace:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400ad2:	601a      	str	r2, [r3, #0]
  400ad4:	bf00      	nop
  400ad6:	370c      	adds	r7, #12
  400ad8:	46bd      	mov	sp, r7
  400ada:	bc80      	pop	{r7}
  400adc:	4770      	bx	lr
  400ade:	bf00      	nop

00400ae0 <usart_putchar>:
  400ae0:	b480      	push	{r7}
  400ae2:	b083      	sub	sp, #12
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	6078      	str	r0, [r7, #4]
  400ae8:	6039      	str	r1, [r7, #0]
  400aea:	bf00      	nop
  400aec:	687b      	ldr	r3, [r7, #4]
  400aee:	695b      	ldr	r3, [r3, #20]
  400af0:	f003 0302 	and.w	r3, r3, #2
  400af4:	2b00      	cmp	r3, #0
  400af6:	d0f9      	beq.n	400aec <usart_putchar+0xc>
  400af8:	683b      	ldr	r3, [r7, #0]
  400afa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400afe:	687b      	ldr	r3, [r7, #4]
  400b00:	61da      	str	r2, [r3, #28]
  400b02:	2300      	movs	r3, #0
  400b04:	4618      	mov	r0, r3
  400b06:	370c      	adds	r7, #12
  400b08:	46bd      	mov	sp, r7
  400b0a:	bc80      	pop	{r7}
  400b0c:	4770      	bx	lr
  400b0e:	bf00      	nop

00400b10 <usart_write_line>:
  400b10:	b580      	push	{r7, lr}
  400b12:	b082      	sub	sp, #8
  400b14:	af00      	add	r7, sp, #0
  400b16:	6078      	str	r0, [r7, #4]
  400b18:	6039      	str	r1, [r7, #0]
  400b1a:	e007      	b.n	400b2c <usart_write_line+0x1c>
  400b1c:	683b      	ldr	r3, [r7, #0]
  400b1e:	1c5a      	adds	r2, r3, #1
  400b20:	603a      	str	r2, [r7, #0]
  400b22:	781b      	ldrb	r3, [r3, #0]
  400b24:	4619      	mov	r1, r3
  400b26:	6878      	ldr	r0, [r7, #4]
  400b28:	4b04      	ldr	r3, [pc, #16]	; (400b3c <usart_write_line+0x2c>)
  400b2a:	4798      	blx	r3
  400b2c:	683b      	ldr	r3, [r7, #0]
  400b2e:	781b      	ldrb	r3, [r3, #0]
  400b30:	2b00      	cmp	r3, #0
  400b32:	d1f3      	bne.n	400b1c <usart_write_line+0xc>
  400b34:	bf00      	nop
  400b36:	3708      	adds	r7, #8
  400b38:	46bd      	mov	sp, r7
  400b3a:	bd80      	pop	{r7, pc}
  400b3c:	00400ae1 	.word	0x00400ae1

00400b40 <usart_read>:
  400b40:	b480      	push	{r7}
  400b42:	b083      	sub	sp, #12
  400b44:	af00      	add	r7, sp, #0
  400b46:	6078      	str	r0, [r7, #4]
  400b48:	6039      	str	r1, [r7, #0]
  400b4a:	687b      	ldr	r3, [r7, #4]
  400b4c:	695b      	ldr	r3, [r3, #20]
  400b4e:	f003 0301 	and.w	r3, r3, #1
  400b52:	2b00      	cmp	r3, #0
  400b54:	d101      	bne.n	400b5a <usart_read+0x1a>
  400b56:	2301      	movs	r3, #1
  400b58:	e006      	b.n	400b68 <usart_read+0x28>
  400b5a:	687b      	ldr	r3, [r7, #4]
  400b5c:	699b      	ldr	r3, [r3, #24]
  400b5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400b62:	683b      	ldr	r3, [r7, #0]
  400b64:	601a      	str	r2, [r3, #0]
  400b66:	2300      	movs	r3, #0
  400b68:	4618      	mov	r0, r3
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	bc80      	pop	{r7}
  400b70:	4770      	bx	lr
  400b72:	bf00      	nop

00400b74 <usart_disable_writeprotect>:
  400b74:	b480      	push	{r7}
  400b76:	b083      	sub	sp, #12
  400b78:	af00      	add	r7, sp, #0
  400b7a:	6078      	str	r0, [r7, #4]
  400b7c:	687b      	ldr	r3, [r7, #4]
  400b7e:	4a04      	ldr	r2, [pc, #16]	; (400b90 <usart_disable_writeprotect+0x1c>)
  400b80:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  400b84:	bf00      	nop
  400b86:	370c      	adds	r7, #12
  400b88:	46bd      	mov	sp, r7
  400b8a:	bc80      	pop	{r7}
  400b8c:	4770      	bx	lr
  400b8e:	bf00      	nop
  400b90:	55534100 	.word	0x55534100

00400b94 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400b94:	b480      	push	{r7}
  400b96:	b083      	sub	sp, #12
  400b98:	af00      	add	r7, sp, #0
  400b9a:	4603      	mov	r3, r0
  400b9c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400b9e:	4908      	ldr	r1, [pc, #32]	; (400bc0 <NVIC_EnableIRQ+0x2c>)
  400ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ba4:	095b      	lsrs	r3, r3, #5
  400ba6:	79fa      	ldrb	r2, [r7, #7]
  400ba8:	f002 021f 	and.w	r2, r2, #31
  400bac:	2001      	movs	r0, #1
  400bae:	fa00 f202 	lsl.w	r2, r0, r2
  400bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400bb6:	bf00      	nop
  400bb8:	370c      	adds	r7, #12
  400bba:	46bd      	mov	sp, r7
  400bbc:	bc80      	pop	{r7}
  400bbe:	4770      	bx	lr
  400bc0:	e000e100 	.word	0xe000e100

00400bc4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  400bc4:	b480      	push	{r7}
  400bc6:	b083      	sub	sp, #12
  400bc8:	af00      	add	r7, sp, #0
  400bca:	4603      	mov	r3, r0
  400bcc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400bce:	4909      	ldr	r1, [pc, #36]	; (400bf4 <NVIC_DisableIRQ+0x30>)
  400bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bd4:	095b      	lsrs	r3, r3, #5
  400bd6:	79fa      	ldrb	r2, [r7, #7]
  400bd8:	f002 021f 	and.w	r2, r2, #31
  400bdc:	2001      	movs	r0, #1
  400bde:	fa00 f202 	lsl.w	r2, r0, r2
  400be2:	3320      	adds	r3, #32
  400be4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400be8:	bf00      	nop
  400bea:	370c      	adds	r7, #12
  400bec:	46bd      	mov	sp, r7
  400bee:	bc80      	pop	{r7}
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	e000e100 	.word	0xe000e100

00400bf8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400bf8:	b480      	push	{r7}
  400bfa:	b083      	sub	sp, #12
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	4603      	mov	r3, r0
  400c00:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c02:	4909      	ldr	r1, [pc, #36]	; (400c28 <NVIC_ClearPendingIRQ+0x30>)
  400c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c08:	095b      	lsrs	r3, r3, #5
  400c0a:	79fa      	ldrb	r2, [r7, #7]
  400c0c:	f002 021f 	and.w	r2, r2, #31
  400c10:	2001      	movs	r0, #1
  400c12:	fa00 f202 	lsl.w	r2, r0, r2
  400c16:	3360      	adds	r3, #96	; 0x60
  400c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400c1c:	bf00      	nop
  400c1e:	370c      	adds	r7, #12
  400c20:	46bd      	mov	sp, r7
  400c22:	bc80      	pop	{r7}
  400c24:	4770      	bx	lr
  400c26:	bf00      	nop
  400c28:	e000e100 	.word	0xe000e100

00400c2c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400c2c:	b480      	push	{r7}
  400c2e:	b083      	sub	sp, #12
  400c30:	af00      	add	r7, sp, #0
  400c32:	4603      	mov	r3, r0
  400c34:	6039      	str	r1, [r7, #0]
  400c36:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	da0b      	bge.n	400c58 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400c40:	490d      	ldr	r1, [pc, #52]	; (400c78 <NVIC_SetPriority+0x4c>)
  400c42:	79fb      	ldrb	r3, [r7, #7]
  400c44:	f003 030f 	and.w	r3, r3, #15
  400c48:	3b04      	subs	r3, #4
  400c4a:	683a      	ldr	r2, [r7, #0]
  400c4c:	b2d2      	uxtb	r2, r2
  400c4e:	0112      	lsls	r2, r2, #4
  400c50:	b2d2      	uxtb	r2, r2
  400c52:	440b      	add	r3, r1
  400c54:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  400c56:	e009      	b.n	400c6c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400c58:	4908      	ldr	r1, [pc, #32]	; (400c7c <NVIC_SetPriority+0x50>)
  400c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c5e:	683a      	ldr	r2, [r7, #0]
  400c60:	b2d2      	uxtb	r2, r2
  400c62:	0112      	lsls	r2, r2, #4
  400c64:	b2d2      	uxtb	r2, r2
  400c66:	440b      	add	r3, r1
  400c68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400c6c:	bf00      	nop
  400c6e:	370c      	adds	r7, #12
  400c70:	46bd      	mov	sp, r7
  400c72:	bc80      	pop	{r7}
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop
  400c78:	e000ed00 	.word	0xe000ed00
  400c7c:	e000e100 	.word	0xe000e100

00400c80 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400c80:	b480      	push	{r7}
  400c82:	b083      	sub	sp, #12
  400c84:	af00      	add	r7, sp, #0
  400c86:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c88:	687b      	ldr	r3, [r7, #4]
  400c8a:	2b07      	cmp	r3, #7
  400c8c:	d825      	bhi.n	400cda <osc_get_rate+0x5a>
  400c8e:	a201      	add	r2, pc, #4	; (adr r2, 400c94 <osc_get_rate+0x14>)
  400c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c94:	00400cb5 	.word	0x00400cb5
  400c98:	00400cbb 	.word	0x00400cbb
  400c9c:	00400cc1 	.word	0x00400cc1
  400ca0:	00400cc7 	.word	0x00400cc7
  400ca4:	00400ccb 	.word	0x00400ccb
  400ca8:	00400ccf 	.word	0x00400ccf
  400cac:	00400cd3 	.word	0x00400cd3
  400cb0:	00400cd7 	.word	0x00400cd7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400cb4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cb8:	e010      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cbe:	e00d      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400cc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cc4:	e00a      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400cc6:	4b08      	ldr	r3, [pc, #32]	; (400ce8 <osc_get_rate+0x68>)
  400cc8:	e008      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400cca:	4b08      	ldr	r3, [pc, #32]	; (400cec <osc_get_rate+0x6c>)
  400ccc:	e006      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400cce:	4b08      	ldr	r3, [pc, #32]	; (400cf0 <osc_get_rate+0x70>)
  400cd0:	e004      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400cd2:	4b07      	ldr	r3, [pc, #28]	; (400cf0 <osc_get_rate+0x70>)
  400cd4:	e002      	b.n	400cdc <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400cd6:	4b06      	ldr	r3, [pc, #24]	; (400cf0 <osc_get_rate+0x70>)
  400cd8:	e000      	b.n	400cdc <osc_get_rate+0x5c>
	}

	return 0;
  400cda:	2300      	movs	r3, #0
}
  400cdc:	4618      	mov	r0, r3
  400cde:	370c      	adds	r7, #12
  400ce0:	46bd      	mov	sp, r7
  400ce2:	bc80      	pop	{r7}
  400ce4:	4770      	bx	lr
  400ce6:	bf00      	nop
  400ce8:	003d0900 	.word	0x003d0900
  400cec:	007a1200 	.word	0x007a1200
  400cf0:	00b71b00 	.word	0x00b71b00

00400cf4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400cf4:	b580      	push	{r7, lr}
  400cf6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400cf8:	2006      	movs	r0, #6
  400cfa:	4b04      	ldr	r3, [pc, #16]	; (400d0c <sysclk_get_main_hz+0x18>)
  400cfc:	4798      	blx	r3
  400cfe:	4602      	mov	r2, r0
  400d00:	4613      	mov	r3, r2
  400d02:	009b      	lsls	r3, r3, #2
  400d04:	4413      	add	r3, r2
  400d06:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400d08:	4618      	mov	r0, r3
  400d0a:	bd80      	pop	{r7, pc}
  400d0c:	00400c81 	.word	0x00400c81

00400d10 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400d10:	b580      	push	{r7, lr}
  400d12:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400d14:	4b02      	ldr	r3, [pc, #8]	; (400d20 <sysclk_get_cpu_hz+0x10>)
  400d16:	4798      	blx	r3
  400d18:	4603      	mov	r3, r0
  400d1a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400d1c:	4618      	mov	r0, r3
  400d1e:	bd80      	pop	{r7, pc}
  400d20:	00400cf5 	.word	0x00400cf5

00400d24 <vsync_handler>:
/**
 * \brief Handler for vertical synchronisation using by the OV2640 image
 * sensor.
 */
void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  400d24:	b480      	push	{r7}
  400d26:	b083      	sub	sp, #12
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
  400d2c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	vsync_rising_edge_flag = true;
  400d2e:	4b04      	ldr	r3, [pc, #16]	; (400d40 <vsync_handler+0x1c>)
  400d30:	2201      	movs	r2, #1
  400d32:	601a      	str	r2, [r3, #0]
}
  400d34:	bf00      	nop
  400d36:	370c      	adds	r7, #12
  400d38:	46bd      	mov	sp, r7
  400d3a:	bc80      	pop	{r7}
  400d3c:	4770      	bx	lr
  400d3e:	bf00      	nop
  400d40:	20000920 	.word	0x20000920

00400d44 <init_vsync_interrupts>:

/**
 * \brief Intialize Vsync_Handler.
 */
void init_vsync_interrupts(void)
{
  400d44:	b590      	push	{r4, r7, lr}
  400d46:	b083      	sub	sp, #12
  400d48:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV_VSYNC_PIO, OV_VSYNC_ID, OV_VSYNC_MASK,
  400d4a:	4b08      	ldr	r3, [pc, #32]	; (400d6c <init_vsync_interrupts+0x28>)
  400d4c:	9300      	str	r3, [sp, #0]
  400d4e:	2301      	movs	r3, #1
  400d50:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d54:	210b      	movs	r1, #11
  400d56:	4806      	ldr	r0, [pc, #24]	; (400d70 <init_vsync_interrupts+0x2c>)
  400d58:	4c06      	ldr	r4, [pc, #24]	; (400d74 <init_vsync_interrupts+0x30>)
  400d5a:	47a0      	blx	r4
			OV_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type) OV_VSYNC_ID);
  400d5c:	200b      	movs	r0, #11
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <init_vsync_interrupts+0x34>)
  400d60:	4798      	blx	r3
}
  400d62:	bf00      	nop
  400d64:	3704      	adds	r7, #4
  400d66:	46bd      	mov	sp, r7
  400d68:	bd90      	pop	{r4, r7, pc}
  400d6a:	bf00      	nop
  400d6c:	00400d25 	.word	0x00400d25
  400d70:	400e0e00 	.word	0x400e0e00
  400d74:	00400385 	.word	0x00400385
  400d78:	00400b95 	.word	0x00400b95

00400d7c <configure_twi>:

/**
 * \brief Configures TWI.
 */
void configure_twi(void)
{
  400d7c:	b580      	push	{r7, lr}
  400d7e:	b084      	sub	sp, #16
  400d80:	af00      	add	r7, sp, #0
	twi_options_t opt;

	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  400d82:	2013      	movs	r0, #19
  400d84:	4b0e      	ldr	r3, [pc, #56]	; (400dc0 <configure_twi+0x44>)
  400d86:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  400d88:	4b0e      	ldr	r3, [pc, #56]	; (400dc4 <configure_twi+0x48>)
  400d8a:	4798      	blx	r3
  400d8c:	4603      	mov	r3, r0
  400d8e:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  400d90:	4b0d      	ldr	r3, [pc, #52]	; (400dc8 <configure_twi+0x4c>)
  400d92:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  400d94:	1d3b      	adds	r3, r7, #4
  400d96:	4619      	mov	r1, r3
  400d98:	480c      	ldr	r0, [pc, #48]	; (400dcc <configure_twi+0x50>)
  400d9a:	4b0d      	ldr	r3, [pc, #52]	; (400dd0 <configure_twi+0x54>)
  400d9c:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  400d9e:	2013      	movs	r0, #19
  400da0:	4b0c      	ldr	r3, [pc, #48]	; (400dd4 <configure_twi+0x58>)
  400da2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  400da4:	2013      	movs	r0, #19
  400da6:	4b0c      	ldr	r3, [pc, #48]	; (400dd8 <configure_twi+0x5c>)
  400da8:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  400daa:	2100      	movs	r1, #0
  400dac:	2013      	movs	r0, #19
  400dae:	4b0b      	ldr	r3, [pc, #44]	; (400ddc <configure_twi+0x60>)
  400db0:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  400db2:	2013      	movs	r0, #19
  400db4:	4b0a      	ldr	r3, [pc, #40]	; (400de0 <configure_twi+0x64>)
  400db6:	4798      	blx	r3
}
  400db8:	bf00      	nop
  400dba:	3710      	adds	r7, #16
  400dbc:	46bd      	mov	sp, r7
  400dbe:	bd80      	pop	{r7, pc}
  400dc0:	00402ac9 	.word	0x00402ac9
  400dc4:	00400d11 	.word	0x00400d11
  400dc8:	00061a80 	.word	0x00061a80
  400dcc:	40018000 	.word	0x40018000
  400dd0:	00400479 	.word	0x00400479
  400dd4:	00400bc5 	.word	0x00400bc5
  400dd8:	00400bf9 	.word	0x00400bf9
  400ddc:	00400c2d 	.word	0x00400c2d
  400de0:	00400b95 	.word	0x00400b95

00400de4 <pio_capture_init>:

/**
 * \brief Configuration and initialization of parallel capture.
 */
void pio_capture_init(Pio *p_pio, uint32_t ul_id){	
  400de4:	b580      	push	{r7, lr}
  400de6:	b082      	sub	sp, #8
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
  400dec:	6039      	str	r1, [r7, #0]
	/* Enable periphral clock */
	pmc_enable_periph_clk(ul_id);
  400dee:	6838      	ldr	r0, [r7, #0]
  400df0:	4b1a      	ldr	r3, [pc, #104]	; (400e5c <pio_capture_init+0x78>)
  400df2:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400dfa:	f023 0201 	bic.w	r2, r3, #1
  400dfe:	687b      	ldr	r3, [r7, #4]
  400e00:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  400e04:	687b      	ldr	r3, [r7, #4]
  400e06:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  400e0a:	f043 0208 	orr.w	r2, r3, #8
  400e0e:	687b      	ldr	r3, [r7, #4]
  400e10:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400e1a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  400e1e:	687b      	ldr	r3, [r7, #4]
  400e20:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400e2a:	f043 0220 	orr.w	r2, r3, #32
  400e2e:	687b      	ldr	r3, [r7, #4]
  400e30:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  400e34:	687b      	ldr	r3, [r7, #4]
  400e36:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400e3a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  400e3e:	687b      	ldr	r3, [r7, #4]
  400e40:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  400e44:	687b      	ldr	r3, [r7, #4]
  400e46:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400e4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  400e4e:	687b      	ldr	r3, [r7, #4]
  400e50:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
}
  400e54:	bf00      	nop
  400e56:	3708      	adds	r7, #8
  400e58:	46bd      	mov	sp, r7
  400e5a:	bd80      	pop	{r7, pc}
  400e5c:	00402ac9 	.word	0x00402ac9

00400e60 <init_camera>:

/**
 * \brief Initialize camera.
 */
void init_camera(void){	
  400e60:	b580      	push	{r7, lr}
  400e62:	af00      	add	r7, sp, #0
	pmc_enable_pllbck(7, 0x1, 1); /* PLLA work at 96 Mhz */
  400e64:	2201      	movs	r2, #1
  400e66:	2101      	movs	r1, #1
  400e68:	2007      	movs	r0, #7
  400e6a:	4b0d      	ldr	r3, [pc, #52]	; (400ea0 <init_camera+0x40>)
  400e6c:	4798      	blx	r3

	init_vsync_interrupts();
  400e6e:	4b0d      	ldr	r3, [pc, #52]	; (400ea4 <init_camera+0x44>)
  400e70:	4798      	blx	r3
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  400e72:	210b      	movs	r1, #11
  400e74:	480c      	ldr	r0, [pc, #48]	; (400ea8 <init_camera+0x48>)
  400e76:	4b0d      	ldr	r3, [pc, #52]	; (400eac <init_camera+0x4c>)
  400e78:	4798      	blx	r3
	
	/* Init PCK1 to work at 24 Mhz - 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  400e7a:	4b0d      	ldr	r3, [pc, #52]	; (400eb0 <init_camera+0x50>)
  400e7c:	2223      	movs	r2, #35	; 0x23
  400e7e:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  400e80:	4b0b      	ldr	r3, [pc, #44]	; (400eb0 <init_camera+0x50>)
  400e82:	f44f 7200 	mov.w	r2, #512	; 0x200
  400e86:	601a      	str	r2, [r3, #0]
	
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  400e88:	bf00      	nop
  400e8a:	4b09      	ldr	r3, [pc, #36]	; (400eb0 <init_camera+0x50>)
  400e8c:	689b      	ldr	r3, [r3, #8]
  400e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400e92:	2b00      	cmp	r3, #0
  400e94:	d0f9      	beq.n	400e8a <init_camera+0x2a>
	}

	configure_twi();
  400e96:	4b07      	ldr	r3, [pc, #28]	; (400eb4 <init_camera+0x54>)
  400e98:	4798      	blx	r3
}
  400e9a:	bf00      	nop
  400e9c:	bd80      	pop	{r7, pc}
  400e9e:	bf00      	nop
  400ea0:	00402a49 	.word	0x00402a49
  400ea4:	00400d45 	.word	0x00400d45
  400ea8:	400e0e00 	.word	0x400e0e00
  400eac:	00400de5 	.word	0x00400de5
  400eb0:	400e0400 	.word	0x400e0400
  400eb4:	00400d7d 	.word	0x00400d7d

00400eb8 <configure_camera>:

/**
 * \brief Configure camera.
 */	
void configure_camera(void)
{
  400eb8:	b580      	push	{r7, lr}
  400eba:	b086      	sub	sp, #24
  400ebc:	af00      	add	r7, sp, #0
	/* ov2640 Initialization */
	// First, make sure reg 0xFF=1
	const uint8_t cont_reg_val = 1;
  400ebe:	2301      	movs	r3, #1
  400ec0:	75fb      	strb	r3, [r7, #23]
	twi_packet_t init_packet = 
  400ec2:	463b      	mov	r3, r7
  400ec4:	2200      	movs	r2, #0
  400ec6:	601a      	str	r2, [r3, #0]
  400ec8:	605a      	str	r2, [r3, #4]
  400eca:	609a      	str	r2, [r3, #8]
  400ecc:	60da      	str	r2, [r3, #12]
  400ece:	611a      	str	r2, [r3, #16]
  400ed0:	23ff      	movs	r3, #255	; 0xff
  400ed2:	703b      	strb	r3, [r7, #0]
  400ed4:	2301      	movs	r3, #1
  400ed6:	607b      	str	r3, [r7, #4]
  400ed8:	f107 0317 	add.w	r3, r7, #23
  400edc:	60bb      	str	r3, [r7, #8]
  400ede:	2301      	movs	r3, #1
  400ee0:	60fb      	str	r3, [r7, #12]
  400ee2:	2330      	movs	r3, #48	; 0x30
  400ee4:	743b      	strb	r3, [r7, #16]
		.addr_length  = 1,                         // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,     // TWI slave bus address
		.buffer       = &cont_reg_val,             // transfer data destination buffer
		.length       = 1                          // transfer data size (bytes)
	};
	ov_write_reg(BOARD_TWI, &init_packet);
  400ee6:	463b      	mov	r3, r7
  400ee8:	4619      	mov	r1, r3
  400eea:	480f      	ldr	r0, [pc, #60]	; (400f28 <configure_camera+0x70>)
  400eec:	4b0f      	ldr	r3, [pc, #60]	; (400f2c <configure_camera+0x74>)
  400eee:	4798      	blx	r3
	
	while (ov_init(BOARD_TWI) == 1) {
  400ef0:	bf00      	nop
  400ef2:	480d      	ldr	r0, [pc, #52]	; (400f28 <configure_camera+0x70>)
  400ef4:	4b0e      	ldr	r3, [pc, #56]	; (400f30 <configure_camera+0x78>)
  400ef6:	4798      	blx	r3
  400ef8:	4603      	mov	r3, r0
  400efa:	2b01      	cmp	r3, #1
  400efc:	d0f9      	beq.n	400ef2 <configure_camera+0x3a>
	}

	/* ov2640 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  400efe:	2100      	movs	r1, #0
  400f00:	4809      	ldr	r0, [pc, #36]	; (400f28 <configure_camera+0x70>)
  400f02:	4b0c      	ldr	r3, [pc, #48]	; (400f34 <configure_camera+0x7c>)
  400f04:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  400f06:	2101      	movs	r1, #1
  400f08:	4807      	ldr	r0, [pc, #28]	; (400f28 <configure_camera+0x70>)
  400f0a:	4b0a      	ldr	r3, [pc, #40]	; (400f34 <configure_camera+0x7c>)
  400f0c:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  400f0e:	2102      	movs	r1, #2
  400f10:	4805      	ldr	r0, [pc, #20]	; (400f28 <configure_camera+0x70>)
  400f12:	4b08      	ldr	r3, [pc, #32]	; (400f34 <configure_camera+0x7c>)
  400f14:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480);
  400f16:	2104      	movs	r1, #4
  400f18:	4803      	ldr	r0, [pc, #12]	; (400f28 <configure_camera+0x70>)
  400f1a:	4b06      	ldr	r3, [pc, #24]	; (400f34 <configure_camera+0x7c>)
  400f1c:	4798      	blx	r3
}   
  400f1e:	bf00      	nop
  400f20:	3718      	adds	r7, #24
  400f22:	46bd      	mov	sp, r7
  400f24:	bd80      	pop	{r7, pc}
  400f26:	bf00      	nop
  400f28:	40018000 	.word	0x40018000
  400f2c:	00401319 	.word	0x00401319
  400f30:	00401411 	.word	0x00401411
  400f34:	0040149d 	.word	0x0040149d

00400f38 <pio_capture_to_buffer>:
 * \param p_pio PIO instance which will capture data from OV2640 iamge sensor.
 * \param p_uc_buf Buffer address where captured data must be stored.
 * \param ul_size Data frame size.
 */
uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size)
{
  400f38:	b480      	push	{r7}
  400f3a:	b085      	sub	sp, #20
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	60f8      	str	r0, [r7, #12]
  400f40:	60b9      	str	r1, [r7, #8]
  400f42:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  400f44:	68fb      	ldr	r3, [r7, #12]
  400f46:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  400f4a:	2b00      	cmp	r3, #0
  400f4c:	d112      	bne.n	400f74 <pio_capture_to_buffer+0x3c>
  400f4e:	68fb      	ldr	r3, [r7, #12]
  400f50:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  400f54:	2b00      	cmp	r3, #0
  400f56:	d10d      	bne.n	400f74 <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)image_dest_buffer_ptr;
  400f58:	4a11      	ldr	r2, [pc, #68]	; (400fa0 <pio_capture_to_buffer+0x68>)
  400f5a:	68fb      	ldr	r3, [r7, #12]
  400f5c:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  400f60:	68fb      	ldr	r3, [r7, #12]
  400f62:	687a      	ldr	r2, [r7, #4]
  400f64:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  400f68:	68fb      	ldr	r3, [r7, #12]
  400f6a:	2201      	movs	r2, #1
  400f6c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  400f70:	2301      	movs	r3, #1
  400f72:	e00f      	b.n	400f94 <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  400f74:	68fb      	ldr	r3, [r7, #12]
  400f76:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  400f7a:	2b00      	cmp	r3, #0
  400f7c:	d109      	bne.n	400f92 <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)image_dest_buffer_ptr;
  400f7e:	4a08      	ldr	r2, [pc, #32]	; (400fa0 <pio_capture_to_buffer+0x68>)
  400f80:	68fb      	ldr	r3, [r7, #12]
  400f82:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  400f86:	68fb      	ldr	r3, [r7, #12]
  400f88:	687a      	ldr	r2, [r7, #4]
  400f8a:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  400f8e:	2301      	movs	r3, #1
  400f90:	e000      	b.n	400f94 <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  400f92:	2300      	movs	r3, #0
	}
}
  400f94:	4618      	mov	r0, r3
  400f96:	3714      	adds	r7, #20
  400f98:	46bd      	mov	sp, r7
  400f9a:	bc80      	pop	{r7}
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	20000924 	.word	0x20000924

00400fa4 <start_capture>:

/**
 * \brief Start picture capture.
 */
void start_capture(void)
{
  400fa4:	b580      	push	{r7, lr}
  400fa6:	af00      	add	r7, sp, #0
	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV_VSYNC_PIO, OV_VSYNC_MASK);
  400fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400fac:	4812      	ldr	r0, [pc, #72]	; (400ff8 <start_capture+0x54>)
  400fae:	4b13      	ldr	r3, [pc, #76]	; (400ffc <start_capture+0x58>)
  400fb0:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait vsync_rising_edge_flag = 1 before start process*/
	while (!vsync_rising_edge_flag) {
  400fb2:	bf00      	nop
  400fb4:	4b12      	ldr	r3, [pc, #72]	; (401000 <start_capture+0x5c>)
  400fb6:	681b      	ldr	r3, [r3, #0]
  400fb8:	2b00      	cmp	r3, #0
  400fba:	d0fb      	beq.n	400fb4 <start_capture+0x10>
		// do nothing
	}
	
	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV_VSYNC_PIO, OV_VSYNC_MASK);
  400fbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400fc0:	480d      	ldr	r0, [pc, #52]	; (400ff8 <start_capture+0x54>)
  400fc2:	4b10      	ldr	r3, [pc, #64]	; (401004 <start_capture+0x60>)
  400fc4:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(OV_DATA_BUS_PIO);
  400fc6:	480c      	ldr	r0, [pc, #48]	; (400ff8 <start_capture+0x54>)
  400fc8:	4b0f      	ldr	r3, [pc, #60]	; (401008 <start_capture+0x64>)
  400fca:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	if(pio_capture_to_buffer(OV_DATA_BUS_PIO, image_dest_buffer_ptr, CAM_BUFFER_SIZE/4)){
  400fcc:	f246 12a8 	movw	r2, #25000	; 0x61a8
  400fd0:	490e      	ldr	r1, [pc, #56]	; (40100c <start_capture+0x68>)
  400fd2:	4809      	ldr	r0, [pc, #36]	; (400ff8 <start_capture+0x54>)
  400fd4:	4b0e      	ldr	r3, [pc, #56]	; (401010 <start_capture+0x6c>)
  400fd6:	4798      	blx	r3
	}else {
	}

	/* Wait end of capture*/
	while (!((OV_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  400fd8:	bf00      	nop
  400fda:	4b07      	ldr	r3, [pc, #28]	; (400ff8 <start_capture+0x54>)
  400fdc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  400fe0:	f003 0308 	and.w	r3, r3, #8
  400fe4:	2b00      	cmp	r3, #0
  400fe6:	d0f8      	beq.n	400fda <start_capture+0x36>
	//last_elements[1] = image_dest_buffer_ptr[CAM_BUFFER_SIZE-3];
	//last_elements[2] = image_dest_buffer_ptr[CAM_BUFFER_SIZE-2];
	//last_elements[3] = image_dest_buffer_ptr[CAM_BUFFER_SIZE-1];

	/* Disable pio capture*/
	pio_capture_disable(OV_DATA_BUS_PIO);
  400fe8:	4803      	ldr	r0, [pc, #12]	; (400ff8 <start_capture+0x54>)
  400fea:	4b0a      	ldr	r3, [pc, #40]	; (401014 <start_capture+0x70>)
  400fec:	4798      	blx	r3

	/* Reset vsync flag*/
	vsync_rising_edge_flag = false;
  400fee:	4b04      	ldr	r3, [pc, #16]	; (401000 <start_capture+0x5c>)
  400ff0:	2200      	movs	r2, #0
  400ff2:	601a      	str	r2, [r3, #0]
}
  400ff4:	bf00      	nop
  400ff6:	bd80      	pop	{r7, pc}
  400ff8:	400e0e00 	.word	0x400e0e00
  400ffc:	00402599 	.word	0x00402599
  401000:	20000920 	.word	0x20000920
  401004:	004025b5 	.word	0x004025b5
  401008:	004027d5 	.word	0x004027d5
  40100c:	20000924 	.word	0x20000924
  401010:	00400f39 	.word	0x00400f39
  401014:	00402801 	.word	0x00402801

00401018 <find_image_len>:

/**
 *  \brief Finds image len.
 */
uint8_t find_image_len(void) {
  401018:	b480      	push	{r7}
  40101a:	b083      	sub	sp, #12
  40101c:	af00      	add	r7, sp, #0
	uint16_t *reading_ptr =  image_dest_buffer_ptr;
  40101e:	4b21      	ldr	r3, [pc, #132]	; (4010a4 <find_image_len+0x8c>)
  401020:	607b      	str	r3, [r7, #4]
	while((*reading_ptr != 0xD8FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  401022:	e002      	b.n	40102a <find_image_len+0x12>
	{
		reading_ptr++;
  401024:	687b      	ldr	r3, [r7, #4]
  401026:	3302      	adds	r3, #2
  401028:	607b      	str	r3, [r7, #4]
/**
 *  \brief Finds image len.
 */
uint8_t find_image_len(void) {
	uint16_t *reading_ptr =  image_dest_buffer_ptr;
	while((*reading_ptr != 0xD8FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	881b      	ldrh	r3, [r3, #0]
  40102e:	f64d 02ff 	movw	r2, #55551	; 0xd8ff
  401032:	4293      	cmp	r3, r2
  401034:	d003      	beq.n	40103e <find_image_len+0x26>
  401036:	4a1c      	ldr	r2, [pc, #112]	; (4010a8 <find_image_len+0x90>)
  401038:	687b      	ldr	r3, [r7, #4]
  40103a:	4293      	cmp	r3, r2
  40103c:	d3f2      	bcc.n	401024 <find_image_len+0xc>
	{
		reading_ptr++;
	}
	
	if (*reading_ptr != 0xD8FF)
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	881b      	ldrh	r3, [r3, #0]
  401042:	f64d 02ff 	movw	r2, #55551	; 0xd8ff
  401046:	4293      	cmp	r3, r2
  401048:	d001      	beq.n	40104e <find_image_len+0x36>
	{
		return 0;
  40104a:	2300      	movs	r3, #0
  40104c:	e024      	b.n	401098 <find_image_len+0x80>
	}
	else
	{
		start_of_image_ptr = reading_ptr;
  40104e:	4a17      	ldr	r2, [pc, #92]	; (4010ac <find_image_len+0x94>)
  401050:	687b      	ldr	r3, [r7, #4]
  401052:	6013      	str	r3, [r2, #0]
	}
	
	while((*reading_ptr != 0xD9FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  401054:	e002      	b.n	40105c <find_image_len+0x44>
	{
		reading_ptr++;
  401056:	687b      	ldr	r3, [r7, #4]
  401058:	3302      	adds	r3, #2
  40105a:	607b      	str	r3, [r7, #4]
	else
	{
		start_of_image_ptr = reading_ptr;
	}
	
	while((*reading_ptr != 0xD9FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	881b      	ldrh	r3, [r3, #0]
  401060:	f64d 12ff 	movw	r2, #55807	; 0xd9ff
  401064:	4293      	cmp	r3, r2
  401066:	d003      	beq.n	401070 <find_image_len+0x58>
  401068:	4a0f      	ldr	r2, [pc, #60]	; (4010a8 <find_image_len+0x90>)
  40106a:	687b      	ldr	r3, [r7, #4]
  40106c:	4293      	cmp	r3, r2
  40106e:	d3f2      	bcc.n	401056 <find_image_len+0x3e>
	{
		reading_ptr++;
	}
	if (reading_ptr > (image_dest_buffer_ptr + CAM_BUFFER_SIZE))
  401070:	4a0d      	ldr	r2, [pc, #52]	; (4010a8 <find_image_len+0x90>)
  401072:	687b      	ldr	r3, [r7, #4]
  401074:	4293      	cmp	r3, r2
  401076:	d901      	bls.n	40107c <find_image_len+0x64>
	{
		return 0;
  401078:	2300      	movs	r3, #0
  40107a:	e00d      	b.n	401098 <find_image_len+0x80>
	}
	// need to get past end of file to include it in image
	reading_ptr++;
  40107c:	687b      	ldr	r3, [r7, #4]
  40107e:	3302      	adds	r3, #2
  401080:	607b      	str	r3, [r7, #4]
	end_of_image_ptr = reading_ptr;
  401082:	4a0b      	ldr	r2, [pc, #44]	; (4010b0 <find_image_len+0x98>)
  401084:	687b      	ldr	r3, [r7, #4]
  401086:	6013      	str	r3, [r2, #0]
	image_length = (uint32_t) (((uint8_t*) reading_ptr) - ((uint8_t*) start_of_image_ptr));
  401088:	687b      	ldr	r3, [r7, #4]
  40108a:	4a08      	ldr	r2, [pc, #32]	; (4010ac <find_image_len+0x94>)
  40108c:	6812      	ldr	r2, [r2, #0]
  40108e:	1a9b      	subs	r3, r3, r2
  401090:	461a      	mov	r2, r3
  401092:	4b08      	ldr	r3, [pc, #32]	; (4010b4 <find_image_len+0x9c>)
  401094:	601a      	str	r2, [r3, #0]
	return 1;
  401096:	2301      	movs	r3, #1
  401098:	4618      	mov	r0, r3
  40109a:	370c      	adds	r7, #12
  40109c:	46bd      	mov	sp, r7
  40109e:	bc80      	pop	{r7}
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop
  4010a4:	20000924 	.word	0x20000924
  4010a8:	20018fc4 	.word	0x20018fc4
  4010ac:	20018fc4 	.word	0x20018fc4
  4010b0:	20018fc8 	.word	0x20018fc8
  4010b4:	2000091c 	.word	0x2000091c

004010b8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b083      	sub	sp, #12
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010c0:	687b      	ldr	r3, [r7, #4]
  4010c2:	2b07      	cmp	r3, #7
  4010c4:	d825      	bhi.n	401112 <osc_get_rate+0x5a>
  4010c6:	a201      	add	r2, pc, #4	; (adr r2, 4010cc <osc_get_rate+0x14>)
  4010c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010cc:	004010ed 	.word	0x004010ed
  4010d0:	004010f3 	.word	0x004010f3
  4010d4:	004010f9 	.word	0x004010f9
  4010d8:	004010ff 	.word	0x004010ff
  4010dc:	00401103 	.word	0x00401103
  4010e0:	00401107 	.word	0x00401107
  4010e4:	0040110b 	.word	0x0040110b
  4010e8:	0040110f 	.word	0x0040110f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4010ec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4010f0:	e010      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4010f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010f6:	e00d      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4010f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010fc:	e00a      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4010fe:	4b08      	ldr	r3, [pc, #32]	; (401120 <osc_get_rate+0x68>)
  401100:	e008      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401102:	4b08      	ldr	r3, [pc, #32]	; (401124 <osc_get_rate+0x6c>)
  401104:	e006      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401106:	4b08      	ldr	r3, [pc, #32]	; (401128 <osc_get_rate+0x70>)
  401108:	e004      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40110a:	4b07      	ldr	r3, [pc, #28]	; (401128 <osc_get_rate+0x70>)
  40110c:	e002      	b.n	401114 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40110e:	4b06      	ldr	r3, [pc, #24]	; (401128 <osc_get_rate+0x70>)
  401110:	e000      	b.n	401114 <osc_get_rate+0x5c>
	}

	return 0;
  401112:	2300      	movs	r3, #0
}
  401114:	4618      	mov	r0, r3
  401116:	370c      	adds	r7, #12
  401118:	46bd      	mov	sp, r7
  40111a:	bc80      	pop	{r7}
  40111c:	4770      	bx	lr
  40111e:	bf00      	nop
  401120:	003d0900 	.word	0x003d0900
  401124:	007a1200 	.word	0x007a1200
  401128:	00b71b00 	.word	0x00b71b00

0040112c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40112c:	b580      	push	{r7, lr}
  40112e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401130:	2006      	movs	r0, #6
  401132:	4b04      	ldr	r3, [pc, #16]	; (401144 <sysclk_get_main_hz+0x18>)
  401134:	4798      	blx	r3
  401136:	4602      	mov	r2, r0
  401138:	4613      	mov	r3, r2
  40113a:	009b      	lsls	r3, r3, #2
  40113c:	4413      	add	r3, r2
  40113e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401140:	4618      	mov	r0, r3
  401142:	bd80      	pop	{r7, pc}
  401144:	004010b9 	.word	0x004010b9

00401148 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401148:	b580      	push	{r7, lr}
  40114a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40114c:	4b02      	ldr	r3, [pc, #8]	; (401158 <sysclk_get_cpu_hz+0x10>)
  40114e:	4798      	blx	r3
  401150:	4603      	mov	r3, r0
  401152:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401154:	4618      	mov	r0, r3
  401156:	bd80      	pop	{r7, pc}
  401158:	0040112d 	.word	0x0040112d

0040115c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  40115c:	b580      	push	{r7, lr}
  40115e:	b08e      	sub	sp, #56	; 0x38
  401160:	af00      	add	r7, sp, #0
  401162:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401164:	2300      	movs	r3, #0
  401166:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401168:	2300      	movs	r3, #0
  40116a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  40116c:	2330      	movs	r3, #48	; 0x30
  40116e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401172:	230a      	movs	r3, #10
  401174:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401178:	2301      	movs	r3, #1
  40117a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  40117c:	f107 030c 	add.w	r3, r7, #12
  401180:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401182:	2301      	movs	r3, #1
  401184:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401186:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40118a:	4619      	mov	r1, r3
  40118c:	6878      	ldr	r0, [r7, #4]
  40118e:	4b0e      	ldr	r3, [pc, #56]	; (4011c8 <ov_id+0x6c>)
  401190:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401192:	2330      	movs	r3, #48	; 0x30
  401194:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401198:	230b      	movs	r3, #11
  40119a:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  40119c:	2301      	movs	r3, #1
  40119e:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  4011a0:	f107 0308 	add.w	r3, r7, #8
  4011a4:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  4011a6:	2301      	movs	r3, #1
  4011a8:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  4011aa:	f107 0310 	add.w	r3, r7, #16
  4011ae:	4619      	mov	r1, r3
  4011b0:	6878      	ldr	r0, [r7, #4]
  4011b2:	4b05      	ldr	r3, [pc, #20]	; (4011c8 <ov_id+0x6c>)
  4011b4:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  4011b6:	68fb      	ldr	r3, [r7, #12]
  4011b8:	021a      	lsls	r2, r3, #8
  4011ba:	68bb      	ldr	r3, [r7, #8]
  4011bc:	4313      	orrs	r3, r2
}
  4011be:	4618      	mov	r0, r3
  4011c0:	3738      	adds	r7, #56	; 0x38
  4011c2:	46bd      	mov	sp, r7
  4011c4:	bd80      	pop	{r7, pc}
  4011c6:	bf00      	nop
  4011c8:	004012f5 	.word	0x004012f5

004011cc <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  4011cc:	b580      	push	{r7, lr}
  4011ce:	b08a      	sub	sp, #40	; 0x28
  4011d0:	af00      	add	r7, sp, #0
  4011d2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  4011d4:	2300      	movs	r3, #0
  4011d6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  4011d8:	2300      	movs	r3, #0
  4011da:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  4011dc:	231c      	movs	r3, #28
  4011de:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  4011e0:	2301      	movs	r3, #1
  4011e2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  4011e4:	2330      	movs	r3, #48	; 0x30
  4011e6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  4011ea:	f107 0310 	add.w	r3, r7, #16
  4011ee:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  4011f0:	2301      	movs	r3, #1
  4011f2:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  4011f4:	f107 0314 	add.w	r3, r7, #20
  4011f8:	4619      	mov	r1, r3
  4011fa:	6878      	ldr	r0, [r7, #4]
  4011fc:	4b10      	ldr	r3, [pc, #64]	; (401240 <ov_manufacturer+0x74>)
  4011fe:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401200:	231d      	movs	r3, #29
  401202:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401204:	2301      	movs	r3, #1
  401206:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401208:	2330      	movs	r3, #48	; 0x30
  40120a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  40120e:	f107 030c 	add.w	r3, r7, #12
  401212:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401214:	2301      	movs	r3, #1
  401216:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401218:	f107 0314 	add.w	r3, r7, #20
  40121c:	4619      	mov	r1, r3
  40121e:	6878      	ldr	r0, [r7, #4]
  401220:	4b07      	ldr	r3, [pc, #28]	; (401240 <ov_manufacturer+0x74>)
  401222:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401224:	693b      	ldr	r3, [r7, #16]
  401226:	2b7f      	cmp	r3, #127	; 0x7f
  401228:	d104      	bne.n	401234 <ov_manufacturer+0x68>
  40122a:	68fb      	ldr	r3, [r7, #12]
  40122c:	2ba2      	cmp	r3, #162	; 0xa2
  40122e:	d101      	bne.n	401234 <ov_manufacturer+0x68>
		return 0;
  401230:	2300      	movs	r3, #0
  401232:	e000      	b.n	401236 <ov_manufacturer+0x6a>
	}

	return 1;
  401234:	2301      	movs	r3, #1
}
  401236:	4618      	mov	r0, r3
  401238:	3728      	adds	r7, #40	; 0x28
  40123a:	46bd      	mov	sp, r7
  40123c:	bd80      	pop	{r7, pc}
  40123e:	bf00      	nop
  401240:	004012f5 	.word	0x004012f5

00401244 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401244:	b580      	push	{r7, lr}
  401246:	b08a      	sub	sp, #40	; 0x28
  401248:	af00      	add	r7, sp, #0
  40124a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  40124c:	2300      	movs	r3, #0
  40124e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401250:	2300      	movs	r3, #0
  401252:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401254:	2300      	movs	r3, #0
  401256:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401258:	2301      	movs	r3, #1
  40125a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  40125c:	2301      	movs	r3, #1
  40125e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401260:	2330      	movs	r3, #48	; 0x30
  401262:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401266:	2301      	movs	r3, #1
  401268:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  40126a:	f107 030c 	add.w	r3, r7, #12
  40126e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401270:	f107 0314 	add.w	r3, r7, #20
  401274:	4619      	mov	r1, r3
  401276:	6878      	ldr	r0, [r7, #4]
  401278:	4b1c      	ldr	r3, [pc, #112]	; (4012ec <ov_test_write+0xa8>)
  40127a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  40127c:	23ad      	movs	r3, #173	; 0xad
  40127e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401280:	f107 0308 	add.w	r3, r7, #8
  401284:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401286:	f107 0314 	add.w	r3, r7, #20
  40128a:	4619      	mov	r1, r3
  40128c:	6878      	ldr	r0, [r7, #4]
  40128e:	4b18      	ldr	r3, [pc, #96]	; (4012f0 <ov_test_write+0xac>)
  401290:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401292:	f107 0310 	add.w	r3, r7, #16
  401296:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401298:	f107 0314 	add.w	r3, r7, #20
  40129c:	4619      	mov	r1, r3
  40129e:	6878      	ldr	r0, [r7, #4]
  4012a0:	4b12      	ldr	r3, [pc, #72]	; (4012ec <ov_test_write+0xa8>)
  4012a2:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  4012a4:	693a      	ldr	r2, [r7, #16]
  4012a6:	68bb      	ldr	r3, [r7, #8]
  4012a8:	429a      	cmp	r2, r3
  4012aa:	d001      	beq.n	4012b0 <ov_test_write+0x6c>
		return 1;
  4012ac:	2301      	movs	r3, #1
  4012ae:	e018      	b.n	4012e2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  4012b0:	f107 030c 	add.w	r3, r7, #12
  4012b4:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  4012b6:	f107 0314 	add.w	r3, r7, #20
  4012ba:	4619      	mov	r1, r3
  4012bc:	6878      	ldr	r0, [r7, #4]
  4012be:	4b0c      	ldr	r3, [pc, #48]	; (4012f0 <ov_test_write+0xac>)
  4012c0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  4012c2:	f107 0310 	add.w	r3, r7, #16
  4012c6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  4012c8:	f107 0314 	add.w	r3, r7, #20
  4012cc:	4619      	mov	r1, r3
  4012ce:	6878      	ldr	r0, [r7, #4]
  4012d0:	4b06      	ldr	r3, [pc, #24]	; (4012ec <ov_test_write+0xa8>)
  4012d2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  4012d4:	693a      	ldr	r2, [r7, #16]
  4012d6:	68fb      	ldr	r3, [r7, #12]
  4012d8:	429a      	cmp	r2, r3
  4012da:	d001      	beq.n	4012e0 <ov_test_write+0x9c>
		return 1;
  4012dc:	2301      	movs	r3, #1
  4012de:	e000      	b.n	4012e2 <ov_test_write+0x9e>
	}

	return 0;
  4012e0:	2300      	movs	r3, #0
}
  4012e2:	4618      	mov	r0, r3
  4012e4:	3728      	adds	r7, #40	; 0x28
  4012e6:	46bd      	mov	sp, r7
  4012e8:	bd80      	pop	{r7, pc}
  4012ea:	bf00      	nop
  4012ec:	004012f5 	.word	0x004012f5
  4012f0:	00401319 	.word	0x00401319

004012f4 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  4012f4:	b580      	push	{r7, lr}
  4012f6:	b084      	sub	sp, #16
  4012f8:	af00      	add	r7, sp, #0
  4012fa:	6078      	str	r0, [r7, #4]
  4012fc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  4012fe:	6839      	ldr	r1, [r7, #0]
  401300:	6878      	ldr	r0, [r7, #4]
  401302:	4b04      	ldr	r3, [pc, #16]	; (401314 <ov_read_reg+0x20>)
  401304:	4798      	blx	r3
  401306:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401308:	68fb      	ldr	r3, [r7, #12]
}
  40130a:	4618      	mov	r0, r3
  40130c:	3710      	adds	r7, #16
  40130e:	46bd      	mov	sp, r7
  401310:	bd80      	pop	{r7, pc}
  401312:	bf00      	nop
  401314:	0040062d 	.word	0x0040062d

00401318 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401318:	b580      	push	{r7, lr}
  40131a:	b084      	sub	sp, #16
  40131c:	af00      	add	r7, sp, #0
  40131e:	6078      	str	r0, [r7, #4]
  401320:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  401322:	6839      	ldr	r1, [r7, #0]
  401324:	6878      	ldr	r0, [r7, #4]
  401326:	4b04      	ldr	r3, [pc, #16]	; (401338 <ov_write_reg+0x20>)
  401328:	4798      	blx	r3
  40132a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40132c:	68fb      	ldr	r3, [r7, #12]
}
  40132e:	4618      	mov	r0, r3
  401330:	3710      	adds	r7, #16
  401332:	46bd      	mov	sp, r7
  401334:	bd80      	pop	{r7, pc}
  401336:	bf00      	nop
  401338:	00400739 	.word	0x00400739

0040133c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40133c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401340:	b08a      	sub	sp, #40	; 0x28
  401342:	af00      	add	r7, sp, #0
  401344:	6078      	str	r0, [r7, #4]
  401346:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  401348:	2300      	movs	r3, #0
  40134a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40134c:	683b      	ldr	r3, [r7, #0]
  40134e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  401350:	e048      	b.n	4013e4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  401352:	6a3b      	ldr	r3, [r7, #32]
  401354:	781b      	ldrb	r3, [r3, #0]
  401356:	2bfe      	cmp	r3, #254	; 0xfe
  401358:	d126      	bne.n	4013a8 <ov_write_regs+0x6c>
			delay_ms(5);
  40135a:	4b29      	ldr	r3, [pc, #164]	; (401400 <ov_write_regs+0xc4>)
  40135c:	4798      	blx	r3
  40135e:	4603      	mov	r3, r0
  401360:	4619      	mov	r1, r3
  401362:	f04f 0200 	mov.w	r2, #0
  401366:	460b      	mov	r3, r1
  401368:	4614      	mov	r4, r2
  40136a:	00a6      	lsls	r6, r4, #2
  40136c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401370:	009d      	lsls	r5, r3, #2
  401372:	462b      	mov	r3, r5
  401374:	4634      	mov	r4, r6
  401376:	185b      	adds	r3, r3, r1
  401378:	eb44 0402 	adc.w	r4, r4, r2
  40137c:	f243 61af 	movw	r1, #13999	; 0x36af
  401380:	f04f 0200 	mov.w	r2, #0
  401384:	eb13 0b01 	adds.w	fp, r3, r1
  401388:	eb44 0c02 	adc.w	ip, r4, r2
  40138c:	4658      	mov	r0, fp
  40138e:	4661      	mov	r1, ip
  401390:	4c1c      	ldr	r4, [pc, #112]	; (401404 <ov_write_regs+0xc8>)
  401392:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401396:	f04f 0300 	mov.w	r3, #0
  40139a:	47a0      	blx	r4
  40139c:	4603      	mov	r3, r0
  40139e:	460c      	mov	r4, r1
  4013a0:	4618      	mov	r0, r3
  4013a2:	4b19      	ldr	r3, [pc, #100]	; (401408 <ov_write_regs+0xcc>)
  4013a4:	4798      	blx	r3
  4013a6:	e01a      	b.n	4013de <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4013a8:	6a3b      	ldr	r3, [r7, #32]
  4013aa:	781b      	ldrb	r3, [r3, #0]
  4013ac:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  4013ae:	2301      	movs	r3, #1
  4013b0:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  4013b2:	2330      	movs	r3, #48	; 0x30
  4013b4:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  4013b6:	2301      	movs	r3, #1
  4013b8:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  4013ba:	6a3b      	ldr	r3, [r7, #32]
  4013bc:	3301      	adds	r3, #1
  4013be:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4013c0:	f107 0308 	add.w	r3, r7, #8
  4013c4:	4619      	mov	r1, r3
  4013c6:	6878      	ldr	r0, [r7, #4]
  4013c8:	4b10      	ldr	r3, [pc, #64]	; (40140c <ov_write_regs+0xd0>)
  4013ca:	4798      	blx	r3
  4013cc:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4013ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013d0:	3301      	adds	r3, #1
  4013d2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4013d4:	69fb      	ldr	r3, [r7, #28]
  4013d6:	2b08      	cmp	r3, #8
  4013d8:	d101      	bne.n	4013de <ov_write_regs+0xa2>
				return ul_err;
  4013da:	69fb      	ldr	r3, [r7, #28]
  4013dc:	e00b      	b.n	4013f6 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4013de:	6a3b      	ldr	r3, [r7, #32]
  4013e0:	3302      	adds	r3, #2
  4013e2:	623b      	str	r3, [r7, #32]
	uint32_t ul_err;
	uint32_t ul_size = 0;
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;

	while (!((p_next->reg == OV_REG_TERM) &&
  4013e4:	6a3b      	ldr	r3, [r7, #32]
  4013e6:	781b      	ldrb	r3, [r3, #0]
  4013e8:	2bff      	cmp	r3, #255	; 0xff
  4013ea:	d1b2      	bne.n	401352 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4013ec:	6a3b      	ldr	r3, [r7, #32]
  4013ee:	785b      	ldrb	r3, [r3, #1]
	uint32_t ul_err;
	uint32_t ul_size = 0;
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;

	while (!((p_next->reg == OV_REG_TERM) &&
  4013f0:	2bff      	cmp	r3, #255	; 0xff
  4013f2:	d1ae      	bne.n	401352 <ov_write_regs+0x16>
			}
		}

		p_next++;
	}
	return 0;
  4013f4:	2300      	movs	r3, #0
}
  4013f6:	4618      	mov	r0, r3
  4013f8:	3728      	adds	r7, #40	; 0x28
  4013fa:	46bd      	mov	sp, r7
  4013fc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  401400:	00401149 	.word	0x00401149
  401404:	00403689 	.word	0x00403689
  401408:	20000001 	.word	0x20000001
  40140c:	00401319 	.word	0x00401319

00401410 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  401410:	b580      	push	{r7, lr}
  401412:	b08a      	sub	sp, #40	; 0x28
  401414:	af00      	add	r7, sp, #0
  401416:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  401418:	2301      	movs	r3, #1
  40141a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  40141e:	f107 030c 	add.w	r3, r7, #12
  401422:	2200      	movs	r2, #0
  401424:	601a      	str	r2, [r3, #0]
  401426:	605a      	str	r2, [r3, #4]
  401428:	609a      	str	r2, [r3, #8]
  40142a:	60da      	str	r2, [r3, #12]
  40142c:	611a      	str	r2, [r3, #16]
  40142e:	23ff      	movs	r3, #255	; 0xff
  401430:	733b      	strb	r3, [r7, #12]
  401432:	2301      	movs	r3, #1
  401434:	613b      	str	r3, [r7, #16]
  401436:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40143a:	617b      	str	r3, [r7, #20]
  40143c:	2301      	movs	r3, #1
  40143e:	61bb      	str	r3, [r7, #24]
  401440:	2330      	movs	r3, #48	; 0x30
  401442:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  401444:	f107 030c 	add.w	r3, r7, #12
  401448:	4619      	mov	r1, r3
  40144a:	6878      	ldr	r0, [r7, #4]
  40144c:	4b0f      	ldr	r3, [pc, #60]	; (40148c <ov_init+0x7c>)
  40144e:	4798      	blx	r3
	
	uint32_t ul_id = 0;
  401450:	2300      	movs	r3, #0
  401452:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  401454:	6878      	ldr	r0, [r7, #4]
  401456:	4b0e      	ldr	r3, [pc, #56]	; (401490 <ov_init+0x80>)
  401458:	4798      	blx	r3
  40145a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40145e:	0a1b      	lsrs	r3, r3, #8
  401460:	b2db      	uxtb	r3, r3
  401462:	2b26      	cmp	r3, #38	; 0x26
  401464:	d10d      	bne.n	401482 <ov_init+0x72>
		if (ov_manufacturer(p_twi) == 0) {
  401466:	6878      	ldr	r0, [r7, #4]
  401468:	4b0a      	ldr	r3, [pc, #40]	; (401494 <ov_init+0x84>)
  40146a:	4798      	blx	r3
  40146c:	4603      	mov	r3, r0
  40146e:	2b00      	cmp	r3, #0
  401470:	d107      	bne.n	401482 <ov_init+0x72>
			if (ov_test_write(p_twi) == 0) {
  401472:	6878      	ldr	r0, [r7, #4]
  401474:	4b08      	ldr	r3, [pc, #32]	; (401498 <ov_init+0x88>)
  401476:	4798      	blx	r3
  401478:	4603      	mov	r3, r0
  40147a:	2b00      	cmp	r3, #0
  40147c:	d101      	bne.n	401482 <ov_init+0x72>
				return 0;
  40147e:	2300      	movs	r3, #0
  401480:	e000      	b.n	401484 <ov_init+0x74>
			}
		}
	}

	return 1;
  401482:	2301      	movs	r3, #1
}
  401484:	4618      	mov	r0, r3
  401486:	3728      	adds	r7, #40	; 0x28
  401488:	46bd      	mov	sp, r7
  40148a:	bd80      	pop	{r7, pc}
  40148c:	00401319 	.word	0x00401319
  401490:	0040115d 	.word	0x0040115d
  401494:	004011cd 	.word	0x004011cd
  401498:	00401245 	.word	0x00401245

0040149c <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  40149c:	b580      	push	{r7, lr}
  40149e:	b084      	sub	sp, #16
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	6078      	str	r0, [r7, #4]
  4014a4:	460b      	mov	r3, r1
  4014a6:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  4014a8:	2300      	movs	r3, #0
  4014aa:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  4014ac:	78fb      	ldrb	r3, [r7, #3]
  4014ae:	2b11      	cmp	r3, #17
  4014b0:	d85c      	bhi.n	40156c <ov_configure+0xd0>
  4014b2:	a201      	add	r2, pc, #4	; (adr r2, 4014b8 <ov_configure+0x1c>)
  4014b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014b8:	00401501 	.word	0x00401501
  4014bc:	00401507 	.word	0x00401507
  4014c0:	0040150d 	.word	0x0040150d
  4014c4:	00401513 	.word	0x00401513
  4014c8:	00401519 	.word	0x00401519
  4014cc:	0040151f 	.word	0x0040151f
  4014d0:	00401525 	.word	0x00401525
  4014d4:	0040152b 	.word	0x0040152b
  4014d8:	00401531 	.word	0x00401531
  4014dc:	00401537 	.word	0x00401537
  4014e0:	0040153d 	.word	0x0040153d
  4014e4:	00401543 	.word	0x00401543
  4014e8:	00401549 	.word	0x00401549
  4014ec:	0040154f 	.word	0x0040154f
  4014f0:	00401555 	.word	0x00401555
  4014f4:	0040155b 	.word	0x0040155b
  4014f8:	00401561 	.word	0x00401561
  4014fc:	00401567 	.word	0x00401567
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  401500:	4b22      	ldr	r3, [pc, #136]	; (40158c <ov_configure+0xf0>)
  401502:	60fb      	str	r3, [r7, #12]
		break;
  401504:	e033      	b.n	40156e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  401506:	4b22      	ldr	r3, [pc, #136]	; (401590 <ov_configure+0xf4>)
  401508:	60fb      	str	r3, [r7, #12]
		break;
  40150a:	e030      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  40150c:	4b21      	ldr	r3, [pc, #132]	; (401594 <ov_configure+0xf8>)
  40150e:	60fb      	str	r3, [r7, #12]
		break;
  401510:	e02d      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  401512:	4b21      	ldr	r3, [pc, #132]	; (401598 <ov_configure+0xfc>)
  401514:	60fb      	str	r3, [r7, #12]
		break;
  401516:	e02a      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  401518:	4b20      	ldr	r3, [pc, #128]	; (40159c <ov_configure+0x100>)
  40151a:	60fb      	str	r3, [r7, #12]
		break;
  40151c:	e027      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  40151e:	4b20      	ldr	r3, [pc, #128]	; (4015a0 <ov_configure+0x104>)
  401520:	60fb      	str	r3, [r7, #12]
		break;
  401522:	e024      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  401524:	4b1f      	ldr	r3, [pc, #124]	; (4015a4 <ov_configure+0x108>)
  401526:	60fb      	str	r3, [r7, #12]
		break;
  401528:	e021      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40152a:	4b1f      	ldr	r3, [pc, #124]	; (4015a8 <ov_configure+0x10c>)
  40152c:	60fb      	str	r3, [r7, #12]
		break;
  40152e:	e01e      	b.n	40156e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  401530:	4b1e      	ldr	r3, [pc, #120]	; (4015ac <ov_configure+0x110>)
  401532:	60fb      	str	r3, [r7, #12]
		break;
  401534:	e01b      	b.n	40156e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  401536:	4b1e      	ldr	r3, [pc, #120]	; (4015b0 <ov_configure+0x114>)
  401538:	60fb      	str	r3, [r7, #12]
		break;
  40153a:	e018      	b.n	40156e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40153c:	4b1d      	ldr	r3, [pc, #116]	; (4015b4 <ov_configure+0x118>)
  40153e:	60fb      	str	r3, [r7, #12]
		break;
  401540:	e015      	b.n	40156e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  401542:	4b1d      	ldr	r3, [pc, #116]	; (4015b8 <ov_configure+0x11c>)
  401544:	60fb      	str	r3, [r7, #12]
		break;
  401546:	e012      	b.n	40156e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  401548:	4b1c      	ldr	r3, [pc, #112]	; (4015bc <ov_configure+0x120>)
  40154a:	60fb      	str	r3, [r7, #12]
		break;
  40154c:	e00f      	b.n	40156e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40154e:	4b1c      	ldr	r3, [pc, #112]	; (4015c0 <ov_configure+0x124>)
  401550:	60fb      	str	r3, [r7, #12]
		break;
  401552:	e00c      	b.n	40156e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  401554:	4b1b      	ldr	r3, [pc, #108]	; (4015c4 <ov_configure+0x128>)
  401556:	60fb      	str	r3, [r7, #12]
		break;
  401558:	e009      	b.n	40156e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40155a:	4b1b      	ldr	r3, [pc, #108]	; (4015c8 <ov_configure+0x12c>)
  40155c:	60fb      	str	r3, [r7, #12]
		break;
  40155e:	e006      	b.n	40156e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  401560:	4b1a      	ldr	r3, [pc, #104]	; (4015cc <ov_configure+0x130>)
  401562:	60fb      	str	r3, [r7, #12]
		break;
  401564:	e003      	b.n	40156e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  401566:	4b1a      	ldr	r3, [pc, #104]	; (4015d0 <ov_configure+0x134>)
  401568:	60fb      	str	r3, [r7, #12]
		break;
  40156a:	e000      	b.n	40156e <ov_configure+0xd2>

	default:
		break;
  40156c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40156e:	68fb      	ldr	r3, [r7, #12]
  401570:	2b00      	cmp	r3, #0
  401572:	d005      	beq.n	401580 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  401574:	68f9      	ldr	r1, [r7, #12]
  401576:	6878      	ldr	r0, [r7, #4]
  401578:	4b16      	ldr	r3, [pc, #88]	; (4015d4 <ov_configure+0x138>)
  40157a:	4798      	blx	r3
		return 0;
  40157c:	2300      	movs	r3, #0
  40157e:	e000      	b.n	401582 <ov_configure+0xe6>
	}

	return 1;
  401580:	2301      	movs	r3, #1
}
  401582:	4618      	mov	r0, r3
  401584:	3710      	adds	r7, #16
  401586:	46bd      	mov	sp, r7
  401588:	bd80      	pop	{r7, pc}
  40158a:	bf00      	nop
  40158c:	00408894 	.word	0x00408894
  401590:	00408a14 	.word	0x00408a14
  401594:	00408a28 	.word	0x00408a28
  401598:	00408a3c 	.word	0x00408a3c
  40159c:	00408a8c 	.word	0x00408a8c
  4015a0:	00408ae0 	.word	0x00408ae0
  4015a4:	00408b34 	.word	0x00408b34
  4015a8:	00408b84 	.word	0x00408b84
  4015ac:	00408bd8 	.word	0x00408bd8
  4015b0:	00408c2c 	.word	0x00408c2c
  4015b4:	00408d1c 	.word	0x00408d1c
  4015b8:	00408e0c 	.word	0x00408e0c
  4015bc:	00408efc 	.word	0x00408efc
  4015c0:	00408fec 	.word	0x00408fec
  4015c4:	004090e0 	.word	0x004090e0
  4015c8:	004091d4 	.word	0x004091d4
  4015cc:	004092c8 	.word	0x004092c8
  4015d0:	004093bc 	.word	0x004093bc
  4015d4:	0040133d 	.word	0x0040133d

004015d8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015d8:	b480      	push	{r7}
  4015da:	b083      	sub	sp, #12
  4015dc:	af00      	add	r7, sp, #0
  4015de:	4603      	mov	r3, r0
  4015e0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015e2:	4908      	ldr	r1, [pc, #32]	; (401604 <NVIC_EnableIRQ+0x2c>)
  4015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015e8:	095b      	lsrs	r3, r3, #5
  4015ea:	79fa      	ldrb	r2, [r7, #7]
  4015ec:	f002 021f 	and.w	r2, r2, #31
  4015f0:	2001      	movs	r0, #1
  4015f2:	fa00 f202 	lsl.w	r2, r0, r2
  4015f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015fa:	bf00      	nop
  4015fc:	370c      	adds	r7, #12
  4015fe:	46bd      	mov	sp, r7
  401600:	bc80      	pop	{r7}
  401602:	4770      	bx	lr
  401604:	e000e100 	.word	0xe000e100

00401608 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401608:	b480      	push	{r7}
  40160a:	b083      	sub	sp, #12
  40160c:	af00      	add	r7, sp, #0
  40160e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	2b07      	cmp	r3, #7
  401614:	d825      	bhi.n	401662 <osc_get_rate+0x5a>
  401616:	a201      	add	r2, pc, #4	; (adr r2, 40161c <osc_get_rate+0x14>)
  401618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40161c:	0040163d 	.word	0x0040163d
  401620:	00401643 	.word	0x00401643
  401624:	00401649 	.word	0x00401649
  401628:	0040164f 	.word	0x0040164f
  40162c:	00401653 	.word	0x00401653
  401630:	00401657 	.word	0x00401657
  401634:	0040165b 	.word	0x0040165b
  401638:	0040165f 	.word	0x0040165f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40163c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401640:	e010      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401646:	e00d      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401648:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40164c:	e00a      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40164e:	4b08      	ldr	r3, [pc, #32]	; (401670 <osc_get_rate+0x68>)
  401650:	e008      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401652:	4b08      	ldr	r3, [pc, #32]	; (401674 <osc_get_rate+0x6c>)
  401654:	e006      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401656:	4b08      	ldr	r3, [pc, #32]	; (401678 <osc_get_rate+0x70>)
  401658:	e004      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40165a:	4b07      	ldr	r3, [pc, #28]	; (401678 <osc_get_rate+0x70>)
  40165c:	e002      	b.n	401664 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40165e:	4b06      	ldr	r3, [pc, #24]	; (401678 <osc_get_rate+0x70>)
  401660:	e000      	b.n	401664 <osc_get_rate+0x5c>
	}

	return 0;
  401662:	2300      	movs	r3, #0
}
  401664:	4618      	mov	r0, r3
  401666:	370c      	adds	r7, #12
  401668:	46bd      	mov	sp, r7
  40166a:	bc80      	pop	{r7}
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop
  401670:	003d0900 	.word	0x003d0900
  401674:	007a1200 	.word	0x007a1200
  401678:	00b71b00 	.word	0x00b71b00

0040167c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40167c:	b580      	push	{r7, lr}
  40167e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401680:	2006      	movs	r0, #6
  401682:	4b04      	ldr	r3, [pc, #16]	; (401694 <sysclk_get_main_hz+0x18>)
  401684:	4798      	blx	r3
  401686:	4602      	mov	r2, r0
  401688:	4613      	mov	r3, r2
  40168a:	009b      	lsls	r3, r3, #2
  40168c:	4413      	add	r3, r2
  40168e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401690:	4618      	mov	r0, r3
  401692:	bd80      	pop	{r7, pc}
  401694:	00401609 	.word	0x00401609

00401698 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401698:	b580      	push	{r7, lr}
  40169a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40169c:	4b02      	ldr	r3, [pc, #8]	; (4016a8 <sysclk_get_cpu_hz+0x10>)
  40169e:	4798      	blx	r3
  4016a0:	4603      	mov	r3, r0
  4016a2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4016a4:	4618      	mov	r0, r3
  4016a6:	bd80      	pop	{r7, pc}
  4016a8:	0040167d 	.word	0x0040167d

004016ac <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  4016ac:	b580      	push	{r7, lr}
  4016ae:	b082      	sub	sp, #8
  4016b0:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read TC0 status. */
	ul_status = tc_get_status(TC0, 0);
  4016b2:	2100      	movs	r1, #0
  4016b4:	4809      	ldr	r0, [pc, #36]	; (4016dc <TC0_Handler+0x30>)
  4016b6:	4b0a      	ldr	r3, [pc, #40]	; (4016e0 <TC0_Handler+0x34>)
  4016b8:	4798      	blx	r3
  4016ba:	6078      	str	r0, [r7, #4]

	/* RC compare. */
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4016bc:	687b      	ldr	r3, [r7, #4]
  4016be:	f003 0310 	and.w	r3, r3, #16
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	d006      	beq.n	4016d4 <TC0_Handler+0x28>
		counts++;
  4016c6:	4b07      	ldr	r3, [pc, #28]	; (4016e4 <TC0_Handler+0x38>)
  4016c8:	781b      	ldrb	r3, [r3, #0]
  4016ca:	b2db      	uxtb	r3, r3
  4016cc:	3301      	adds	r3, #1
  4016ce:	b2da      	uxtb	r2, r3
  4016d0:	4b04      	ldr	r3, [pc, #16]	; (4016e4 <TC0_Handler+0x38>)
  4016d2:	701a      	strb	r2, [r3, #0]
	}
}
  4016d4:	bf00      	nop
  4016d6:	3708      	adds	r7, #8
  4016d8:	46bd      	mov	sp, r7
  4016da:	bd80      	pop	{r7, pc}
  4016dc:	40010000 	.word	0x40010000
  4016e0:	004001cd 	.word	0x004001cd
  4016e4:	20019210 	.word	0x20019210

004016e8 <configure_tc>:

void configure_tc(void)
{
  4016e8:	b590      	push	{r4, r7, lr}
  4016ea:	b087      	sub	sp, #28
  4016ec:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	/* Get system clock. */
	ul_sysclk = sysclk_get_cpu_hz();
  4016ee:	4b16      	ldr	r3, [pc, #88]	; (401748 <configure_tc+0x60>)
  4016f0:	4798      	blx	r3
  4016f2:	60f8      	str	r0, [r7, #12]

	/* Configure PMC. */
	pmc_enable_periph_clk(ID_TC0);
  4016f4:	2017      	movs	r0, #23
  4016f6:	4b15      	ldr	r3, [pc, #84]	; (40174c <configure_tc+0x64>)
  4016f8:	4798      	blx	r3

	/** Configure TC for a 1Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4016fa:	1d39      	adds	r1, r7, #4
  4016fc:	f107 0208 	add.w	r2, r7, #8
  401700:	68fb      	ldr	r3, [r7, #12]
  401702:	9300      	str	r3, [sp, #0]
  401704:	460b      	mov	r3, r1
  401706:	68f9      	ldr	r1, [r7, #12]
  401708:	2001      	movs	r0, #1
  40170a:	4c11      	ldr	r4, [pc, #68]	; (401750 <configure_tc+0x68>)
  40170c:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  40170e:	687b      	ldr	r3, [r7, #4]
  401710:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401714:	461a      	mov	r2, r3
  401716:	2100      	movs	r1, #0
  401718:	480e      	ldr	r0, [pc, #56]	; (401754 <configure_tc+0x6c>)
  40171a:	4b0f      	ldr	r3, [pc, #60]	; (401758 <configure_tc+0x70>)
  40171c:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  40171e:	68bb      	ldr	r3, [r7, #8]
  401720:	68fa      	ldr	r2, [r7, #12]
  401722:	fbb2 f3f3 	udiv	r3, r2, r3
  401726:	461a      	mov	r2, r3
  401728:	2100      	movs	r1, #0
  40172a:	480a      	ldr	r0, [pc, #40]	; (401754 <configure_tc+0x6c>)
  40172c:	4b0b      	ldr	r3, [pc, #44]	; (40175c <configure_tc+0x74>)
  40172e:	4798      	blx	r3

	/* Configure and enable interrupt on RC compare. */
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  401730:	2017      	movs	r0, #23
  401732:	4b0b      	ldr	r3, [pc, #44]	; (401760 <configure_tc+0x78>)
  401734:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401736:	2210      	movs	r2, #16
  401738:	2100      	movs	r1, #0
  40173a:	4806      	ldr	r0, [pc, #24]	; (401754 <configure_tc+0x6c>)
  40173c:	4b09      	ldr	r3, [pc, #36]	; (401764 <configure_tc+0x7c>)
  40173e:	4798      	blx	r3
  401740:	bf00      	nop
  401742:	3714      	adds	r7, #20
  401744:	46bd      	mov	sp, r7
  401746:	bd90      	pop	{r4, r7, pc}
  401748:	00401699 	.word	0x00401699
  40174c:	00402ac9 	.word	0x00402ac9
  401750:	004001f1 	.word	0x004001f1
  401754:	40010000 	.word	0x40010000
  401758:	00400129 	.word	0x00400129
  40175c:	00400181 	.word	0x00400181
  401760:	004015d9 	.word	0x004015d9
  401764:	004001a5 	.word	0x004001a5

00401768 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401768:	b480      	push	{r7}
  40176a:	b083      	sub	sp, #12
  40176c:	af00      	add	r7, sp, #0
  40176e:	4603      	mov	r3, r0
  401770:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401772:	4908      	ldr	r1, [pc, #32]	; (401794 <NVIC_EnableIRQ+0x2c>)
  401774:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401778:	095b      	lsrs	r3, r3, #5
  40177a:	79fa      	ldrb	r2, [r7, #7]
  40177c:	f002 021f 	and.w	r2, r2, #31
  401780:	2001      	movs	r0, #1
  401782:	fa00 f202 	lsl.w	r2, r0, r2
  401786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40178a:	bf00      	nop
  40178c:	370c      	adds	r7, #12
  40178e:	46bd      	mov	sp, r7
  401790:	bc80      	pop	{r7}
  401792:	4770      	bx	lr
  401794:	e000e100 	.word	0xe000e100

00401798 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401798:	b480      	push	{r7}
  40179a:	b083      	sub	sp, #12
  40179c:	af00      	add	r7, sp, #0
  40179e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4017a0:	687b      	ldr	r3, [r7, #4]
  4017a2:	2b07      	cmp	r3, #7
  4017a4:	d825      	bhi.n	4017f2 <osc_get_rate+0x5a>
  4017a6:	a201      	add	r2, pc, #4	; (adr r2, 4017ac <osc_get_rate+0x14>)
  4017a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4017ac:	004017cd 	.word	0x004017cd
  4017b0:	004017d3 	.word	0x004017d3
  4017b4:	004017d9 	.word	0x004017d9
  4017b8:	004017df 	.word	0x004017df
  4017bc:	004017e3 	.word	0x004017e3
  4017c0:	004017e7 	.word	0x004017e7
  4017c4:	004017eb 	.word	0x004017eb
  4017c8:	004017ef 	.word	0x004017ef
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4017cc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4017d0:	e010      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4017d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017d6:	e00d      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4017d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017dc:	e00a      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4017de:	4b08      	ldr	r3, [pc, #32]	; (401800 <osc_get_rate+0x68>)
  4017e0:	e008      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4017e2:	4b08      	ldr	r3, [pc, #32]	; (401804 <osc_get_rate+0x6c>)
  4017e4:	e006      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4017e6:	4b08      	ldr	r3, [pc, #32]	; (401808 <osc_get_rate+0x70>)
  4017e8:	e004      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4017ea:	4b07      	ldr	r3, [pc, #28]	; (401808 <osc_get_rate+0x70>)
  4017ec:	e002      	b.n	4017f4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4017ee:	4b06      	ldr	r3, [pc, #24]	; (401808 <osc_get_rate+0x70>)
  4017f0:	e000      	b.n	4017f4 <osc_get_rate+0x5c>
	}

	return 0;
  4017f2:	2300      	movs	r3, #0
}
  4017f4:	4618      	mov	r0, r3
  4017f6:	370c      	adds	r7, #12
  4017f8:	46bd      	mov	sp, r7
  4017fa:	bc80      	pop	{r7}
  4017fc:	4770      	bx	lr
  4017fe:	bf00      	nop
  401800:	003d0900 	.word	0x003d0900
  401804:	007a1200 	.word	0x007a1200
  401808:	00b71b00 	.word	0x00b71b00

0040180c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40180c:	b580      	push	{r7, lr}
  40180e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401810:	2006      	movs	r0, #6
  401812:	4b04      	ldr	r3, [pc, #16]	; (401824 <sysclk_get_main_hz+0x18>)
  401814:	4798      	blx	r3
  401816:	4602      	mov	r2, r0
  401818:	4613      	mov	r3, r2
  40181a:	009b      	lsls	r3, r3, #2
  40181c:	4413      	add	r3, r2
  40181e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401820:	4618      	mov	r0, r3
  401822:	bd80      	pop	{r7, pc}
  401824:	00401799 	.word	0x00401799

00401828 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401828:	b580      	push	{r7, lr}
  40182a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40182c:	4b02      	ldr	r3, [pc, #8]	; (401838 <sysclk_get_cpu_hz+0x10>)
  40182e:	4798      	blx	r3
  401830:	4603      	mov	r3, r0
  401832:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401834:	4618      	mov	r0, r3
  401836:	bd80      	pop	{r7, pc}
  401838:	0040180d 	.word	0x0040180d

0040183c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40183c:	b580      	push	{r7, lr}
  40183e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401840:	4b02      	ldr	r3, [pc, #8]	; (40184c <sysclk_get_peripheral_hz+0x10>)
  401842:	4798      	blx	r3
  401844:	4603      	mov	r3, r0
  401846:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401848:	4618      	mov	r0, r3
  40184a:	bd80      	pop	{r7, pc}
  40184c:	0040180d 	.word	0x0040180d

00401850 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401850:	b580      	push	{r7, lr}
  401852:	b082      	sub	sp, #8
  401854:	af00      	add	r7, sp, #0
  401856:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401858:	6878      	ldr	r0, [r7, #4]
  40185a:	4b03      	ldr	r3, [pc, #12]	; (401868 <sysclk_enable_peripheral_clock+0x18>)
  40185c:	4798      	blx	r3
}
  40185e:	bf00      	nop
  401860:	3708      	adds	r7, #8
  401862:	46bd      	mov	sp, r7
  401864:	bd80      	pop	{r7, pc}
  401866:	bf00      	nop
  401868:	00402ac9 	.word	0x00402ac9

0040186c <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  40186c:	b480      	push	{r7}
  40186e:	b08b      	sub	sp, #44	; 0x2c
  401870:	af00      	add	r7, sp, #0
  401872:	6078      	str	r0, [r7, #4]
  401874:	687b      	ldr	r3, [r7, #4]
  401876:	627b      	str	r3, [r7, #36]	; 0x24
  401878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40187a:	623b      	str	r3, [r7, #32]
  40187c:	6a3b      	ldr	r3, [r7, #32]
  40187e:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401880:	69fb      	ldr	r3, [r7, #28]
  401882:	095b      	lsrs	r3, r3, #5
  401884:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401886:	69bb      	ldr	r3, [r7, #24]
  401888:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40188c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401890:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  401892:	617b      	str	r3, [r7, #20]
  401894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401896:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401898:	693b      	ldr	r3, [r7, #16]
  40189a:	f003 031f 	and.w	r3, r3, #31
  40189e:	2201      	movs	r2, #1
  4018a0:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  4018a4:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4018a6:	697b      	ldr	r3, [r7, #20]
  4018a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4018ac:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4018ae:	68bb      	ldr	r3, [r7, #8]
  4018b0:	f003 031f 	and.w	r3, r3, #31
  4018b4:	2101      	movs	r1, #1
  4018b6:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4018ba:	4013      	ands	r3, r2
  4018bc:	2b00      	cmp	r3, #0
  4018be:	d003      	beq.n	4018c8 <ioport_toggle_pin_level+0x5c>
		port->PIO_CODR = mask;
  4018c0:	697b      	ldr	r3, [r7, #20]
  4018c2:	68fa      	ldr	r2, [r7, #12]
  4018c4:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
  4018c6:	e002      	b.n	4018ce <ioport_toggle_pin_level+0x62>
	} else {
		port->PIO_SODR = mask;
  4018c8:	697b      	ldr	r3, [r7, #20]
  4018ca:	68fa      	ldr	r2, [r7, #12]
  4018cc:	631a      	str	r2, [r3, #48]	; 0x30
  4018ce:	bf00      	nop
  4018d0:	372c      	adds	r7, #44	; 0x2c
  4018d2:	46bd      	mov	sp, r7
  4018d4:	bc80      	pop	{r7}
  4018d6:	4770      	bx	lr

004018d8 <USART0_Handler>:
 * Increment the number of bytes received in the current second and start
 * another transfer if the desired bps has not been met yet.
 *
 */
void WIFI_USART_Handler(void)
{	
  4018d8:	b580      	push	{r7, lr}
  4018da:	b082      	sub	sp, #8
  4018dc:	af00      	add	r7, sp, #0
	uint8_t recieved_char_flag = 0;
  4018de:	2300      	movs	r3, #0
  4018e0:	71fb      	strb	r3, [r7, #7]
	uint32_t ul_status;
	
	usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  4018e2:	2101      	movs	r1, #1
  4018e4:	4815      	ldr	r0, [pc, #84]	; (40193c <USART0_Handler+0x64>)
  4018e6:	4b16      	ldr	r3, [pc, #88]	; (401940 <USART0_Handler+0x68>)
  4018e8:	4798      	blx	r3
	
	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  4018ea:	4814      	ldr	r0, [pc, #80]	; (40193c <USART0_Handler+0x64>)
  4018ec:	4b15      	ldr	r3, [pc, #84]	; (401944 <USART0_Handler+0x6c>)
  4018ee:	4798      	blx	r3
  4018f0:	6038      	str	r0, [r7, #0]

	/* Receive buffer is full. */
	recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  4018f2:	4915      	ldr	r1, [pc, #84]	; (401948 <USART0_Handler+0x70>)
  4018f4:	4811      	ldr	r0, [pc, #68]	; (40193c <USART0_Handler+0x64>)
  4018f6:	4b15      	ldr	r3, [pc, #84]	; (40194c <USART0_Handler+0x74>)
  4018f8:	4798      	blx	r3
  4018fa:	4603      	mov	r3, r0
  4018fc:	71fb      	strb	r3, [r7, #7]
	// he doesn't have this line?
	
	if (ul_status & US_CSR_RXRDY) {
  4018fe:	683b      	ldr	r3, [r7, #0]
  401900:	f003 0301 	and.w	r3, r3, #1
  401904:	2b00      	cmp	r3, #0
  401906:	d011      	beq.n	40192c <USART0_Handler+0x54>
		recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  401908:	490f      	ldr	r1, [pc, #60]	; (401948 <USART0_Handler+0x70>)
  40190a:	480c      	ldr	r0, [pc, #48]	; (40193c <USART0_Handler+0x64>)
  40190c:	4b0f      	ldr	r3, [pc, #60]	; (40194c <USART0_Handler+0x74>)
  40190e:	4798      	blx	r3
  401910:	4603      	mov	r3, r0
  401912:	71fb      	strb	r3, [r7, #7]
		input_buffer[buffer_index] = (uint8_t) received_byte_wifi;
  401914:	4b0e      	ldr	r3, [pc, #56]	; (401950 <USART0_Handler+0x78>)
  401916:	681b      	ldr	r3, [r3, #0]
  401918:	4a0b      	ldr	r2, [pc, #44]	; (401948 <USART0_Handler+0x70>)
  40191a:	6812      	ldr	r2, [r2, #0]
  40191c:	b2d1      	uxtb	r1, r2
  40191e:	4a0d      	ldr	r2, [pc, #52]	; (401954 <USART0_Handler+0x7c>)
  401920:	54d1      	strb	r1, [r2, r3]
		buffer_index++;
  401922:	4b0b      	ldr	r3, [pc, #44]	; (401950 <USART0_Handler+0x78>)
  401924:	681b      	ldr	r3, [r3, #0]
  401926:	3301      	adds	r3, #1
  401928:	4a09      	ldr	r2, [pc, #36]	; (401950 <USART0_Handler+0x78>)
  40192a:	6013      	str	r3, [r2, #0]
	}	
	
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  40192c:	2101      	movs	r1, #1
  40192e:	4803      	ldr	r0, [pc, #12]	; (40193c <USART0_Handler+0x64>)
  401930:	4b09      	ldr	r3, [pc, #36]	; (401958 <USART0_Handler+0x80>)
  401932:	4798      	blx	r3
}
  401934:	bf00      	nop
  401936:	3708      	adds	r7, #8
  401938:	46bd      	mov	sp, r7
  40193a:	bd80      	pop	{r7, pc}
  40193c:	40024000 	.word	0x40024000
  401940:	00400a59 	.word	0x00400a59
  401944:	00400a75 	.word	0x00400a75
  401948:	200191d0 	.word	0x200191d0
  40194c:	00400b41 	.word	0x00400b41
  401950:	200191c0 	.word	0x200191c0
  401954:	20018fcc 	.word	0x20018fcc
  401958:	00400a3d 	.word	0x00400a3d

0040195c <configure_usart_wifi>:

/**
 *  Configure board USART communication with PC or other terminal.
 */
void configure_usart_wifi(void)
{
  40195c:	b5b0      	push	{r4, r5, r7, lr}
  40195e:	b086      	sub	sp, #24
  401960:	af00      	add	r7, sp, #0
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  401962:	4b15      	ldr	r3, [pc, #84]	; (4019b8 <configure_usart_wifi+0x5c>)
  401964:	463c      	mov	r4, r7
  401966:	461d      	mov	r5, r3
  401968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40196a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40196c:	e895 0003 	ldmia.w	r5, {r0, r1}
  401970:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  401974:	4b11      	ldr	r3, [pc, #68]	; (4019bc <configure_usart_wifi+0x60>)
  401976:	4798      	blx	r3
  401978:	4602      	mov	r2, r0
  40197a:	4b11      	ldr	r3, [pc, #68]	; (4019c0 <configure_usart_wifi+0x64>)
  40197c:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  40197e:	200e      	movs	r0, #14
  401980:	4b10      	ldr	r3, [pc, #64]	; (4019c4 <configure_usart_wifi+0x68>)
  401982:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(BOARD_USART, &usart_console_settings, ul_sysclk);
  401984:	4b0e      	ldr	r3, [pc, #56]	; (4019c0 <configure_usart_wifi+0x64>)
  401986:	681a      	ldr	r2, [r3, #0]
  401988:	463b      	mov	r3, r7
  40198a:	4619      	mov	r1, r3
  40198c:	480e      	ldr	r0, [pc, #56]	; (4019c8 <configure_usart_wifi+0x6c>)
  40198e:	4b0f      	ldr	r3, [pc, #60]	; (4019cc <configure_usart_wifi+0x70>)
  401990:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  401992:	f04f 31ff 	mov.w	r1, #4294967295
  401996:	480c      	ldr	r0, [pc, #48]	; (4019c8 <configure_usart_wifi+0x6c>)
  401998:	4b0d      	ldr	r3, [pc, #52]	; (4019d0 <configure_usart_wifi+0x74>)
  40199a:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  40199c:	480a      	ldr	r0, [pc, #40]	; (4019c8 <configure_usart_wifi+0x6c>)
  40199e:	4b0d      	ldr	r3, [pc, #52]	; (4019d4 <configure_usart_wifi+0x78>)
  4019a0:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  4019a2:	4809      	ldr	r0, [pc, #36]	; (4019c8 <configure_usart_wifi+0x6c>)
  4019a4:	4b0c      	ldr	r3, [pc, #48]	; (4019d8 <configure_usart_wifi+0x7c>)
  4019a6:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  4019a8:	200e      	movs	r0, #14
  4019aa:	4b0c      	ldr	r3, [pc, #48]	; (4019dc <configure_usart_wifi+0x80>)
  4019ac:	4798      	blx	r3
	
	//usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
}
  4019ae:	bf00      	nop
  4019b0:	3718      	adds	r7, #24
  4019b2:	46bd      	mov	sp, r7
  4019b4:	bdb0      	pop	{r4, r5, r7, pc}
  4019b6:	bf00      	nop
  4019b8:	004094ac 	.word	0x004094ac
  4019bc:	0040183d 	.word	0x0040183d
  4019c0:	200191d4 	.word	0x200191d4
  4019c4:	00401851 	.word	0x00401851
  4019c8:	40024000 	.word	0x40024000
  4019cc:	0040099d 	.word	0x0040099d
  4019d0:	00400a59 	.word	0x00400a59
  4019d4:	004009dd 	.word	0x004009dd
  4019d8:	00400a0d 	.word	0x00400a0d
  4019dc:	00401769 	.word	0x00401769

004019e0 <wifi_command_response_handler>:

/**
 *  \brief Command response handler for wifi.
 */
void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask) {
  4019e0:	b580      	push	{r7, lr}
  4019e2:	b082      	sub	sp, #8
  4019e4:	af00      	add	r7, sp, #0
  4019e6:	6078      	str	r0, [r7, #4]
  4019e8:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	ioport_toggle_pin_level(LED_PIN);
  4019ea:	2013      	movs	r0, #19
  4019ec:	4b08      	ldr	r3, [pc, #32]	; (401a10 <wifi_command_response_handler+0x30>)
  4019ee:	4798      	blx	r3
	
	input_buffer[buffer_index] = 0;
  4019f0:	4b08      	ldr	r3, [pc, #32]	; (401a14 <wifi_command_response_handler+0x34>)
  4019f2:	681b      	ldr	r3, [r3, #0]
  4019f4:	4a08      	ldr	r2, [pc, #32]	; (401a18 <wifi_command_response_handler+0x38>)
  4019f6:	2100      	movs	r1, #0
  4019f8:	54d1      	strb	r1, [r2, r3]
	data_recieved = 1;
  4019fa:	4b08      	ldr	r3, [pc, #32]	; (401a1c <wifi_command_response_handler+0x3c>)
  4019fc:	2201      	movs	r2, #1
  4019fe:	601a      	str	r2, [r3, #0]
	buffer_index = 0;
  401a00:	4b04      	ldr	r3, [pc, #16]	; (401a14 <wifi_command_response_handler+0x34>)
  401a02:	2200      	movs	r2, #0
  401a04:	601a      	str	r2, [r3, #0]
}
  401a06:	bf00      	nop
  401a08:	3708      	adds	r7, #8
  401a0a:	46bd      	mov	sp, r7
  401a0c:	bd80      	pop	{r7, pc}
  401a0e:	bf00      	nop
  401a10:	0040186d 	.word	0x0040186d
  401a14:	200191c0 	.word	0x200191c0
  401a18:	20018fcc 	.word	0x20018fcc
  401a1c:	200191c8 	.word	0x200191c8

00401a20 <configure_wifi_comm_pin>:

/**
 *  \brief Configures communication pin for wifi.
 */
void configure_wifi_comm_pin(void){
  401a20:	b590      	push	{r4, r7, lr}
  401a22:	b083      	sub	sp, #12
  401a24:	af02      	add	r7, sp, #8
	// we set as the wifi command pin
	// we should be able to do this
	
	//configure button from the button project?
	
	pmc_enable_periph_clk(WIFI_COMM_ID); // put these definitions in wifi.h
  401a26:	200c      	movs	r0, #12
  401a28:	4b0e      	ldr	r3, [pc, #56]	; (401a64 <configure_wifi_comm_pin+0x44>)
  401a2a:	4798      	blx	r3
	// see which pins we used
	// just the rising edge option
	
	pio_set_debounce_filter(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK, 10);
  401a2c:	220a      	movs	r2, #10
  401a2e:	2101      	movs	r1, #1
  401a30:	480d      	ldr	r0, [pc, #52]	; (401a68 <configure_wifi_comm_pin+0x48>)
  401a32:	4b0e      	ldr	r3, [pc, #56]	; (401a6c <configure_wifi_comm_pin+0x4c>)
  401a34:	4798      	blx	r3
	
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK, WIFI_COMM_ATTR, wifi_command_response_handler);
  401a36:	4b0e      	ldr	r3, [pc, #56]	; (401a70 <configure_wifi_comm_pin+0x50>)
  401a38:	9300      	str	r3, [sp, #0]
  401a3a:	2370      	movs	r3, #112	; 0x70
  401a3c:	2201      	movs	r2, #1
  401a3e:	210c      	movs	r1, #12
  401a40:	4809      	ldr	r0, [pc, #36]	; (401a68 <configure_wifi_comm_pin+0x48>)
  401a42:	4c0c      	ldr	r4, [pc, #48]	; (401a74 <configure_wifi_comm_pin+0x54>)
  401a44:	47a0      	blx	r4
	
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  401a46:	200c      	movs	r0, #12
  401a48:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <configure_wifi_comm_pin+0x58>)
  401a4a:	4798      	blx	r3
	
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  401a4c:	2101      	movs	r1, #1
  401a4e:	4806      	ldr	r0, [pc, #24]	; (401a68 <configure_wifi_comm_pin+0x48>)
  401a50:	4b0a      	ldr	r3, [pc, #40]	; (401a7c <configure_wifi_comm_pin+0x5c>)
  401a52:	4798      	blx	r3
	data_recieved = 0;
  401a54:	4b0a      	ldr	r3, [pc, #40]	; (401a80 <configure_wifi_comm_pin+0x60>)
  401a56:	2200      	movs	r2, #0
  401a58:	601a      	str	r2, [r3, #0]
}
  401a5a:	bf00      	nop
  401a5c:	3704      	adds	r7, #4
  401a5e:	46bd      	mov	sp, r7
  401a60:	bd90      	pop	{r4, r7, pc}
  401a62:	bf00      	nop
  401a64:	00402ac9 	.word	0x00402ac9
  401a68:	400e1000 	.word	0x400e1000
  401a6c:	00402301 	.word	0x00402301
  401a70:	004019e1 	.word	0x004019e1
  401a74:	00400385 	.word	0x00400385
  401a78:	00401769 	.word	0x00401769
  401a7c:	00402599 	.word	0x00402599
  401a80:	200191c8 	.word	0x200191c8

00401a84 <wifi_web_setup_handler>:

/**
 *  \brief Handler for setting up wifi.
 */
void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask) {
  401a84:	b480      	push	{r7}
  401a86:	b083      	sub	sp, #12
  401a88:	af00      	add	r7, sp, #0
  401a8a:	6078      	str	r0, [r7, #4]
  401a8c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_setup_flag = true;
  401a8e:	4b04      	ldr	r3, [pc, #16]	; (401aa0 <wifi_web_setup_handler+0x1c>)
  401a90:	2201      	movs	r2, #1
  401a92:	601a      	str	r2, [r3, #0]
}
  401a94:	bf00      	nop
  401a96:	370c      	adds	r7, #12
  401a98:	46bd      	mov	sp, r7
  401a9a:	bc80      	pop	{r7}
  401a9c:	4770      	bx	lr
  401a9e:	bf00      	nop
  401aa0:	200191cc 	.word	0x200191cc

00401aa4 <configure_wifi_web_setup_pin>:

/**
 *  \brief Configures wifi setup pin.
 */
void configure_wifi_web_setup_pin(void){
  401aa4:	b590      	push	{r4, r7, lr}
  401aa6:	b083      	sub	sp, #12
  401aa8:	af02      	add	r7, sp, #8
	
	///* Set direction and pullup on the given button IOPORT */
	//ioport_set_pin_dir(GPIO_WIFI_RESET_PB, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(GPIO_WIFI_RESET_PB, IOPORT_MODE_PULLUP);
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  401aaa:	200c      	movs	r0, #12
  401aac:	4b0e      	ldr	r3, [pc, #56]	; (401ae8 <configure_wifi_web_setup_pin+0x44>)
  401aae:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_MASK, 10);
  401ab0:	220a      	movs	r2, #10
  401ab2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401ab6:	480d      	ldr	r0, [pc, #52]	; (401aec <configure_wifi_web_setup_pin+0x48>)
  401ab8:	4b0d      	ldr	r3, [pc, #52]	; (401af0 <configure_wifi_web_setup_pin+0x4c>)
  401aba:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h */
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_MASK,
  401abc:	4b0d      	ldr	r3, [pc, #52]	; (401af4 <configure_wifi_web_setup_pin+0x50>)
  401abe:	9300      	str	r3, [sp, #0]
  401ac0:	2379      	movs	r3, #121	; 0x79
  401ac2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  401ac6:	210c      	movs	r1, #12
  401ac8:	4808      	ldr	r0, [pc, #32]	; (401aec <configure_wifi_web_setup_pin+0x48>)
  401aca:	4c0b      	ldr	r4, [pc, #44]	; (401af8 <configure_wifi_web_setup_pin+0x54>)
  401acc:	47a0      	blx	r4
			WIFI_SETUP_ATTR, wifi_web_setup_handler);
			
	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type) WIFI_SETUP_ID);
  401ace:	200c      	movs	r0, #12
  401ad0:	4b0a      	ldr	r3, [pc, #40]	; (401afc <configure_wifi_web_setup_pin+0x58>)
  401ad2:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_MASK);
  401ad4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401ad8:	4804      	ldr	r0, [pc, #16]	; (401aec <configure_wifi_web_setup_pin+0x48>)
  401ada:	4b09      	ldr	r3, [pc, #36]	; (401b00 <configure_wifi_web_setup_pin+0x5c>)
  401adc:	4798      	blx	r3
}
  401ade:	bf00      	nop
  401ae0:	3704      	adds	r7, #4
  401ae2:	46bd      	mov	sp, r7
  401ae4:	bd90      	pop	{r4, r7, pc}
  401ae6:	bf00      	nop
  401ae8:	00402ac9 	.word	0x00402ac9
  401aec:	400e1000 	.word	0x400e1000
  401af0:	00402301 	.word	0x00402301
  401af4:	00401a85 	.word	0x00401a85
  401af8:	00400385 	.word	0x00400385
  401afc:	00401769 	.word	0x00401769
  401b00:	00402599 	.word	0x00402599

00401b04 <write_wifi_command>:

/**
 *  \brief Writes wifi command.
 */
void write_wifi_command(char* comm, uint8_t cnt){
  401b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b08:	b085      	sub	sp, #20
  401b0a:	af00      	add	r7, sp, #0
  401b0c:	60f8      	str	r0, [r7, #12]
  401b0e:	460b      	mov	r3, r1
  401b10:	72fb      	strb	r3, [r7, #11]
	data_recieved = 0;
  401b12:	4b46      	ldr	r3, [pc, #280]	; (401c2c <write_wifi_command+0x128>)
  401b14:	2200      	movs	r2, #0
  401b16:	601a      	str	r2, [r3, #0]
	usart_write_line(BOARD_USART, comm);
  401b18:	68f9      	ldr	r1, [r7, #12]
  401b1a:	4845      	ldr	r0, [pc, #276]	; (401c30 <write_wifi_command+0x12c>)
  401b1c:	4b45      	ldr	r3, [pc, #276]	; (401c34 <write_wifi_command+0x130>)
  401b1e:	4798      	blx	r3
	
	timeout_counter = 0;
  401b20:	4b45      	ldr	r3, [pc, #276]	; (401c38 <write_wifi_command+0x134>)
  401b22:	2200      	movs	r2, #0
  401b24:	701a      	strb	r2, [r3, #0]
	while(timeout_counter < cnt && !data_recieved) {
  401b26:	e03d      	b.n	401ba4 <write_wifi_command+0xa0>
		// leave long
		delay_ms(200);
  401b28:	4b44      	ldr	r3, [pc, #272]	; (401c3c <write_wifi_command+0x138>)
  401b2a:	4798      	blx	r3
  401b2c:	4603      	mov	r3, r0
  401b2e:	4619      	mov	r1, r3
  401b30:	f04f 0200 	mov.w	r2, #0
  401b34:	460b      	mov	r3, r1
  401b36:	4614      	mov	r4, r2
  401b38:	18db      	adds	r3, r3, r3
  401b3a:	eb44 0404 	adc.w	r4, r4, r4
  401b3e:	185b      	adds	r3, r3, r1
  401b40:	eb44 0402 	adc.w	r4, r4, r2
  401b44:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401b48:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401b4c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401b50:	4643      	mov	r3, r8
  401b52:	464c      	mov	r4, r9
  401b54:	185b      	adds	r3, r3, r1
  401b56:	eb44 0402 	adc.w	r4, r4, r2
  401b5a:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  401b5e:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  401b62:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  401b66:	4653      	mov	r3, sl
  401b68:	465c      	mov	r4, fp
  401b6a:	4619      	mov	r1, r3
  401b6c:	4622      	mov	r2, r4
  401b6e:	f243 63af 	movw	r3, #13999	; 0x36af
  401b72:	f04f 0400 	mov.w	r4, #0
  401b76:	18cd      	adds	r5, r1, r3
  401b78:	eb42 0604 	adc.w	r6, r2, r4
  401b7c:	4628      	mov	r0, r5
  401b7e:	4631      	mov	r1, r6
  401b80:	4c2f      	ldr	r4, [pc, #188]	; (401c40 <write_wifi_command+0x13c>)
  401b82:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401b86:	f04f 0300 	mov.w	r3, #0
  401b8a:	47a0      	blx	r4
  401b8c:	4603      	mov	r3, r0
  401b8e:	460c      	mov	r4, r1
  401b90:	4618      	mov	r0, r3
  401b92:	4b2c      	ldr	r3, [pc, #176]	; (401c44 <write_wifi_command+0x140>)
  401b94:	4798      	blx	r3
		timeout_counter++;
  401b96:	4b28      	ldr	r3, [pc, #160]	; (401c38 <write_wifi_command+0x134>)
  401b98:	781b      	ldrb	r3, [r3, #0]
  401b9a:	b2db      	uxtb	r3, r3
  401b9c:	3301      	adds	r3, #1
  401b9e:	b2da      	uxtb	r2, r3
  401ba0:	4b25      	ldr	r3, [pc, #148]	; (401c38 <write_wifi_command+0x134>)
  401ba2:	701a      	strb	r2, [r3, #0]
void write_wifi_command(char* comm, uint8_t cnt){
	data_recieved = 0;
	usart_write_line(BOARD_USART, comm);
	
	timeout_counter = 0;
	while(timeout_counter < cnt && !data_recieved) {
  401ba4:	4b24      	ldr	r3, [pc, #144]	; (401c38 <write_wifi_command+0x134>)
  401ba6:	781b      	ldrb	r3, [r3, #0]
  401ba8:	b2db      	uxtb	r3, r3
  401baa:	7afa      	ldrb	r2, [r7, #11]
  401bac:	429a      	cmp	r2, r3
  401bae:	d903      	bls.n	401bb8 <write_wifi_command+0xb4>
  401bb0:	4b1e      	ldr	r3, [pc, #120]	; (401c2c <write_wifi_command+0x128>)
  401bb2:	681b      	ldr	r3, [r3, #0]
  401bb4:	2b00      	cmp	r3, #0
  401bb6:	d0b7      	beq.n	401b28 <write_wifi_command+0x24>
		// leave long
		delay_ms(200);
		timeout_counter++;
	}
	
	delay_ms(100);
  401bb8:	4b20      	ldr	r3, [pc, #128]	; (401c3c <write_wifi_command+0x138>)
  401bba:	4798      	blx	r3
  401bbc:	4603      	mov	r3, r0
  401bbe:	4619      	mov	r1, r3
  401bc0:	f04f 0200 	mov.w	r2, #0
  401bc4:	460b      	mov	r3, r1
  401bc6:	4614      	mov	r4, r2
  401bc8:	18db      	adds	r3, r3, r3
  401bca:	eb44 0404 	adc.w	r4, r4, r4
  401bce:	185b      	adds	r3, r3, r1
  401bd0:	eb44 0402 	adc.w	r4, r4, r2
  401bd4:	0160      	lsls	r0, r4, #5
  401bd6:	6078      	str	r0, [r7, #4]
  401bd8:	6878      	ldr	r0, [r7, #4]
  401bda:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  401bde:	6078      	str	r0, [r7, #4]
  401be0:	0158      	lsls	r0, r3, #5
  401be2:	6038      	str	r0, [r7, #0]
  401be4:	e9d7 5600 	ldrd	r5, r6, [r7]
  401be8:	18ed      	adds	r5, r5, r3
  401bea:	eb46 0604 	adc.w	r6, r6, r4
  401bee:	462b      	mov	r3, r5
  401bf0:	4634      	mov	r4, r6
  401bf2:	185b      	adds	r3, r3, r1
  401bf4:	eb44 0402 	adc.w	r4, r4, r2
  401bf8:	f243 61af 	movw	r1, #13999	; 0x36af
  401bfc:	f04f 0200 	mov.w	r2, #0
  401c00:	185d      	adds	r5, r3, r1
  401c02:	eb44 0602 	adc.w	r6, r4, r2
  401c06:	4628      	mov	r0, r5
  401c08:	4631      	mov	r1, r6
  401c0a:	4c0d      	ldr	r4, [pc, #52]	; (401c40 <write_wifi_command+0x13c>)
  401c0c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401c10:	f04f 0300 	mov.w	r3, #0
  401c14:	47a0      	blx	r4
  401c16:	4603      	mov	r3, r0
  401c18:	460c      	mov	r4, r1
  401c1a:	4618      	mov	r0, r3
  401c1c:	4b09      	ldr	r3, [pc, #36]	; (401c44 <write_wifi_command+0x140>)
  401c1e:	4798      	blx	r3
}
  401c20:	bf00      	nop
  401c22:	3714      	adds	r7, #20
  401c24:	46bd      	mov	sp, r7
  401c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c2a:	bf00      	nop
  401c2c:	200191c8 	.word	0x200191c8
  401c30:	40024000 	.word	0x40024000
  401c34:	00400b11 	.word	0x00400b11
  401c38:	200191c4 	.word	0x200191c4
  401c3c:	00401829 	.word	0x00401829
  401c40:	00403689 	.word	0x00403689
  401c44:	20000001 	.word	0x20000001

00401c48 <write_image_to_file>:

/**
 *  \brief Writes image to file.
 */
void write_image_to_file(void){
  401c48:	b580      	push	{r7, lr}
  401c4a:	b0a4      	sub	sp, #144	; 0x90
  401c4c:	af00      	add	r7, sp, #0
	// will have already checked if image is valid
	write_wifi_command("fde image.jpg\r\n", 2);
  401c4e:	2102      	movs	r1, #2
  401c50:	4815      	ldr	r0, [pc, #84]	; (401ca8 <write_image_to_file+0x60>)
  401c52:	4b16      	ldr	r3, [pc, #88]	; (401cac <write_image_to_file+0x64>)
  401c54:	4798      	blx	r3
	char* templated_command[35];
	sprintf(templated_command, "fcr image.jpg %d\r\n", image_length);
  401c56:	4b16      	ldr	r3, [pc, #88]	; (401cb0 <write_image_to_file+0x68>)
  401c58:	681a      	ldr	r2, [r3, #0]
  401c5a:	463b      	mov	r3, r7
  401c5c:	4915      	ldr	r1, [pc, #84]	; (401cb4 <write_image_to_file+0x6c>)
  401c5e:	4618      	mov	r0, r3
  401c60:	4b15      	ldr	r3, [pc, #84]	; (401cb8 <write_image_to_file+0x70>)
  401c62:	4798      	blx	r3
	usart_write_line(BOARD_USART, templated_command);
  401c64:	463b      	mov	r3, r7
  401c66:	4619      	mov	r1, r3
  401c68:	4814      	ldr	r0, [pc, #80]	; (401cbc <write_image_to_file+0x74>)
  401c6a:	4b15      	ldr	r3, [pc, #84]	; (401cc0 <write_image_to_file+0x78>)
  401c6c:	4798      	blx	r3
	
	for (int i = 0; i < image_length; i++)
  401c6e:	2300      	movs	r3, #0
  401c70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  401c74:	e00e      	b.n	401c94 <write_image_to_file+0x4c>
	{
		usart_putchar(BOARD_USART, (uint32_t) ((uint8_t*) start_of_image_ptr)[i]);
  401c76:	4b13      	ldr	r3, [pc, #76]	; (401cc4 <write_image_to_file+0x7c>)
  401c78:	681a      	ldr	r2, [r3, #0]
  401c7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  401c7e:	4413      	add	r3, r2
  401c80:	781b      	ldrb	r3, [r3, #0]
  401c82:	4619      	mov	r1, r3
  401c84:	480d      	ldr	r0, [pc, #52]	; (401cbc <write_image_to_file+0x74>)
  401c86:	4b10      	ldr	r3, [pc, #64]	; (401cc8 <write_image_to_file+0x80>)
  401c88:	4798      	blx	r3
	write_wifi_command("fde image.jpg\r\n", 2);
	char* templated_command[35];
	sprintf(templated_command, "fcr image.jpg %d\r\n", image_length);
	usart_write_line(BOARD_USART, templated_command);
	
	for (int i = 0; i < image_length; i++)
  401c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  401c8e:	3301      	adds	r3, #1
  401c90:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  401c94:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
  401c98:	4b05      	ldr	r3, [pc, #20]	; (401cb0 <write_image_to_file+0x68>)
  401c9a:	681b      	ldr	r3, [r3, #0]
  401c9c:	429a      	cmp	r2, r3
  401c9e:	d3ea      	bcc.n	401c76 <write_image_to_file+0x2e>
	{
		usart_putchar(BOARD_USART, (uint32_t) ((uint8_t*) start_of_image_ptr)[i]);
	}
}
  401ca0:	bf00      	nop
  401ca2:	3790      	adds	r7, #144	; 0x90
  401ca4:	46bd      	mov	sp, r7
  401ca6:	bd80      	pop	{r7, pc}
  401ca8:	004094c4 	.word	0x004094c4
  401cac:	00401b05 	.word	0x00401b05
  401cb0:	2000091c 	.word	0x2000091c
  401cb4:	004094d4 	.word	0x004094d4
  401cb8:	00403a8d 	.word	0x00403a8d
  401cbc:	40024000 	.word	0x40024000
  401cc0:	00400b11 	.word	0x00400b11
  401cc4:	20018fc4 	.word	0x20018fc4
  401cc8:	00400ae1 	.word	0x00400ae1
  401ccc:	00000000 	.word	0x00000000

00401cd0 <blink_LED>:
	sprintf(templated_command, "fcr batman.txt %d\r\n", num_bytes);
	usart_write_line(BOARD_USART, templated_command);
	usart_write_line(BOARD_USART, message);
}

void blink_LED(int ms_blink){
  401cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401cd2:	b083      	sub	sp, #12
  401cd4:	af00      	add	r7, sp, #0
  401cd6:	6078      	str	r0, [r7, #4]
	delay_ms(ms_blink);
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	2b00      	cmp	r3, #0
  401cdc:	d026      	beq.n	401d2c <blink_LED+0x5c>
  401cde:	687b      	ldr	r3, [r7, #4]
  401ce0:	461d      	mov	r5, r3
  401ce2:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401ce6:	4b66      	ldr	r3, [pc, #408]	; (401e80 <blink_LED+0x1b0>)
  401ce8:	4798      	blx	r3
  401cea:	4603      	mov	r3, r0
  401cec:	f04f 0400 	mov.w	r4, #0
  401cf0:	fb03 f106 	mul.w	r1, r3, r6
  401cf4:	fb05 f204 	mul.w	r2, r5, r4
  401cf8:	440a      	add	r2, r1
  401cfa:	fba5 3403 	umull	r3, r4, r5, r3
  401cfe:	4422      	add	r2, r4
  401d00:	4614      	mov	r4, r2
  401d02:	f243 61af 	movw	r1, #13999	; 0x36af
  401d06:	f04f 0200 	mov.w	r2, #0
  401d0a:	185d      	adds	r5, r3, r1
  401d0c:	eb44 0602 	adc.w	r6, r4, r2
  401d10:	4628      	mov	r0, r5
  401d12:	4631      	mov	r1, r6
  401d14:	4c5b      	ldr	r4, [pc, #364]	; (401e84 <blink_LED+0x1b4>)
  401d16:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401d1a:	f04f 0300 	mov.w	r3, #0
  401d1e:	47a0      	blx	r4
  401d20:	4603      	mov	r3, r0
  401d22:	460c      	mov	r4, r1
  401d24:	4618      	mov	r0, r3
  401d26:	4b58      	ldr	r3, [pc, #352]	; (401e88 <blink_LED+0x1b8>)
  401d28:	4798      	blx	r3
  401d2a:	e016      	b.n	401d5a <blink_LED+0x8a>
  401d2c:	4b54      	ldr	r3, [pc, #336]	; (401e80 <blink_LED+0x1b0>)
  401d2e:	4798      	blx	r3
  401d30:	4603      	mov	r3, r0
  401d32:	f04f 0400 	mov.w	r4, #0
  401d36:	a250      	add	r2, pc, #320	; (adr r2, 401e78 <blink_LED+0x1a8>)
  401d38:	e9d2 1200 	ldrd	r1, r2, [r2]
  401d3c:	185d      	adds	r5, r3, r1
  401d3e:	eb44 0602 	adc.w	r6, r4, r2
  401d42:	4628      	mov	r0, r5
  401d44:	4631      	mov	r1, r6
  401d46:	4c4f      	ldr	r4, [pc, #316]	; (401e84 <blink_LED+0x1b4>)
  401d48:	4a50      	ldr	r2, [pc, #320]	; (401e8c <blink_LED+0x1bc>)
  401d4a:	f04f 0300 	mov.w	r3, #0
  401d4e:	47a0      	blx	r4
  401d50:	4603      	mov	r3, r0
  401d52:	460c      	mov	r4, r1
  401d54:	4618      	mov	r0, r3
  401d56:	4b4c      	ldr	r3, [pc, #304]	; (401e88 <blink_LED+0x1b8>)
  401d58:	4798      	blx	r3
	ioport_toggle_pin_level(LED_PIN);
  401d5a:	2013      	movs	r0, #19
  401d5c:	4b4c      	ldr	r3, [pc, #304]	; (401e90 <blink_LED+0x1c0>)
  401d5e:	4798      	blx	r3
	delay_ms(ms_blink);
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	2b00      	cmp	r3, #0
  401d64:	d026      	beq.n	401db4 <blink_LED+0xe4>
  401d66:	687b      	ldr	r3, [r7, #4]
  401d68:	461d      	mov	r5, r3
  401d6a:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401d6e:	4b44      	ldr	r3, [pc, #272]	; (401e80 <blink_LED+0x1b0>)
  401d70:	4798      	blx	r3
  401d72:	4603      	mov	r3, r0
  401d74:	f04f 0400 	mov.w	r4, #0
  401d78:	fb03 f106 	mul.w	r1, r3, r6
  401d7c:	fb05 f204 	mul.w	r2, r5, r4
  401d80:	440a      	add	r2, r1
  401d82:	fba5 3403 	umull	r3, r4, r5, r3
  401d86:	4422      	add	r2, r4
  401d88:	4614      	mov	r4, r2
  401d8a:	f243 61af 	movw	r1, #13999	; 0x36af
  401d8e:	f04f 0200 	mov.w	r2, #0
  401d92:	185d      	adds	r5, r3, r1
  401d94:	eb44 0602 	adc.w	r6, r4, r2
  401d98:	4628      	mov	r0, r5
  401d9a:	4631      	mov	r1, r6
  401d9c:	4c39      	ldr	r4, [pc, #228]	; (401e84 <blink_LED+0x1b4>)
  401d9e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401da2:	f04f 0300 	mov.w	r3, #0
  401da6:	47a0      	blx	r4
  401da8:	4603      	mov	r3, r0
  401daa:	460c      	mov	r4, r1
  401dac:	4618      	mov	r0, r3
  401dae:	4b36      	ldr	r3, [pc, #216]	; (401e88 <blink_LED+0x1b8>)
  401db0:	4798      	blx	r3
  401db2:	e016      	b.n	401de2 <blink_LED+0x112>
  401db4:	4b32      	ldr	r3, [pc, #200]	; (401e80 <blink_LED+0x1b0>)
  401db6:	4798      	blx	r3
  401db8:	4603      	mov	r3, r0
  401dba:	f04f 0400 	mov.w	r4, #0
  401dbe:	a22e      	add	r2, pc, #184	; (adr r2, 401e78 <blink_LED+0x1a8>)
  401dc0:	e9d2 1200 	ldrd	r1, r2, [r2]
  401dc4:	185d      	adds	r5, r3, r1
  401dc6:	eb44 0602 	adc.w	r6, r4, r2
  401dca:	4628      	mov	r0, r5
  401dcc:	4631      	mov	r1, r6
  401dce:	4c2d      	ldr	r4, [pc, #180]	; (401e84 <blink_LED+0x1b4>)
  401dd0:	4a2e      	ldr	r2, [pc, #184]	; (401e8c <blink_LED+0x1bc>)
  401dd2:	f04f 0300 	mov.w	r3, #0
  401dd6:	47a0      	blx	r4
  401dd8:	4603      	mov	r3, r0
  401dda:	460c      	mov	r4, r1
  401ddc:	4618      	mov	r0, r3
  401dde:	4b2a      	ldr	r3, [pc, #168]	; (401e88 <blink_LED+0x1b8>)
  401de0:	4798      	blx	r3
	ioport_toggle_pin_level(LED_PIN);
  401de2:	2013      	movs	r0, #19
  401de4:	4b2a      	ldr	r3, [pc, #168]	; (401e90 <blink_LED+0x1c0>)
  401de6:	4798      	blx	r3
	delay_ms(ms_blink);
  401de8:	687b      	ldr	r3, [r7, #4]
  401dea:	2b00      	cmp	r3, #0
  401dec:	d026      	beq.n	401e3c <blink_LED+0x16c>
  401dee:	687b      	ldr	r3, [r7, #4]
  401df0:	461d      	mov	r5, r3
  401df2:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401df6:	4b22      	ldr	r3, [pc, #136]	; (401e80 <blink_LED+0x1b0>)
  401df8:	4798      	blx	r3
  401dfa:	4603      	mov	r3, r0
  401dfc:	f04f 0400 	mov.w	r4, #0
  401e00:	fb03 f106 	mul.w	r1, r3, r6
  401e04:	fb05 f204 	mul.w	r2, r5, r4
  401e08:	440a      	add	r2, r1
  401e0a:	fba5 3403 	umull	r3, r4, r5, r3
  401e0e:	4422      	add	r2, r4
  401e10:	4614      	mov	r4, r2
  401e12:	f243 61af 	movw	r1, #13999	; 0x36af
  401e16:	f04f 0200 	mov.w	r2, #0
  401e1a:	185d      	adds	r5, r3, r1
  401e1c:	eb44 0602 	adc.w	r6, r4, r2
  401e20:	4628      	mov	r0, r5
  401e22:	4631      	mov	r1, r6
  401e24:	4c17      	ldr	r4, [pc, #92]	; (401e84 <blink_LED+0x1b4>)
  401e26:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401e2a:	f04f 0300 	mov.w	r3, #0
  401e2e:	47a0      	blx	r4
  401e30:	4603      	mov	r3, r0
  401e32:	460c      	mov	r4, r1
  401e34:	4618      	mov	r0, r3
  401e36:	4b14      	ldr	r3, [pc, #80]	; (401e88 <blink_LED+0x1b8>)
  401e38:	4798      	blx	r3
}
  401e3a:	e016      	b.n	401e6a <blink_LED+0x19a>
void blink_LED(int ms_blink){
	delay_ms(ms_blink);
	ioport_toggle_pin_level(LED_PIN);
	delay_ms(ms_blink);
	ioport_toggle_pin_level(LED_PIN);
	delay_ms(ms_blink);
  401e3c:	4b10      	ldr	r3, [pc, #64]	; (401e80 <blink_LED+0x1b0>)
  401e3e:	4798      	blx	r3
  401e40:	4603      	mov	r3, r0
  401e42:	f04f 0400 	mov.w	r4, #0
  401e46:	a20c      	add	r2, pc, #48	; (adr r2, 401e78 <blink_LED+0x1a8>)
  401e48:	e9d2 1200 	ldrd	r1, r2, [r2]
  401e4c:	185d      	adds	r5, r3, r1
  401e4e:	eb44 0602 	adc.w	r6, r4, r2
  401e52:	4628      	mov	r0, r5
  401e54:	4631      	mov	r1, r6
  401e56:	4c0b      	ldr	r4, [pc, #44]	; (401e84 <blink_LED+0x1b4>)
  401e58:	4a0c      	ldr	r2, [pc, #48]	; (401e8c <blink_LED+0x1bc>)
  401e5a:	f04f 0300 	mov.w	r3, #0
  401e5e:	47a0      	blx	r4
  401e60:	4603      	mov	r3, r0
  401e62:	460c      	mov	r4, r1
  401e64:	4618      	mov	r0, r3
  401e66:	4b08      	ldr	r3, [pc, #32]	; (401e88 <blink_LED+0x1b8>)
  401e68:	4798      	blx	r3
}
  401e6a:	bf00      	nop
  401e6c:	370c      	adds	r7, #12
  401e6e:	46bd      	mov	sp, r7
  401e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401e72:	bf00      	nop
  401e74:	f3af 8000 	nop.w
  401e78:	00d59f7f 	.word	0x00d59f7f
  401e7c:	00000000 	.word	0x00000000
  401e80:	00401829 	.word	0x00401829
  401e84:	00403689 	.word	0x00403689
  401e88:	20000001 	.word	0x20000001
  401e8c:	00d59f80 	.word	0x00d59f80
  401e90:	0040186d 	.word	0x0040186d

00401e94 <wifi_setup>:

void wifi_setup(void){
  401e94:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
  401e98:	b082      	sub	sp, #8
  401e9a:	af00      	add	r7, sp, #0
	
	int connected = 0;
  401e9c:	2300      	movs	r3, #0
  401e9e:	607b      	str	r3, [r7, #4]
	int seconds = 0;
  401ea0:	2300      	movs	r3, #0
  401ea2:	603b      	str	r3, [r7, #0]
	
	write_wifi_command("setup web\r\n", 2000);
  401ea4:	21d0      	movs	r1, #208	; 0xd0
  401ea6:	482b      	ldr	r0, [pc, #172]	; (401f54 <wifi_setup+0xc0>)
  401ea8:	4b2b      	ldr	r3, [pc, #172]	; (401f58 <wifi_setup+0xc4>)
  401eaa:	4798      	blx	r3
			
	while(!connected){
  401eac:	e046      	b.n	401f3c <wifi_setup+0xa8>
				
		connected = strstr(input_buffer, "[Associated]\r\n");
  401eae:	492b      	ldr	r1, [pc, #172]	; (401f5c <wifi_setup+0xc8>)
  401eb0:	482b      	ldr	r0, [pc, #172]	; (401f60 <wifi_setup+0xcc>)
  401eb2:	4b2c      	ldr	r3, [pc, #176]	; (401f64 <wifi_setup+0xd0>)
  401eb4:	4798      	blx	r3
  401eb6:	4603      	mov	r3, r0
  401eb8:	607b      	str	r3, [r7, #4]
		if (seconds > 1500) {
  401eba:	683b      	ldr	r3, [r7, #0]
  401ebc:	f240 52dc 	movw	r2, #1500	; 0x5dc
  401ec0:	4293      	cmp	r3, r2
  401ec2:	dd02      	ble.n	401eca <wifi_setup+0x36>
			blink_LED(50);
  401ec4:	2032      	movs	r0, #50	; 0x32
  401ec6:	4b28      	ldr	r3, [pc, #160]	; (401f68 <wifi_setup+0xd4>)
  401ec8:	4798      	blx	r3
		}
		delay_ms(200);
  401eca:	4b28      	ldr	r3, [pc, #160]	; (401f6c <wifi_setup+0xd8>)
  401ecc:	4798      	blx	r3
  401ece:	4603      	mov	r3, r0
  401ed0:	4619      	mov	r1, r3
  401ed2:	f04f 0200 	mov.w	r2, #0
  401ed6:	460b      	mov	r3, r1
  401ed8:	4614      	mov	r4, r2
  401eda:	18db      	adds	r3, r3, r3
  401edc:	eb44 0404 	adc.w	r4, r4, r4
  401ee0:	185b      	adds	r3, r3, r1
  401ee2:	eb44 0402 	adc.w	r4, r4, r2
  401ee6:	00e6      	lsls	r6, r4, #3
  401ee8:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401eec:	00dd      	lsls	r5, r3, #3
  401eee:	462b      	mov	r3, r5
  401ef0:	4634      	mov	r4, r6
  401ef2:	185b      	adds	r3, r3, r1
  401ef4:	eb44 0402 	adc.w	r4, r4, r2
  401ef8:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401efc:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401f00:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401f04:	4643      	mov	r3, r8
  401f06:	464c      	mov	r4, r9
  401f08:	4619      	mov	r1, r3
  401f0a:	4622      	mov	r2, r4
  401f0c:	f243 63af 	movw	r3, #13999	; 0x36af
  401f10:	f04f 0400 	mov.w	r4, #0
  401f14:	eb11 0b03 	adds.w	fp, r1, r3
  401f18:	eb42 0c04 	adc.w	ip, r2, r4
  401f1c:	4658      	mov	r0, fp
  401f1e:	4661      	mov	r1, ip
  401f20:	4c13      	ldr	r4, [pc, #76]	; (401f70 <wifi_setup+0xdc>)
  401f22:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401f26:	f04f 0300 	mov.w	r3, #0
  401f2a:	47a0      	blx	r4
  401f2c:	4603      	mov	r3, r0
  401f2e:	460c      	mov	r4, r1
  401f30:	4618      	mov	r0, r3
  401f32:	4b10      	ldr	r3, [pc, #64]	; (401f74 <wifi_setup+0xe0>)
  401f34:	4798      	blx	r3
		seconds++;
  401f36:	683b      	ldr	r3, [r7, #0]
  401f38:	3301      	adds	r3, #1
  401f3a:	603b      	str	r3, [r7, #0]
	int connected = 0;
	int seconds = 0;
	
	write_wifi_command("setup web\r\n", 2000);
			
	while(!connected){
  401f3c:	687b      	ldr	r3, [r7, #4]
  401f3e:	2b00      	cmp	r3, #0
  401f40:	d0b5      	beq.n	401eae <wifi_setup+0x1a>
		}
		delay_ms(200);
		seconds++;
	}
			
	wifi_setup_flag = false;
  401f42:	4b0d      	ldr	r3, [pc, #52]	; (401f78 <wifi_setup+0xe4>)
  401f44:	2200      	movs	r2, #0
  401f46:	601a      	str	r2, [r3, #0]
  401f48:	bf00      	nop
  401f4a:	3708      	adds	r7, #8
  401f4c:	46bd      	mov	sp, r7
  401f4e:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
  401f52:	bf00      	nop
  401f54:	00409510 	.word	0x00409510
  401f58:	00401b05 	.word	0x00401b05
  401f5c:	0040951c 	.word	0x0040951c
  401f60:	20018fcc 	.word	0x20018fcc
  401f64:	00403e61 	.word	0x00403e61
  401f68:	00401cd1 	.word	0x00401cd1
  401f6c:	00401829 	.word	0x00401829
  401f70:	00403689 	.word	0x00403689
  401f74:	20000001 	.word	0x20000001
  401f78:	200191cc 	.word	0x200191cc

00401f7c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401f7c:	b580      	push	{r7, lr}
  401f7e:	b082      	sub	sp, #8
  401f80:	af00      	add	r7, sp, #0
  401f82:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f84:	687b      	ldr	r3, [r7, #4]
  401f86:	2b07      	cmp	r3, #7
  401f88:	d831      	bhi.n	401fee <osc_enable+0x72>
  401f8a:	a201      	add	r2, pc, #4	; (adr r2, 401f90 <osc_enable+0x14>)
  401f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f90:	00401fed 	.word	0x00401fed
  401f94:	00401fb1 	.word	0x00401fb1
  401f98:	00401fb9 	.word	0x00401fb9
  401f9c:	00401fc1 	.word	0x00401fc1
  401fa0:	00401fc9 	.word	0x00401fc9
  401fa4:	00401fd1 	.word	0x00401fd1
  401fa8:	00401fd9 	.word	0x00401fd9
  401fac:	00401fe3 	.word	0x00401fe3
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401fb0:	2000      	movs	r0, #0
  401fb2:	4b11      	ldr	r3, [pc, #68]	; (401ff8 <osc_enable+0x7c>)
  401fb4:	4798      	blx	r3
		break;
  401fb6:	e01a      	b.n	401fee <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401fb8:	2001      	movs	r0, #1
  401fba:	4b0f      	ldr	r3, [pc, #60]	; (401ff8 <osc_enable+0x7c>)
  401fbc:	4798      	blx	r3
		break;
  401fbe:	e016      	b.n	401fee <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401fc0:	2000      	movs	r0, #0
  401fc2:	4b0e      	ldr	r3, [pc, #56]	; (401ffc <osc_enable+0x80>)
  401fc4:	4798      	blx	r3
		break;
  401fc6:	e012      	b.n	401fee <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401fc8:	2010      	movs	r0, #16
  401fca:	4b0c      	ldr	r3, [pc, #48]	; (401ffc <osc_enable+0x80>)
  401fcc:	4798      	blx	r3
		break;
  401fce:	e00e      	b.n	401fee <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401fd0:	2020      	movs	r0, #32
  401fd2:	4b0a      	ldr	r3, [pc, #40]	; (401ffc <osc_enable+0x80>)
  401fd4:	4798      	blx	r3
		break;
  401fd6:	e00a      	b.n	401fee <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401fd8:	213e      	movs	r1, #62	; 0x3e
  401fda:	2000      	movs	r0, #0
  401fdc:	4b08      	ldr	r3, [pc, #32]	; (402000 <osc_enable+0x84>)
  401fde:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401fe0:	e005      	b.n	401fee <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401fe2:	213e      	movs	r1, #62	; 0x3e
  401fe4:	2001      	movs	r0, #1
  401fe6:	4b06      	ldr	r3, [pc, #24]	; (402000 <osc_enable+0x84>)
  401fe8:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401fea:	e000      	b.n	401fee <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  401fec:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  401fee:	bf00      	nop
  401ff0:	3708      	adds	r7, #8
  401ff2:	46bd      	mov	sp, r7
  401ff4:	bd80      	pop	{r7, pc}
  401ff6:	bf00      	nop
  401ff8:	004028ad 	.word	0x004028ad
  401ffc:	00402919 	.word	0x00402919
  402000:	00402989 	.word	0x00402989

00402004 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  402004:	b580      	push	{r7, lr}
  402006:	b082      	sub	sp, #8
  402008:	af00      	add	r7, sp, #0
  40200a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40200c:	687b      	ldr	r3, [r7, #4]
  40200e:	2b07      	cmp	r3, #7
  402010:	d826      	bhi.n	402060 <osc_is_ready+0x5c>
  402012:	a201      	add	r2, pc, #4	; (adr r2, 402018 <osc_is_ready+0x14>)
  402014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402018:	00402039 	.word	0x00402039
  40201c:	0040203d 	.word	0x0040203d
  402020:	0040203d 	.word	0x0040203d
  402024:	0040204f 	.word	0x0040204f
  402028:	0040204f 	.word	0x0040204f
  40202c:	0040204f 	.word	0x0040204f
  402030:	0040204f 	.word	0x0040204f
  402034:	0040204f 	.word	0x0040204f
	case OSC_SLCK_32K_RC:
		return 1;
  402038:	2301      	movs	r3, #1
  40203a:	e012      	b.n	402062 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40203c:	4b0b      	ldr	r3, [pc, #44]	; (40206c <osc_is_ready+0x68>)
  40203e:	4798      	blx	r3
  402040:	4603      	mov	r3, r0
  402042:	2b00      	cmp	r3, #0
  402044:	bf14      	ite	ne
  402046:	2301      	movne	r3, #1
  402048:	2300      	moveq	r3, #0
  40204a:	b2db      	uxtb	r3, r3
  40204c:	e009      	b.n	402062 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40204e:	4b08      	ldr	r3, [pc, #32]	; (402070 <osc_is_ready+0x6c>)
  402050:	4798      	blx	r3
  402052:	4603      	mov	r3, r0
  402054:	2b00      	cmp	r3, #0
  402056:	bf14      	ite	ne
  402058:	2301      	movne	r3, #1
  40205a:	2300      	moveq	r3, #0
  40205c:	b2db      	uxtb	r3, r3
  40205e:	e000      	b.n	402062 <osc_is_ready+0x5e>
	}

	return 0;
  402060:	2300      	movs	r3, #0
}
  402062:	4618      	mov	r0, r3
  402064:	3708      	adds	r7, #8
  402066:	46bd      	mov	sp, r7
  402068:	bd80      	pop	{r7, pc}
  40206a:	bf00      	nop
  40206c:	004028e5 	.word	0x004028e5
  402070:	00402a01 	.word	0x00402a01

00402074 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402074:	b480      	push	{r7}
  402076:	b083      	sub	sp, #12
  402078:	af00      	add	r7, sp, #0
  40207a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40207c:	687b      	ldr	r3, [r7, #4]
  40207e:	2b07      	cmp	r3, #7
  402080:	d825      	bhi.n	4020ce <osc_get_rate+0x5a>
  402082:	a201      	add	r2, pc, #4	; (adr r2, 402088 <osc_get_rate+0x14>)
  402084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402088:	004020a9 	.word	0x004020a9
  40208c:	004020af 	.word	0x004020af
  402090:	004020b5 	.word	0x004020b5
  402094:	004020bb 	.word	0x004020bb
  402098:	004020bf 	.word	0x004020bf
  40209c:	004020c3 	.word	0x004020c3
  4020a0:	004020c7 	.word	0x004020c7
  4020a4:	004020cb 	.word	0x004020cb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4020a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4020ac:	e010      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4020ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4020b2:	e00d      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4020b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4020b8:	e00a      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4020ba:	4b08      	ldr	r3, [pc, #32]	; (4020dc <osc_get_rate+0x68>)
  4020bc:	e008      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4020be:	4b08      	ldr	r3, [pc, #32]	; (4020e0 <osc_get_rate+0x6c>)
  4020c0:	e006      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4020c2:	4b08      	ldr	r3, [pc, #32]	; (4020e4 <osc_get_rate+0x70>)
  4020c4:	e004      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4020c6:	4b07      	ldr	r3, [pc, #28]	; (4020e4 <osc_get_rate+0x70>)
  4020c8:	e002      	b.n	4020d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4020ca:	4b06      	ldr	r3, [pc, #24]	; (4020e4 <osc_get_rate+0x70>)
  4020cc:	e000      	b.n	4020d0 <osc_get_rate+0x5c>
	}

	return 0;
  4020ce:	2300      	movs	r3, #0
}
  4020d0:	4618      	mov	r0, r3
  4020d2:	370c      	adds	r7, #12
  4020d4:	46bd      	mov	sp, r7
  4020d6:	bc80      	pop	{r7}
  4020d8:	4770      	bx	lr
  4020da:	bf00      	nop
  4020dc:	003d0900 	.word	0x003d0900
  4020e0:	007a1200 	.word	0x007a1200
  4020e4:	00b71b00 	.word	0x00b71b00

004020e8 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4020e8:	b580      	push	{r7, lr}
  4020ea:	b082      	sub	sp, #8
  4020ec:	af00      	add	r7, sp, #0
  4020ee:	4603      	mov	r3, r0
  4020f0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4020f2:	bf00      	nop
  4020f4:	79fb      	ldrb	r3, [r7, #7]
  4020f6:	4618      	mov	r0, r3
  4020f8:	4b05      	ldr	r3, [pc, #20]	; (402110 <osc_wait_ready+0x28>)
  4020fa:	4798      	blx	r3
  4020fc:	4603      	mov	r3, r0
  4020fe:	f083 0301 	eor.w	r3, r3, #1
  402102:	b2db      	uxtb	r3, r3
  402104:	2b00      	cmp	r3, #0
  402106:	d1f5      	bne.n	4020f4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  402108:	bf00      	nop
  40210a:	3708      	adds	r7, #8
  40210c:	46bd      	mov	sp, r7
  40210e:	bd80      	pop	{r7, pc}
  402110:	00402005 	.word	0x00402005

00402114 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  402114:	b580      	push	{r7, lr}
  402116:	b086      	sub	sp, #24
  402118:	af00      	add	r7, sp, #0
  40211a:	60f8      	str	r0, [r7, #12]
  40211c:	607a      	str	r2, [r7, #4]
  40211e:	603b      	str	r3, [r7, #0]
  402120:	460b      	mov	r3, r1
  402122:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  402124:	7afb      	ldrb	r3, [r7, #11]
  402126:	4618      	mov	r0, r3
  402128:	4b0d      	ldr	r3, [pc, #52]	; (402160 <pll_config_init+0x4c>)
  40212a:	4798      	blx	r3
  40212c:	4602      	mov	r2, r0
  40212e:	687b      	ldr	r3, [r7, #4]
  402130:	fbb2 f3f3 	udiv	r3, r2, r3
  402134:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  402136:	697b      	ldr	r3, [r7, #20]
  402138:	683a      	ldr	r2, [r7, #0]
  40213a:	fb02 f303 	mul.w	r3, r2, r3
  40213e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  402140:	683b      	ldr	r3, [r7, #0]
  402142:	3b01      	subs	r3, #1
  402144:	041a      	lsls	r2, r3, #16
  402146:	4b07      	ldr	r3, [pc, #28]	; (402164 <pll_config_init+0x50>)
  402148:	4013      	ands	r3, r2
  40214a:	687a      	ldr	r2, [r7, #4]
  40214c:	b2d2      	uxtb	r2, r2
  40214e:	4313      	orrs	r3, r2
  402150:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  402154:	68fb      	ldr	r3, [r7, #12]
  402156:	601a      	str	r2, [r3, #0]
}
  402158:	bf00      	nop
  40215a:	3718      	adds	r7, #24
  40215c:	46bd      	mov	sp, r7
  40215e:	bd80      	pop	{r7, pc}
  402160:	00402075 	.word	0x00402075
  402164:	07ff0000 	.word	0x07ff0000

00402168 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  402168:	b580      	push	{r7, lr}
  40216a:	b082      	sub	sp, #8
  40216c:	af00      	add	r7, sp, #0
  40216e:	6078      	str	r0, [r7, #4]
  402170:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  402172:	683b      	ldr	r3, [r7, #0]
  402174:	2b00      	cmp	r3, #0
  402176:	d108      	bne.n	40218a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  402178:	4b09      	ldr	r3, [pc, #36]	; (4021a0 <pll_enable+0x38>)
  40217a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40217c:	4a09      	ldr	r2, [pc, #36]	; (4021a4 <pll_enable+0x3c>)
  40217e:	687b      	ldr	r3, [r7, #4]
  402180:	681b      	ldr	r3, [r3, #0]
  402182:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402186:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  402188:	e005      	b.n	402196 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  40218a:	4b07      	ldr	r3, [pc, #28]	; (4021a8 <pll_enable+0x40>)
  40218c:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40218e:	4a05      	ldr	r2, [pc, #20]	; (4021a4 <pll_enable+0x3c>)
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	681b      	ldr	r3, [r3, #0]
  402194:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  402196:	bf00      	nop
  402198:	3708      	adds	r7, #8
  40219a:	46bd      	mov	sp, r7
  40219c:	bd80      	pop	{r7, pc}
  40219e:	bf00      	nop
  4021a0:	00402a19 	.word	0x00402a19
  4021a4:	400e0400 	.word	0x400e0400
  4021a8:	00402a99 	.word	0x00402a99

004021ac <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4021ac:	b580      	push	{r7, lr}
  4021ae:	b082      	sub	sp, #8
  4021b0:	af00      	add	r7, sp, #0
  4021b2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4021b4:	687b      	ldr	r3, [r7, #4]
  4021b6:	2b00      	cmp	r3, #0
  4021b8:	d103      	bne.n	4021c2 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4021ba:	4b05      	ldr	r3, [pc, #20]	; (4021d0 <pll_is_locked+0x24>)
  4021bc:	4798      	blx	r3
  4021be:	4603      	mov	r3, r0
  4021c0:	e002      	b.n	4021c8 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4021c2:	4b04      	ldr	r3, [pc, #16]	; (4021d4 <pll_is_locked+0x28>)
  4021c4:	4798      	blx	r3
  4021c6:	4603      	mov	r3, r0
	}
}
  4021c8:	4618      	mov	r0, r3
  4021ca:	3708      	adds	r7, #8
  4021cc:	46bd      	mov	sp, r7
  4021ce:	bd80      	pop	{r7, pc}
  4021d0:	00402a31 	.word	0x00402a31
  4021d4:	00402ab1 	.word	0x00402ab1

004021d8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4021d8:	b580      	push	{r7, lr}
  4021da:	b082      	sub	sp, #8
  4021dc:	af00      	add	r7, sp, #0
  4021de:	4603      	mov	r3, r0
  4021e0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4021e2:	79fb      	ldrb	r3, [r7, #7]
  4021e4:	3b03      	subs	r3, #3
  4021e6:	2b04      	cmp	r3, #4
  4021e8:	d808      	bhi.n	4021fc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4021ea:	79fb      	ldrb	r3, [r7, #7]
  4021ec:	4618      	mov	r0, r3
  4021ee:	4b06      	ldr	r3, [pc, #24]	; (402208 <pll_enable_source+0x30>)
  4021f0:	4798      	blx	r3
		osc_wait_ready(e_src);
  4021f2:	79fb      	ldrb	r3, [r7, #7]
  4021f4:	4618      	mov	r0, r3
  4021f6:	4b05      	ldr	r3, [pc, #20]	; (40220c <pll_enable_source+0x34>)
  4021f8:	4798      	blx	r3
		break;
  4021fa:	e000      	b.n	4021fe <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4021fc:	bf00      	nop
	}
}
  4021fe:	bf00      	nop
  402200:	3708      	adds	r7, #8
  402202:	46bd      	mov	sp, r7
  402204:	bd80      	pop	{r7, pc}
  402206:	bf00      	nop
  402208:	00401f7d 	.word	0x00401f7d
  40220c:	004020e9 	.word	0x004020e9

00402210 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  402210:	b580      	push	{r7, lr}
  402212:	b082      	sub	sp, #8
  402214:	af00      	add	r7, sp, #0
  402216:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402218:	bf00      	nop
  40221a:	6878      	ldr	r0, [r7, #4]
  40221c:	4b04      	ldr	r3, [pc, #16]	; (402230 <pll_wait_for_lock+0x20>)
  40221e:	4798      	blx	r3
  402220:	4603      	mov	r3, r0
  402222:	2b00      	cmp	r3, #0
  402224:	d0f9      	beq.n	40221a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  402226:	2300      	movs	r3, #0
}
  402228:	4618      	mov	r0, r3
  40222a:	3708      	adds	r7, #8
  40222c:	46bd      	mov	sp, r7
  40222e:	bd80      	pop	{r7, pc}
  402230:	004021ad 	.word	0x004021ad

00402234 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402234:	b580      	push	{r7, lr}
  402236:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402238:	2006      	movs	r0, #6
  40223a:	4b04      	ldr	r3, [pc, #16]	; (40224c <sysclk_get_main_hz+0x18>)
  40223c:	4798      	blx	r3
  40223e:	4602      	mov	r2, r0
  402240:	4613      	mov	r3, r2
  402242:	009b      	lsls	r3, r3, #2
  402244:	4413      	add	r3, r2
  402246:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402248:	4618      	mov	r0, r3
  40224a:	bd80      	pop	{r7, pc}
  40224c:	00402075 	.word	0x00402075

00402250 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402250:	b580      	push	{r7, lr}
  402252:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402254:	4b02      	ldr	r3, [pc, #8]	; (402260 <sysclk_get_cpu_hz+0x10>)
  402256:	4798      	blx	r3
  402258:	4603      	mov	r3, r0
  40225a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40225c:	4618      	mov	r0, r3
  40225e:	bd80      	pop	{r7, pc}
  402260:	00402235 	.word	0x00402235

00402264 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402264:	b590      	push	{r4, r7, lr}
  402266:	b083      	sub	sp, #12
  402268:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40226a:	4811      	ldr	r0, [pc, #68]	; (4022b0 <sysclk_init+0x4c>)
  40226c:	4b11      	ldr	r3, [pc, #68]	; (4022b4 <sysclk_init+0x50>)
  40226e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  402270:	2006      	movs	r0, #6
  402272:	4b11      	ldr	r3, [pc, #68]	; (4022b8 <sysclk_init+0x54>)
  402274:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  402276:	1d38      	adds	r0, r7, #4
  402278:	2314      	movs	r3, #20
  40227a:	2201      	movs	r2, #1
  40227c:	2106      	movs	r1, #6
  40227e:	4c0f      	ldr	r4, [pc, #60]	; (4022bc <sysclk_init+0x58>)
  402280:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  402282:	1d3b      	adds	r3, r7, #4
  402284:	2100      	movs	r1, #0
  402286:	4618      	mov	r0, r3
  402288:	4b0d      	ldr	r3, [pc, #52]	; (4022c0 <sysclk_init+0x5c>)
  40228a:	4798      	blx	r3
		pll_wait_for_lock(0);
  40228c:	2000      	movs	r0, #0
  40228e:	4b0d      	ldr	r3, [pc, #52]	; (4022c4 <sysclk_init+0x60>)
  402290:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402292:	2010      	movs	r0, #16
  402294:	4b0c      	ldr	r3, [pc, #48]	; (4022c8 <sysclk_init+0x64>)
  402296:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402298:	4b0c      	ldr	r3, [pc, #48]	; (4022cc <sysclk_init+0x68>)
  40229a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40229c:	4b0c      	ldr	r3, [pc, #48]	; (4022d0 <sysclk_init+0x6c>)
  40229e:	4798      	blx	r3
  4022a0:	4603      	mov	r3, r0
  4022a2:	4618      	mov	r0, r3
  4022a4:	4b03      	ldr	r3, [pc, #12]	; (4022b4 <sysclk_init+0x50>)
  4022a6:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4022a8:	bf00      	nop
  4022aa:	370c      	adds	r7, #12
  4022ac:	46bd      	mov	sp, r7
  4022ae:	bd90      	pop	{r4, r7, pc}
  4022b0:	07270e00 	.word	0x07270e00
  4022b4:	00403129 	.word	0x00403129
  4022b8:	004021d9 	.word	0x004021d9
  4022bc:	00402115 	.word	0x00402115
  4022c0:	00402169 	.word	0x00402169
  4022c4:	00402211 	.word	0x00402211
  4022c8:	0040282d 	.word	0x0040282d
  4022cc:	00402f8d 	.word	0x00402f8d
  4022d0:	00402251 	.word	0x00402251

004022d4 <pio_pull_up>:
  4022d4:	b480      	push	{r7}
  4022d6:	b085      	sub	sp, #20
  4022d8:	af00      	add	r7, sp, #0
  4022da:	60f8      	str	r0, [r7, #12]
  4022dc:	60b9      	str	r1, [r7, #8]
  4022de:	607a      	str	r2, [r7, #4]
  4022e0:	687b      	ldr	r3, [r7, #4]
  4022e2:	2b00      	cmp	r3, #0
  4022e4:	d003      	beq.n	4022ee <pio_pull_up+0x1a>
  4022e6:	68fb      	ldr	r3, [r7, #12]
  4022e8:	68ba      	ldr	r2, [r7, #8]
  4022ea:	665a      	str	r2, [r3, #100]	; 0x64
  4022ec:	e002      	b.n	4022f4 <pio_pull_up+0x20>
  4022ee:	68fb      	ldr	r3, [r7, #12]
  4022f0:	68ba      	ldr	r2, [r7, #8]
  4022f2:	661a      	str	r2, [r3, #96]	; 0x60
  4022f4:	bf00      	nop
  4022f6:	3714      	adds	r7, #20
  4022f8:	46bd      	mov	sp, r7
  4022fa:	bc80      	pop	{r7}
  4022fc:	4770      	bx	lr
  4022fe:	bf00      	nop

00402300 <pio_set_debounce_filter>:
  402300:	b480      	push	{r7}
  402302:	b085      	sub	sp, #20
  402304:	af00      	add	r7, sp, #0
  402306:	60f8      	str	r0, [r7, #12]
  402308:	60b9      	str	r1, [r7, #8]
  40230a:	607a      	str	r2, [r7, #4]
  40230c:	68fb      	ldr	r3, [r7, #12]
  40230e:	68ba      	ldr	r2, [r7, #8]
  402310:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402314:	687b      	ldr	r3, [r7, #4]
  402316:	005b      	lsls	r3, r3, #1
  402318:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40231c:	fbb2 f3f3 	udiv	r3, r2, r3
  402320:	3b01      	subs	r3, #1
  402322:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402326:	68fb      	ldr	r3, [r7, #12]
  402328:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  40232c:	bf00      	nop
  40232e:	3714      	adds	r7, #20
  402330:	46bd      	mov	sp, r7
  402332:	bc80      	pop	{r7}
  402334:	4770      	bx	lr
  402336:	bf00      	nop

00402338 <pio_set_peripheral>:
  402338:	b480      	push	{r7}
  40233a:	b087      	sub	sp, #28
  40233c:	af00      	add	r7, sp, #0
  40233e:	60f8      	str	r0, [r7, #12]
  402340:	60b9      	str	r1, [r7, #8]
  402342:	607a      	str	r2, [r7, #4]
  402344:	68fb      	ldr	r3, [r7, #12]
  402346:	687a      	ldr	r2, [r7, #4]
  402348:	645a      	str	r2, [r3, #68]	; 0x44
  40234a:	68bb      	ldr	r3, [r7, #8]
  40234c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402350:	d04a      	beq.n	4023e8 <pio_set_peripheral+0xb0>
  402352:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402356:	d808      	bhi.n	40236a <pio_set_peripheral+0x32>
  402358:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40235c:	d016      	beq.n	40238c <pio_set_peripheral+0x54>
  40235e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402362:	d02c      	beq.n	4023be <pio_set_peripheral+0x86>
  402364:	2b00      	cmp	r3, #0
  402366:	d069      	beq.n	40243c <pio_set_peripheral+0x104>
  402368:	e064      	b.n	402434 <pio_set_peripheral+0xfc>
  40236a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40236e:	d065      	beq.n	40243c <pio_set_peripheral+0x104>
  402370:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402374:	d803      	bhi.n	40237e <pio_set_peripheral+0x46>
  402376:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40237a:	d04a      	beq.n	402412 <pio_set_peripheral+0xda>
  40237c:	e05a      	b.n	402434 <pio_set_peripheral+0xfc>
  40237e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402382:	d05b      	beq.n	40243c <pio_set_peripheral+0x104>
  402384:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402388:	d058      	beq.n	40243c <pio_set_peripheral+0x104>
  40238a:	e053      	b.n	402434 <pio_set_peripheral+0xfc>
  40238c:	68fb      	ldr	r3, [r7, #12]
  40238e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402390:	617b      	str	r3, [r7, #20]
  402392:	68fb      	ldr	r3, [r7, #12]
  402394:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402396:	687b      	ldr	r3, [r7, #4]
  402398:	43d9      	mvns	r1, r3
  40239a:	697b      	ldr	r3, [r7, #20]
  40239c:	400b      	ands	r3, r1
  40239e:	401a      	ands	r2, r3
  4023a0:	68fb      	ldr	r3, [r7, #12]
  4023a2:	671a      	str	r2, [r3, #112]	; 0x70
  4023a4:	68fb      	ldr	r3, [r7, #12]
  4023a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4023a8:	617b      	str	r3, [r7, #20]
  4023aa:	68fb      	ldr	r3, [r7, #12]
  4023ac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4023ae:	687b      	ldr	r3, [r7, #4]
  4023b0:	43d9      	mvns	r1, r3
  4023b2:	697b      	ldr	r3, [r7, #20]
  4023b4:	400b      	ands	r3, r1
  4023b6:	401a      	ands	r2, r3
  4023b8:	68fb      	ldr	r3, [r7, #12]
  4023ba:	675a      	str	r2, [r3, #116]	; 0x74
  4023bc:	e03a      	b.n	402434 <pio_set_peripheral+0xfc>
  4023be:	68fb      	ldr	r3, [r7, #12]
  4023c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4023c2:	617b      	str	r3, [r7, #20]
  4023c4:	687a      	ldr	r2, [r7, #4]
  4023c6:	697b      	ldr	r3, [r7, #20]
  4023c8:	431a      	orrs	r2, r3
  4023ca:	68fb      	ldr	r3, [r7, #12]
  4023cc:	671a      	str	r2, [r3, #112]	; 0x70
  4023ce:	68fb      	ldr	r3, [r7, #12]
  4023d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4023d2:	617b      	str	r3, [r7, #20]
  4023d4:	68fb      	ldr	r3, [r7, #12]
  4023d6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4023d8:	687b      	ldr	r3, [r7, #4]
  4023da:	43d9      	mvns	r1, r3
  4023dc:	697b      	ldr	r3, [r7, #20]
  4023de:	400b      	ands	r3, r1
  4023e0:	401a      	ands	r2, r3
  4023e2:	68fb      	ldr	r3, [r7, #12]
  4023e4:	675a      	str	r2, [r3, #116]	; 0x74
  4023e6:	e025      	b.n	402434 <pio_set_peripheral+0xfc>
  4023e8:	68fb      	ldr	r3, [r7, #12]
  4023ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4023ec:	617b      	str	r3, [r7, #20]
  4023ee:	68fb      	ldr	r3, [r7, #12]
  4023f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4023f2:	687b      	ldr	r3, [r7, #4]
  4023f4:	43d9      	mvns	r1, r3
  4023f6:	697b      	ldr	r3, [r7, #20]
  4023f8:	400b      	ands	r3, r1
  4023fa:	401a      	ands	r2, r3
  4023fc:	68fb      	ldr	r3, [r7, #12]
  4023fe:	671a      	str	r2, [r3, #112]	; 0x70
  402400:	68fb      	ldr	r3, [r7, #12]
  402402:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402404:	617b      	str	r3, [r7, #20]
  402406:	687a      	ldr	r2, [r7, #4]
  402408:	697b      	ldr	r3, [r7, #20]
  40240a:	431a      	orrs	r2, r3
  40240c:	68fb      	ldr	r3, [r7, #12]
  40240e:	675a      	str	r2, [r3, #116]	; 0x74
  402410:	e010      	b.n	402434 <pio_set_peripheral+0xfc>
  402412:	68fb      	ldr	r3, [r7, #12]
  402414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402416:	617b      	str	r3, [r7, #20]
  402418:	687a      	ldr	r2, [r7, #4]
  40241a:	697b      	ldr	r3, [r7, #20]
  40241c:	431a      	orrs	r2, r3
  40241e:	68fb      	ldr	r3, [r7, #12]
  402420:	671a      	str	r2, [r3, #112]	; 0x70
  402422:	68fb      	ldr	r3, [r7, #12]
  402424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402426:	617b      	str	r3, [r7, #20]
  402428:	687a      	ldr	r2, [r7, #4]
  40242a:	697b      	ldr	r3, [r7, #20]
  40242c:	431a      	orrs	r2, r3
  40242e:	68fb      	ldr	r3, [r7, #12]
  402430:	675a      	str	r2, [r3, #116]	; 0x74
  402432:	bf00      	nop
  402434:	68fb      	ldr	r3, [r7, #12]
  402436:	687a      	ldr	r2, [r7, #4]
  402438:	605a      	str	r2, [r3, #4]
  40243a:	e000      	b.n	40243e <pio_set_peripheral+0x106>
  40243c:	bf00      	nop
  40243e:	371c      	adds	r7, #28
  402440:	46bd      	mov	sp, r7
  402442:	bc80      	pop	{r7}
  402444:	4770      	bx	lr
  402446:	bf00      	nop

00402448 <pio_set_input>:
  402448:	b580      	push	{r7, lr}
  40244a:	b084      	sub	sp, #16
  40244c:	af00      	add	r7, sp, #0
  40244e:	60f8      	str	r0, [r7, #12]
  402450:	60b9      	str	r1, [r7, #8]
  402452:	607a      	str	r2, [r7, #4]
  402454:	68b9      	ldr	r1, [r7, #8]
  402456:	68f8      	ldr	r0, [r7, #12]
  402458:	4b19      	ldr	r3, [pc, #100]	; (4024c0 <pio_set_input+0x78>)
  40245a:	4798      	blx	r3
  40245c:	687b      	ldr	r3, [r7, #4]
  40245e:	f003 0301 	and.w	r3, r3, #1
  402462:	461a      	mov	r2, r3
  402464:	68b9      	ldr	r1, [r7, #8]
  402466:	68f8      	ldr	r0, [r7, #12]
  402468:	4b16      	ldr	r3, [pc, #88]	; (4024c4 <pio_set_input+0x7c>)
  40246a:	4798      	blx	r3
  40246c:	687b      	ldr	r3, [r7, #4]
  40246e:	f003 030a 	and.w	r3, r3, #10
  402472:	2b00      	cmp	r3, #0
  402474:	d003      	beq.n	40247e <pio_set_input+0x36>
  402476:	68fb      	ldr	r3, [r7, #12]
  402478:	68ba      	ldr	r2, [r7, #8]
  40247a:	621a      	str	r2, [r3, #32]
  40247c:	e002      	b.n	402484 <pio_set_input+0x3c>
  40247e:	68fb      	ldr	r3, [r7, #12]
  402480:	68ba      	ldr	r2, [r7, #8]
  402482:	625a      	str	r2, [r3, #36]	; 0x24
  402484:	687b      	ldr	r3, [r7, #4]
  402486:	f003 0302 	and.w	r3, r3, #2
  40248a:	2b00      	cmp	r3, #0
  40248c:	d004      	beq.n	402498 <pio_set_input+0x50>
  40248e:	68fb      	ldr	r3, [r7, #12]
  402490:	68ba      	ldr	r2, [r7, #8]
  402492:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  402496:	e008      	b.n	4024aa <pio_set_input+0x62>
  402498:	687b      	ldr	r3, [r7, #4]
  40249a:	f003 0308 	and.w	r3, r3, #8
  40249e:	2b00      	cmp	r3, #0
  4024a0:	d003      	beq.n	4024aa <pio_set_input+0x62>
  4024a2:	68fb      	ldr	r3, [r7, #12]
  4024a4:	68ba      	ldr	r2, [r7, #8]
  4024a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4024aa:	68fb      	ldr	r3, [r7, #12]
  4024ac:	68ba      	ldr	r2, [r7, #8]
  4024ae:	615a      	str	r2, [r3, #20]
  4024b0:	68fb      	ldr	r3, [r7, #12]
  4024b2:	68ba      	ldr	r2, [r7, #8]
  4024b4:	601a      	str	r2, [r3, #0]
  4024b6:	bf00      	nop
  4024b8:	3710      	adds	r7, #16
  4024ba:	46bd      	mov	sp, r7
  4024bc:	bd80      	pop	{r7, pc}
  4024be:	bf00      	nop
  4024c0:	004025b5 	.word	0x004025b5
  4024c4:	004022d5 	.word	0x004022d5

004024c8 <pio_set_output>:
  4024c8:	b580      	push	{r7, lr}
  4024ca:	b084      	sub	sp, #16
  4024cc:	af00      	add	r7, sp, #0
  4024ce:	60f8      	str	r0, [r7, #12]
  4024d0:	60b9      	str	r1, [r7, #8]
  4024d2:	607a      	str	r2, [r7, #4]
  4024d4:	603b      	str	r3, [r7, #0]
  4024d6:	68b9      	ldr	r1, [r7, #8]
  4024d8:	68f8      	ldr	r0, [r7, #12]
  4024da:	4b12      	ldr	r3, [pc, #72]	; (402524 <pio_set_output+0x5c>)
  4024dc:	4798      	blx	r3
  4024de:	69ba      	ldr	r2, [r7, #24]
  4024e0:	68b9      	ldr	r1, [r7, #8]
  4024e2:	68f8      	ldr	r0, [r7, #12]
  4024e4:	4b10      	ldr	r3, [pc, #64]	; (402528 <pio_set_output+0x60>)
  4024e6:	4798      	blx	r3
  4024e8:	683b      	ldr	r3, [r7, #0]
  4024ea:	2b00      	cmp	r3, #0
  4024ec:	d003      	beq.n	4024f6 <pio_set_output+0x2e>
  4024ee:	68fb      	ldr	r3, [r7, #12]
  4024f0:	68ba      	ldr	r2, [r7, #8]
  4024f2:	651a      	str	r2, [r3, #80]	; 0x50
  4024f4:	e002      	b.n	4024fc <pio_set_output+0x34>
  4024f6:	68fb      	ldr	r3, [r7, #12]
  4024f8:	68ba      	ldr	r2, [r7, #8]
  4024fa:	655a      	str	r2, [r3, #84]	; 0x54
  4024fc:	687b      	ldr	r3, [r7, #4]
  4024fe:	2b00      	cmp	r3, #0
  402500:	d003      	beq.n	40250a <pio_set_output+0x42>
  402502:	68fb      	ldr	r3, [r7, #12]
  402504:	68ba      	ldr	r2, [r7, #8]
  402506:	631a      	str	r2, [r3, #48]	; 0x30
  402508:	e002      	b.n	402510 <pio_set_output+0x48>
  40250a:	68fb      	ldr	r3, [r7, #12]
  40250c:	68ba      	ldr	r2, [r7, #8]
  40250e:	635a      	str	r2, [r3, #52]	; 0x34
  402510:	68fb      	ldr	r3, [r7, #12]
  402512:	68ba      	ldr	r2, [r7, #8]
  402514:	611a      	str	r2, [r3, #16]
  402516:	68fb      	ldr	r3, [r7, #12]
  402518:	68ba      	ldr	r2, [r7, #8]
  40251a:	601a      	str	r2, [r3, #0]
  40251c:	bf00      	nop
  40251e:	3710      	adds	r7, #16
  402520:	46bd      	mov	sp, r7
  402522:	bd80      	pop	{r7, pc}
  402524:	004025b5 	.word	0x004025b5
  402528:	004022d5 	.word	0x004022d5

0040252c <pio_configure_interrupt>:
  40252c:	b480      	push	{r7}
  40252e:	b085      	sub	sp, #20
  402530:	af00      	add	r7, sp, #0
  402532:	60f8      	str	r0, [r7, #12]
  402534:	60b9      	str	r1, [r7, #8]
  402536:	607a      	str	r2, [r7, #4]
  402538:	687b      	ldr	r3, [r7, #4]
  40253a:	f003 0310 	and.w	r3, r3, #16
  40253e:	2b00      	cmp	r3, #0
  402540:	d020      	beq.n	402584 <pio_configure_interrupt+0x58>
  402542:	68fb      	ldr	r3, [r7, #12]
  402544:	68ba      	ldr	r2, [r7, #8]
  402546:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40254a:	687b      	ldr	r3, [r7, #4]
  40254c:	f003 0320 	and.w	r3, r3, #32
  402550:	2b00      	cmp	r3, #0
  402552:	d004      	beq.n	40255e <pio_configure_interrupt+0x32>
  402554:	68fb      	ldr	r3, [r7, #12]
  402556:	68ba      	ldr	r2, [r7, #8]
  402558:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40255c:	e003      	b.n	402566 <pio_configure_interrupt+0x3a>
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	68ba      	ldr	r2, [r7, #8]
  402562:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  402566:	687b      	ldr	r3, [r7, #4]
  402568:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40256c:	2b00      	cmp	r3, #0
  40256e:	d004      	beq.n	40257a <pio_configure_interrupt+0x4e>
  402570:	68fb      	ldr	r3, [r7, #12]
  402572:	68ba      	ldr	r2, [r7, #8]
  402574:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  402578:	e008      	b.n	40258c <pio_configure_interrupt+0x60>
  40257a:	68fb      	ldr	r3, [r7, #12]
  40257c:	68ba      	ldr	r2, [r7, #8]
  40257e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  402582:	e003      	b.n	40258c <pio_configure_interrupt+0x60>
  402584:	68fb      	ldr	r3, [r7, #12]
  402586:	68ba      	ldr	r2, [r7, #8]
  402588:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  40258c:	bf00      	nop
  40258e:	3714      	adds	r7, #20
  402590:	46bd      	mov	sp, r7
  402592:	bc80      	pop	{r7}
  402594:	4770      	bx	lr
  402596:	bf00      	nop

00402598 <pio_enable_interrupt>:
  402598:	b480      	push	{r7}
  40259a:	b083      	sub	sp, #12
  40259c:	af00      	add	r7, sp, #0
  40259e:	6078      	str	r0, [r7, #4]
  4025a0:	6039      	str	r1, [r7, #0]
  4025a2:	687b      	ldr	r3, [r7, #4]
  4025a4:	683a      	ldr	r2, [r7, #0]
  4025a6:	641a      	str	r2, [r3, #64]	; 0x40
  4025a8:	bf00      	nop
  4025aa:	370c      	adds	r7, #12
  4025ac:	46bd      	mov	sp, r7
  4025ae:	bc80      	pop	{r7}
  4025b0:	4770      	bx	lr
  4025b2:	bf00      	nop

004025b4 <pio_disable_interrupt>:
  4025b4:	b480      	push	{r7}
  4025b6:	b083      	sub	sp, #12
  4025b8:	af00      	add	r7, sp, #0
  4025ba:	6078      	str	r0, [r7, #4]
  4025bc:	6039      	str	r1, [r7, #0]
  4025be:	687b      	ldr	r3, [r7, #4]
  4025c0:	683a      	ldr	r2, [r7, #0]
  4025c2:	645a      	str	r2, [r3, #68]	; 0x44
  4025c4:	bf00      	nop
  4025c6:	370c      	adds	r7, #12
  4025c8:	46bd      	mov	sp, r7
  4025ca:	bc80      	pop	{r7}
  4025cc:	4770      	bx	lr
  4025ce:	bf00      	nop

004025d0 <pio_get_interrupt_status>:
  4025d0:	b480      	push	{r7}
  4025d2:	b083      	sub	sp, #12
  4025d4:	af00      	add	r7, sp, #0
  4025d6:	6078      	str	r0, [r7, #4]
  4025d8:	687b      	ldr	r3, [r7, #4]
  4025da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  4025dc:	4618      	mov	r0, r3
  4025de:	370c      	adds	r7, #12
  4025e0:	46bd      	mov	sp, r7
  4025e2:	bc80      	pop	{r7}
  4025e4:	4770      	bx	lr
  4025e6:	bf00      	nop

004025e8 <pio_get_interrupt_mask>:
  4025e8:	b480      	push	{r7}
  4025ea:	b083      	sub	sp, #12
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
  4025f0:	687b      	ldr	r3, [r7, #4]
  4025f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4025f4:	4618      	mov	r0, r3
  4025f6:	370c      	adds	r7, #12
  4025f8:	46bd      	mov	sp, r7
  4025fa:	bc80      	pop	{r7}
  4025fc:	4770      	bx	lr
  4025fe:	bf00      	nop

00402600 <pio_configure_pin>:
  402600:	b590      	push	{r4, r7, lr}
  402602:	b087      	sub	sp, #28
  402604:	af02      	add	r7, sp, #8
  402606:	6078      	str	r0, [r7, #4]
  402608:	6039      	str	r1, [r7, #0]
  40260a:	6878      	ldr	r0, [r7, #4]
  40260c:	4b63      	ldr	r3, [pc, #396]	; (40279c <pio_configure_pin+0x19c>)
  40260e:	4798      	blx	r3
  402610:	60f8      	str	r0, [r7, #12]
  402612:	683b      	ldr	r3, [r7, #0]
  402614:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  402618:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40261c:	d067      	beq.n	4026ee <pio_configure_pin+0xee>
  40261e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402622:	d809      	bhi.n	402638 <pio_configure_pin+0x38>
  402624:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402628:	d02b      	beq.n	402682 <pio_configure_pin+0x82>
  40262a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40262e:	d043      	beq.n	4026b8 <pio_configure_pin+0xb8>
  402630:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402634:	d00a      	beq.n	40264c <pio_configure_pin+0x4c>
  402636:	e0a9      	b.n	40278c <pio_configure_pin+0x18c>
  402638:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40263c:	d07e      	beq.n	40273c <pio_configure_pin+0x13c>
  40263e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402642:	d07b      	beq.n	40273c <pio_configure_pin+0x13c>
  402644:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402648:	d06c      	beq.n	402724 <pio_configure_pin+0x124>
  40264a:	e09f      	b.n	40278c <pio_configure_pin+0x18c>
  40264c:	687b      	ldr	r3, [r7, #4]
  40264e:	f003 031f 	and.w	r3, r3, #31
  402652:	2201      	movs	r2, #1
  402654:	fa02 f303 	lsl.w	r3, r2, r3
  402658:	461a      	mov	r2, r3
  40265a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40265e:	68f8      	ldr	r0, [r7, #12]
  402660:	4b4f      	ldr	r3, [pc, #316]	; (4027a0 <pio_configure_pin+0x1a0>)
  402662:	4798      	blx	r3
  402664:	687b      	ldr	r3, [r7, #4]
  402666:	f003 031f 	and.w	r3, r3, #31
  40266a:	2201      	movs	r2, #1
  40266c:	fa02 f303 	lsl.w	r3, r2, r3
  402670:	4619      	mov	r1, r3
  402672:	683b      	ldr	r3, [r7, #0]
  402674:	f003 0301 	and.w	r3, r3, #1
  402678:	461a      	mov	r2, r3
  40267a:	68f8      	ldr	r0, [r7, #12]
  40267c:	4b49      	ldr	r3, [pc, #292]	; (4027a4 <pio_configure_pin+0x1a4>)
  40267e:	4798      	blx	r3
  402680:	e086      	b.n	402790 <pio_configure_pin+0x190>
  402682:	687b      	ldr	r3, [r7, #4]
  402684:	f003 031f 	and.w	r3, r3, #31
  402688:	2201      	movs	r2, #1
  40268a:	fa02 f303 	lsl.w	r3, r2, r3
  40268e:	461a      	mov	r2, r3
  402690:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402694:	68f8      	ldr	r0, [r7, #12]
  402696:	4b42      	ldr	r3, [pc, #264]	; (4027a0 <pio_configure_pin+0x1a0>)
  402698:	4798      	blx	r3
  40269a:	687b      	ldr	r3, [r7, #4]
  40269c:	f003 031f 	and.w	r3, r3, #31
  4026a0:	2201      	movs	r2, #1
  4026a2:	fa02 f303 	lsl.w	r3, r2, r3
  4026a6:	4619      	mov	r1, r3
  4026a8:	683b      	ldr	r3, [r7, #0]
  4026aa:	f003 0301 	and.w	r3, r3, #1
  4026ae:	461a      	mov	r2, r3
  4026b0:	68f8      	ldr	r0, [r7, #12]
  4026b2:	4b3c      	ldr	r3, [pc, #240]	; (4027a4 <pio_configure_pin+0x1a4>)
  4026b4:	4798      	blx	r3
  4026b6:	e06b      	b.n	402790 <pio_configure_pin+0x190>
  4026b8:	687b      	ldr	r3, [r7, #4]
  4026ba:	f003 031f 	and.w	r3, r3, #31
  4026be:	2201      	movs	r2, #1
  4026c0:	fa02 f303 	lsl.w	r3, r2, r3
  4026c4:	461a      	mov	r2, r3
  4026c6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4026ca:	68f8      	ldr	r0, [r7, #12]
  4026cc:	4b34      	ldr	r3, [pc, #208]	; (4027a0 <pio_configure_pin+0x1a0>)
  4026ce:	4798      	blx	r3
  4026d0:	687b      	ldr	r3, [r7, #4]
  4026d2:	f003 031f 	and.w	r3, r3, #31
  4026d6:	2201      	movs	r2, #1
  4026d8:	fa02 f303 	lsl.w	r3, r2, r3
  4026dc:	4619      	mov	r1, r3
  4026de:	683b      	ldr	r3, [r7, #0]
  4026e0:	f003 0301 	and.w	r3, r3, #1
  4026e4:	461a      	mov	r2, r3
  4026e6:	68f8      	ldr	r0, [r7, #12]
  4026e8:	4b2e      	ldr	r3, [pc, #184]	; (4027a4 <pio_configure_pin+0x1a4>)
  4026ea:	4798      	blx	r3
  4026ec:	e050      	b.n	402790 <pio_configure_pin+0x190>
  4026ee:	687b      	ldr	r3, [r7, #4]
  4026f0:	f003 031f 	and.w	r3, r3, #31
  4026f4:	2201      	movs	r2, #1
  4026f6:	fa02 f303 	lsl.w	r3, r2, r3
  4026fa:	461a      	mov	r2, r3
  4026fc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402700:	68f8      	ldr	r0, [r7, #12]
  402702:	4b27      	ldr	r3, [pc, #156]	; (4027a0 <pio_configure_pin+0x1a0>)
  402704:	4798      	blx	r3
  402706:	687b      	ldr	r3, [r7, #4]
  402708:	f003 031f 	and.w	r3, r3, #31
  40270c:	2201      	movs	r2, #1
  40270e:	fa02 f303 	lsl.w	r3, r2, r3
  402712:	4619      	mov	r1, r3
  402714:	683b      	ldr	r3, [r7, #0]
  402716:	f003 0301 	and.w	r3, r3, #1
  40271a:	461a      	mov	r2, r3
  40271c:	68f8      	ldr	r0, [r7, #12]
  40271e:	4b21      	ldr	r3, [pc, #132]	; (4027a4 <pio_configure_pin+0x1a4>)
  402720:	4798      	blx	r3
  402722:	e035      	b.n	402790 <pio_configure_pin+0x190>
  402724:	687b      	ldr	r3, [r7, #4]
  402726:	f003 031f 	and.w	r3, r3, #31
  40272a:	2201      	movs	r2, #1
  40272c:	fa02 f303 	lsl.w	r3, r2, r3
  402730:	683a      	ldr	r2, [r7, #0]
  402732:	4619      	mov	r1, r3
  402734:	68f8      	ldr	r0, [r7, #12]
  402736:	4b1c      	ldr	r3, [pc, #112]	; (4027a8 <pio_configure_pin+0x1a8>)
  402738:	4798      	blx	r3
  40273a:	e029      	b.n	402790 <pio_configure_pin+0x190>
  40273c:	687b      	ldr	r3, [r7, #4]
  40273e:	f003 031f 	and.w	r3, r3, #31
  402742:	2201      	movs	r2, #1
  402744:	fa02 f303 	lsl.w	r3, r2, r3
  402748:	4619      	mov	r1, r3
  40274a:	683b      	ldr	r3, [r7, #0]
  40274c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
  402750:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402754:	bf0c      	ite	eq
  402756:	2301      	moveq	r3, #1
  402758:	2300      	movne	r3, #0
  40275a:	b2db      	uxtb	r3, r3
  40275c:	461a      	mov	r2, r3
  40275e:	683b      	ldr	r3, [r7, #0]
  402760:	f003 0304 	and.w	r3, r3, #4
  402764:	2b00      	cmp	r3, #0
  402766:	bf14      	ite	ne
  402768:	2301      	movne	r3, #1
  40276a:	2300      	moveq	r3, #0
  40276c:	b2db      	uxtb	r3, r3
  40276e:	4618      	mov	r0, r3
  402770:	683b      	ldr	r3, [r7, #0]
  402772:	f003 0301 	and.w	r3, r3, #1
  402776:	2b00      	cmp	r3, #0
  402778:	bf14      	ite	ne
  40277a:	2301      	movne	r3, #1
  40277c:	2300      	moveq	r3, #0
  40277e:	b2db      	uxtb	r3, r3
  402780:	9300      	str	r3, [sp, #0]
  402782:	4603      	mov	r3, r0
  402784:	68f8      	ldr	r0, [r7, #12]
  402786:	4c09      	ldr	r4, [pc, #36]	; (4027ac <pio_configure_pin+0x1ac>)
  402788:	47a0      	blx	r4
  40278a:	e001      	b.n	402790 <pio_configure_pin+0x190>
  40278c:	2300      	movs	r3, #0
  40278e:	e000      	b.n	402792 <pio_configure_pin+0x192>
  402790:	2301      	movs	r3, #1
  402792:	4618      	mov	r0, r3
  402794:	3714      	adds	r7, #20
  402796:	46bd      	mov	sp, r7
  402798:	bd90      	pop	{r4, r7, pc}
  40279a:	bf00      	nop
  40279c:	004027b1 	.word	0x004027b1
  4027a0:	00402339 	.word	0x00402339
  4027a4:	004022d5 	.word	0x004022d5
  4027a8:	00402449 	.word	0x00402449
  4027ac:	004024c9 	.word	0x004024c9

004027b0 <pio_get_pin_group>:
  4027b0:	b480      	push	{r7}
  4027b2:	b085      	sub	sp, #20
  4027b4:	af00      	add	r7, sp, #0
  4027b6:	6078      	str	r0, [r7, #4]
  4027b8:	687b      	ldr	r3, [r7, #4]
  4027ba:	095b      	lsrs	r3, r3, #5
  4027bc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4027c0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4027c4:	025b      	lsls	r3, r3, #9
  4027c6:	60fb      	str	r3, [r7, #12]
  4027c8:	68fb      	ldr	r3, [r7, #12]
  4027ca:	4618      	mov	r0, r3
  4027cc:	3714      	adds	r7, #20
  4027ce:	46bd      	mov	sp, r7
  4027d0:	bc80      	pop	{r7}
  4027d2:	4770      	bx	lr

004027d4 <pio_capture_enable>:
  4027d4:	b480      	push	{r7}
  4027d6:	b083      	sub	sp, #12
  4027d8:	af00      	add	r7, sp, #0
  4027da:	6078      	str	r0, [r7, #4]
  4027dc:	687b      	ldr	r3, [r7, #4]
  4027de:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4027e2:	f043 0201 	orr.w	r2, r3, #1
  4027e6:	687b      	ldr	r3, [r7, #4]
  4027e8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
  4027ec:	4b03      	ldr	r3, [pc, #12]	; (4027fc <pio_capture_enable+0x28>)
  4027ee:	2201      	movs	r2, #1
  4027f0:	601a      	str	r2, [r3, #0]
  4027f2:	bf00      	nop
  4027f4:	370c      	adds	r7, #12
  4027f6:	46bd      	mov	sp, r7
  4027f8:	bc80      	pop	{r7}
  4027fa:	4770      	bx	lr
  4027fc:	20019214 	.word	0x20019214

00402800 <pio_capture_disable>:
  402800:	b480      	push	{r7}
  402802:	b083      	sub	sp, #12
  402804:	af00      	add	r7, sp, #0
  402806:	6078      	str	r0, [r7, #4]
  402808:	687b      	ldr	r3, [r7, #4]
  40280a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  40280e:	f023 0201 	bic.w	r2, r3, #1
  402812:	687b      	ldr	r3, [r7, #4]
  402814:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
  402818:	4b03      	ldr	r3, [pc, #12]	; (402828 <pio_capture_disable+0x28>)
  40281a:	2200      	movs	r2, #0
  40281c:	601a      	str	r2, [r3, #0]
  40281e:	bf00      	nop
  402820:	370c      	adds	r7, #12
  402822:	46bd      	mov	sp, r7
  402824:	bc80      	pop	{r7}
  402826:	4770      	bx	lr
  402828:	20019214 	.word	0x20019214

0040282c <pmc_switch_mck_to_pllack>:
  40282c:	b480      	push	{r7}
  40282e:	b085      	sub	sp, #20
  402830:	af00      	add	r7, sp, #0
  402832:	6078      	str	r0, [r7, #4]
  402834:	491c      	ldr	r1, [pc, #112]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  402836:	4b1c      	ldr	r3, [pc, #112]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  402838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40283a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40283e:	687b      	ldr	r3, [r7, #4]
  402840:	4313      	orrs	r3, r2
  402842:	630b      	str	r3, [r1, #48]	; 0x30
  402844:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402848:	60fb      	str	r3, [r7, #12]
  40284a:	e007      	b.n	40285c <pmc_switch_mck_to_pllack+0x30>
  40284c:	68fb      	ldr	r3, [r7, #12]
  40284e:	2b00      	cmp	r3, #0
  402850:	d101      	bne.n	402856 <pmc_switch_mck_to_pllack+0x2a>
  402852:	2301      	movs	r3, #1
  402854:	e023      	b.n	40289e <pmc_switch_mck_to_pllack+0x72>
  402856:	68fb      	ldr	r3, [r7, #12]
  402858:	3b01      	subs	r3, #1
  40285a:	60fb      	str	r3, [r7, #12]
  40285c:	4b12      	ldr	r3, [pc, #72]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  40285e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402860:	f003 0308 	and.w	r3, r3, #8
  402864:	2b00      	cmp	r3, #0
  402866:	d0f1      	beq.n	40284c <pmc_switch_mck_to_pllack+0x20>
  402868:	4a0f      	ldr	r2, [pc, #60]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  40286a:	4b0f      	ldr	r3, [pc, #60]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  40286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40286e:	f023 0303 	bic.w	r3, r3, #3
  402872:	f043 0302 	orr.w	r3, r3, #2
  402876:	6313      	str	r3, [r2, #48]	; 0x30
  402878:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40287c:	60fb      	str	r3, [r7, #12]
  40287e:	e007      	b.n	402890 <pmc_switch_mck_to_pllack+0x64>
  402880:	68fb      	ldr	r3, [r7, #12]
  402882:	2b00      	cmp	r3, #0
  402884:	d101      	bne.n	40288a <pmc_switch_mck_to_pllack+0x5e>
  402886:	2301      	movs	r3, #1
  402888:	e009      	b.n	40289e <pmc_switch_mck_to_pllack+0x72>
  40288a:	68fb      	ldr	r3, [r7, #12]
  40288c:	3b01      	subs	r3, #1
  40288e:	60fb      	str	r3, [r7, #12]
  402890:	4b05      	ldr	r3, [pc, #20]	; (4028a8 <pmc_switch_mck_to_pllack+0x7c>)
  402892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402894:	f003 0308 	and.w	r3, r3, #8
  402898:	2b00      	cmp	r3, #0
  40289a:	d0f1      	beq.n	402880 <pmc_switch_mck_to_pllack+0x54>
  40289c:	2300      	movs	r3, #0
  40289e:	4618      	mov	r0, r3
  4028a0:	3714      	adds	r7, #20
  4028a2:	46bd      	mov	sp, r7
  4028a4:	bc80      	pop	{r7}
  4028a6:	4770      	bx	lr
  4028a8:	400e0400 	.word	0x400e0400

004028ac <pmc_switch_sclk_to_32kxtal>:
  4028ac:	b480      	push	{r7}
  4028ae:	b083      	sub	sp, #12
  4028b0:	af00      	add	r7, sp, #0
  4028b2:	6078      	str	r0, [r7, #4]
  4028b4:	687b      	ldr	r3, [r7, #4]
  4028b6:	2b01      	cmp	r3, #1
  4028b8:	d107      	bne.n	4028ca <pmc_switch_sclk_to_32kxtal+0x1e>
  4028ba:	4a08      	ldr	r2, [pc, #32]	; (4028dc <pmc_switch_sclk_to_32kxtal+0x30>)
  4028bc:	4b07      	ldr	r3, [pc, #28]	; (4028dc <pmc_switch_sclk_to_32kxtal+0x30>)
  4028be:	689b      	ldr	r3, [r3, #8]
  4028c0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4028c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4028c8:	6093      	str	r3, [r2, #8]
  4028ca:	4b04      	ldr	r3, [pc, #16]	; (4028dc <pmc_switch_sclk_to_32kxtal+0x30>)
  4028cc:	4a04      	ldr	r2, [pc, #16]	; (4028e0 <pmc_switch_sclk_to_32kxtal+0x34>)
  4028ce:	601a      	str	r2, [r3, #0]
  4028d0:	bf00      	nop
  4028d2:	370c      	adds	r7, #12
  4028d4:	46bd      	mov	sp, r7
  4028d6:	bc80      	pop	{r7}
  4028d8:	4770      	bx	lr
  4028da:	bf00      	nop
  4028dc:	400e1410 	.word	0x400e1410
  4028e0:	a5000008 	.word	0xa5000008

004028e4 <pmc_osc_is_ready_32kxtal>:
  4028e4:	b480      	push	{r7}
  4028e6:	af00      	add	r7, sp, #0
  4028e8:	4b09      	ldr	r3, [pc, #36]	; (402910 <pmc_osc_is_ready_32kxtal+0x2c>)
  4028ea:	695b      	ldr	r3, [r3, #20]
  4028ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4028f0:	2b00      	cmp	r3, #0
  4028f2:	d007      	beq.n	402904 <pmc_osc_is_ready_32kxtal+0x20>
  4028f4:	4b07      	ldr	r3, [pc, #28]	; (402914 <pmc_osc_is_ready_32kxtal+0x30>)
  4028f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4028f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4028fc:	2b00      	cmp	r3, #0
  4028fe:	d001      	beq.n	402904 <pmc_osc_is_ready_32kxtal+0x20>
  402900:	2301      	movs	r3, #1
  402902:	e000      	b.n	402906 <pmc_osc_is_ready_32kxtal+0x22>
  402904:	2300      	movs	r3, #0
  402906:	4618      	mov	r0, r3
  402908:	46bd      	mov	sp, r7
  40290a:	bc80      	pop	{r7}
  40290c:	4770      	bx	lr
  40290e:	bf00      	nop
  402910:	400e1410 	.word	0x400e1410
  402914:	400e0400 	.word	0x400e0400

00402918 <pmc_switch_mainck_to_fastrc>:
  402918:	b480      	push	{r7}
  40291a:	b083      	sub	sp, #12
  40291c:	af00      	add	r7, sp, #0
  40291e:	6078      	str	r0, [r7, #4]
  402920:	4a18      	ldr	r2, [pc, #96]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402922:	4b18      	ldr	r3, [pc, #96]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402924:	6a1b      	ldr	r3, [r3, #32]
  402926:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40292a:	f043 0308 	orr.w	r3, r3, #8
  40292e:	6213      	str	r3, [r2, #32]
  402930:	bf00      	nop
  402932:	4b14      	ldr	r3, [pc, #80]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402934:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40293a:	2b00      	cmp	r3, #0
  40293c:	d0f9      	beq.n	402932 <pmc_switch_mainck_to_fastrc+0x1a>
  40293e:	4911      	ldr	r1, [pc, #68]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402940:	4b10      	ldr	r3, [pc, #64]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402942:	6a1b      	ldr	r3, [r3, #32]
  402944:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40294c:	687a      	ldr	r2, [r7, #4]
  40294e:	4313      	orrs	r3, r2
  402950:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402954:	620b      	str	r3, [r1, #32]
  402956:	bf00      	nop
  402958:	4b0a      	ldr	r3, [pc, #40]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  40295a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40295c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402960:	2b00      	cmp	r3, #0
  402962:	d0f9      	beq.n	402958 <pmc_switch_mainck_to_fastrc+0x40>
  402964:	4a07      	ldr	r2, [pc, #28]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402966:	4b07      	ldr	r3, [pc, #28]	; (402984 <pmc_switch_mainck_to_fastrc+0x6c>)
  402968:	6a1b      	ldr	r3, [r3, #32]
  40296a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40296e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  402972:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402976:	6213      	str	r3, [r2, #32]
  402978:	bf00      	nop
  40297a:	370c      	adds	r7, #12
  40297c:	46bd      	mov	sp, r7
  40297e:	bc80      	pop	{r7}
  402980:	4770      	bx	lr
  402982:	bf00      	nop
  402984:	400e0400 	.word	0x400e0400

00402988 <pmc_switch_mainck_to_xtal>:
  402988:	b480      	push	{r7}
  40298a:	b083      	sub	sp, #12
  40298c:	af00      	add	r7, sp, #0
  40298e:	6078      	str	r0, [r7, #4]
  402990:	6039      	str	r1, [r7, #0]
  402992:	687b      	ldr	r3, [r7, #4]
  402994:	2b00      	cmp	r3, #0
  402996:	d008      	beq.n	4029aa <pmc_switch_mainck_to_xtal+0x22>
  402998:	4916      	ldr	r1, [pc, #88]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  40299a:	4b16      	ldr	r3, [pc, #88]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  40299c:	6a1b      	ldr	r3, [r3, #32]
  40299e:	4a16      	ldr	r2, [pc, #88]	; (4029f8 <pmc_switch_mainck_to_xtal+0x70>)
  4029a0:	401a      	ands	r2, r3
  4029a2:	4b16      	ldr	r3, [pc, #88]	; (4029fc <pmc_switch_mainck_to_xtal+0x74>)
  4029a4:	4313      	orrs	r3, r2
  4029a6:	620b      	str	r3, [r1, #32]
  4029a8:	e01e      	b.n	4029e8 <pmc_switch_mainck_to_xtal+0x60>
  4029aa:	4912      	ldr	r1, [pc, #72]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  4029ac:	4b11      	ldr	r3, [pc, #68]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  4029ae:	6a1b      	ldr	r3, [r3, #32]
  4029b0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4029b4:	f023 0303 	bic.w	r3, r3, #3
  4029b8:	683a      	ldr	r2, [r7, #0]
  4029ba:	0212      	lsls	r2, r2, #8
  4029bc:	b292      	uxth	r2, r2
  4029be:	4313      	orrs	r3, r2
  4029c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4029c4:	f043 0301 	orr.w	r3, r3, #1
  4029c8:	620b      	str	r3, [r1, #32]
  4029ca:	bf00      	nop
  4029cc:	4b09      	ldr	r3, [pc, #36]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  4029ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029d0:	f003 0301 	and.w	r3, r3, #1
  4029d4:	2b00      	cmp	r3, #0
  4029d6:	d0f9      	beq.n	4029cc <pmc_switch_mainck_to_xtal+0x44>
  4029d8:	4a06      	ldr	r2, [pc, #24]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  4029da:	4b06      	ldr	r3, [pc, #24]	; (4029f4 <pmc_switch_mainck_to_xtal+0x6c>)
  4029dc:	6a1b      	ldr	r3, [r3, #32]
  4029de:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4029e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4029e6:	6213      	str	r3, [r2, #32]
  4029e8:	bf00      	nop
  4029ea:	370c      	adds	r7, #12
  4029ec:	46bd      	mov	sp, r7
  4029ee:	bc80      	pop	{r7}
  4029f0:	4770      	bx	lr
  4029f2:	bf00      	nop
  4029f4:	400e0400 	.word	0x400e0400
  4029f8:	fec8fffc 	.word	0xfec8fffc
  4029fc:	01370002 	.word	0x01370002

00402a00 <pmc_osc_is_ready_mainck>:
  402a00:	b480      	push	{r7}
  402a02:	af00      	add	r7, sp, #0
  402a04:	4b03      	ldr	r3, [pc, #12]	; (402a14 <pmc_osc_is_ready_mainck+0x14>)
  402a06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402a0c:	4618      	mov	r0, r3
  402a0e:	46bd      	mov	sp, r7
  402a10:	bc80      	pop	{r7}
  402a12:	4770      	bx	lr
  402a14:	400e0400 	.word	0x400e0400

00402a18 <pmc_disable_pllack>:
  402a18:	b480      	push	{r7}
  402a1a:	af00      	add	r7, sp, #0
  402a1c:	4b03      	ldr	r3, [pc, #12]	; (402a2c <pmc_disable_pllack+0x14>)
  402a1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402a22:	629a      	str	r2, [r3, #40]	; 0x28
  402a24:	bf00      	nop
  402a26:	46bd      	mov	sp, r7
  402a28:	bc80      	pop	{r7}
  402a2a:	4770      	bx	lr
  402a2c:	400e0400 	.word	0x400e0400

00402a30 <pmc_is_locked_pllack>:
  402a30:	b480      	push	{r7}
  402a32:	af00      	add	r7, sp, #0
  402a34:	4b03      	ldr	r3, [pc, #12]	; (402a44 <pmc_is_locked_pllack+0x14>)
  402a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a38:	f003 0302 	and.w	r3, r3, #2
  402a3c:	4618      	mov	r0, r3
  402a3e:	46bd      	mov	sp, r7
  402a40:	bc80      	pop	{r7}
  402a42:	4770      	bx	lr
  402a44:	400e0400 	.word	0x400e0400

00402a48 <pmc_enable_pllbck>:
  402a48:	b580      	push	{r7, lr}
  402a4a:	b084      	sub	sp, #16
  402a4c:	af00      	add	r7, sp, #0
  402a4e:	60f8      	str	r0, [r7, #12]
  402a50:	60b9      	str	r1, [r7, #8]
  402a52:	607a      	str	r2, [r7, #4]
  402a54:	4b0d      	ldr	r3, [pc, #52]	; (402a8c <pmc_enable_pllbck+0x44>)
  402a56:	4798      	blx	r3
  402a58:	480d      	ldr	r0, [pc, #52]	; (402a90 <pmc_enable_pllbck+0x48>)
  402a5a:	687b      	ldr	r3, [r7, #4]
  402a5c:	b2da      	uxtb	r2, r3
  402a5e:	68bb      	ldr	r3, [r7, #8]
  402a60:	021b      	lsls	r3, r3, #8
  402a62:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  402a66:	431a      	orrs	r2, r3
  402a68:	68fb      	ldr	r3, [r7, #12]
  402a6a:	0419      	lsls	r1, r3, #16
  402a6c:	4b09      	ldr	r3, [pc, #36]	; (402a94 <pmc_enable_pllbck+0x4c>)
  402a6e:	400b      	ands	r3, r1
  402a70:	4313      	orrs	r3, r2
  402a72:	62c3      	str	r3, [r0, #44]	; 0x2c
  402a74:	bf00      	nop
  402a76:	4b06      	ldr	r3, [pc, #24]	; (402a90 <pmc_enable_pllbck+0x48>)
  402a78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a7a:	f003 0304 	and.w	r3, r3, #4
  402a7e:	2b00      	cmp	r3, #0
  402a80:	d0f9      	beq.n	402a76 <pmc_enable_pllbck+0x2e>
  402a82:	bf00      	nop
  402a84:	3710      	adds	r7, #16
  402a86:	46bd      	mov	sp, r7
  402a88:	bd80      	pop	{r7, pc}
  402a8a:	bf00      	nop
  402a8c:	00402a99 	.word	0x00402a99
  402a90:	400e0400 	.word	0x400e0400
  402a94:	07ff0000 	.word	0x07ff0000

00402a98 <pmc_disable_pllbck>:
  402a98:	b480      	push	{r7}
  402a9a:	af00      	add	r7, sp, #0
  402a9c:	4b03      	ldr	r3, [pc, #12]	; (402aac <pmc_disable_pllbck+0x14>)
  402a9e:	2200      	movs	r2, #0
  402aa0:	62da      	str	r2, [r3, #44]	; 0x2c
  402aa2:	bf00      	nop
  402aa4:	46bd      	mov	sp, r7
  402aa6:	bc80      	pop	{r7}
  402aa8:	4770      	bx	lr
  402aaa:	bf00      	nop
  402aac:	400e0400 	.word	0x400e0400

00402ab0 <pmc_is_locked_pllbck>:
  402ab0:	b480      	push	{r7}
  402ab2:	af00      	add	r7, sp, #0
  402ab4:	4b03      	ldr	r3, [pc, #12]	; (402ac4 <pmc_is_locked_pllbck+0x14>)
  402ab6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ab8:	f003 0304 	and.w	r3, r3, #4
  402abc:	4618      	mov	r0, r3
  402abe:	46bd      	mov	sp, r7
  402ac0:	bc80      	pop	{r7}
  402ac2:	4770      	bx	lr
  402ac4:	400e0400 	.word	0x400e0400

00402ac8 <pmc_enable_periph_clk>:
  402ac8:	b480      	push	{r7}
  402aca:	b083      	sub	sp, #12
  402acc:	af00      	add	r7, sp, #0
  402ace:	6078      	str	r0, [r7, #4]
  402ad0:	687b      	ldr	r3, [r7, #4]
  402ad2:	2b22      	cmp	r3, #34	; 0x22
  402ad4:	d901      	bls.n	402ada <pmc_enable_periph_clk+0x12>
  402ad6:	2301      	movs	r3, #1
  402ad8:	e02f      	b.n	402b3a <pmc_enable_periph_clk+0x72>
  402ada:	687b      	ldr	r3, [r7, #4]
  402adc:	2b1f      	cmp	r3, #31
  402ade:	d813      	bhi.n	402b08 <pmc_enable_periph_clk+0x40>
  402ae0:	4b18      	ldr	r3, [pc, #96]	; (402b44 <pmc_enable_periph_clk+0x7c>)
  402ae2:	699a      	ldr	r2, [r3, #24]
  402ae4:	2101      	movs	r1, #1
  402ae6:	687b      	ldr	r3, [r7, #4]
  402ae8:	fa01 f303 	lsl.w	r3, r1, r3
  402aec:	401a      	ands	r2, r3
  402aee:	2101      	movs	r1, #1
  402af0:	687b      	ldr	r3, [r7, #4]
  402af2:	fa01 f303 	lsl.w	r3, r1, r3
  402af6:	429a      	cmp	r2, r3
  402af8:	d01e      	beq.n	402b38 <pmc_enable_periph_clk+0x70>
  402afa:	4a12      	ldr	r2, [pc, #72]	; (402b44 <pmc_enable_periph_clk+0x7c>)
  402afc:	2101      	movs	r1, #1
  402afe:	687b      	ldr	r3, [r7, #4]
  402b00:	fa01 f303 	lsl.w	r3, r1, r3
  402b04:	6113      	str	r3, [r2, #16]
  402b06:	e017      	b.n	402b38 <pmc_enable_periph_clk+0x70>
  402b08:	687b      	ldr	r3, [r7, #4]
  402b0a:	3b20      	subs	r3, #32
  402b0c:	607b      	str	r3, [r7, #4]
  402b0e:	4b0d      	ldr	r3, [pc, #52]	; (402b44 <pmc_enable_periph_clk+0x7c>)
  402b10:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402b14:	2101      	movs	r1, #1
  402b16:	687b      	ldr	r3, [r7, #4]
  402b18:	fa01 f303 	lsl.w	r3, r1, r3
  402b1c:	401a      	ands	r2, r3
  402b1e:	2101      	movs	r1, #1
  402b20:	687b      	ldr	r3, [r7, #4]
  402b22:	fa01 f303 	lsl.w	r3, r1, r3
  402b26:	429a      	cmp	r2, r3
  402b28:	d006      	beq.n	402b38 <pmc_enable_periph_clk+0x70>
  402b2a:	4a06      	ldr	r2, [pc, #24]	; (402b44 <pmc_enable_periph_clk+0x7c>)
  402b2c:	2101      	movs	r1, #1
  402b2e:	687b      	ldr	r3, [r7, #4]
  402b30:	fa01 f303 	lsl.w	r3, r1, r3
  402b34:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  402b38:	2300      	movs	r3, #0
  402b3a:	4618      	mov	r0, r3
  402b3c:	370c      	adds	r7, #12
  402b3e:	46bd      	mov	sp, r7
  402b40:	bc80      	pop	{r7}
  402b42:	4770      	bx	lr
  402b44:	400e0400 	.word	0x400e0400

00402b48 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402b48:	b580      	push	{r7, lr}
  402b4a:	b082      	sub	sp, #8
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402b50:	6878      	ldr	r0, [r7, #4]
  402b52:	4b03      	ldr	r3, [pc, #12]	; (402b60 <sysclk_enable_peripheral_clock+0x18>)
  402b54:	4798      	blx	r3
}
  402b56:	bf00      	nop
  402b58:	3708      	adds	r7, #8
  402b5a:	46bd      	mov	sp, r7
  402b5c:	bd80      	pop	{r7, pc}
  402b5e:	bf00      	nop
  402b60:	00402ac9 	.word	0x00402ac9

00402b64 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402b64:	b580      	push	{r7, lr}
  402b66:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402b68:	200b      	movs	r0, #11
  402b6a:	4b03      	ldr	r3, [pc, #12]	; (402b78 <ioport_init+0x14>)
  402b6c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402b6e:	200c      	movs	r0, #12
  402b70:	4b01      	ldr	r3, [pc, #4]	; (402b78 <ioport_init+0x14>)
  402b72:	4798      	blx	r3
	arch_ioport_init();
}
  402b74:	bf00      	nop
  402b76:	bd80      	pop	{r7, pc}
  402b78:	00402b49 	.word	0x00402b49

00402b7c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  402b7c:	b480      	push	{r7}
  402b7e:	b08d      	sub	sp, #52	; 0x34
  402b80:	af00      	add	r7, sp, #0
  402b82:	6078      	str	r0, [r7, #4]
  402b84:	6039      	str	r1, [r7, #0]
  402b86:	687b      	ldr	r3, [r7, #4]
  402b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  402b8a:	683b      	ldr	r3, [r7, #0]
  402b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  402b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b90:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b94:	095a      	lsrs	r2, r3, #5
  402b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b98:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402b9a:	6a3b      	ldr	r3, [r7, #32]
  402b9c:	f003 031f 	and.w	r3, r3, #31
  402ba0:	2101      	movs	r1, #1
  402ba2:	fa01 f303 	lsl.w	r3, r1, r3
  402ba6:	61fa      	str	r2, [r7, #28]
  402ba8:	61bb      	str	r3, [r7, #24]
  402baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402bac:	617b      	str	r3, [r7, #20]
  402bae:	69fb      	ldr	r3, [r7, #28]
  402bb0:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402bb2:	693b      	ldr	r3, [r7, #16]
  402bb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402bb8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402bbc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  402bbe:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  402bc0:	697b      	ldr	r3, [r7, #20]
  402bc2:	f003 0308 	and.w	r3, r3, #8
  402bc6:	2b00      	cmp	r3, #0
  402bc8:	d003      	beq.n	402bd2 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  402bca:	68fb      	ldr	r3, [r7, #12]
  402bcc:	69ba      	ldr	r2, [r7, #24]
  402bce:	665a      	str	r2, [r3, #100]	; 0x64
  402bd0:	e002      	b.n	402bd8 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  402bd2:	68fb      	ldr	r3, [r7, #12]
  402bd4:	69ba      	ldr	r2, [r7, #24]
  402bd6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  402bd8:	697b      	ldr	r3, [r7, #20]
  402bda:	f003 0310 	and.w	r3, r3, #16
  402bde:	2b00      	cmp	r3, #0
  402be0:	d004      	beq.n	402bec <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  402be2:	68fb      	ldr	r3, [r7, #12]
  402be4:	69ba      	ldr	r2, [r7, #24]
  402be6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  402bea:	e003      	b.n	402bf4 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  402bec:	68fb      	ldr	r3, [r7, #12]
  402bee:	69ba      	ldr	r2, [r7, #24]
  402bf0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  402bf4:	697b      	ldr	r3, [r7, #20]
  402bf6:	f003 0320 	and.w	r3, r3, #32
  402bfa:	2b00      	cmp	r3, #0
  402bfc:	d003      	beq.n	402c06 <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  402bfe:	68fb      	ldr	r3, [r7, #12]
  402c00:	69ba      	ldr	r2, [r7, #24]
  402c02:	651a      	str	r2, [r3, #80]	; 0x50
  402c04:	e002      	b.n	402c0c <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  402c06:	68fb      	ldr	r3, [r7, #12]
  402c08:	69ba      	ldr	r2, [r7, #24]
  402c0a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  402c0c:	697b      	ldr	r3, [r7, #20]
  402c0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402c12:	2b00      	cmp	r3, #0
  402c14:	d003      	beq.n	402c1e <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  402c16:	68fb      	ldr	r3, [r7, #12]
  402c18:	69ba      	ldr	r2, [r7, #24]
  402c1a:	621a      	str	r2, [r3, #32]
  402c1c:	e002      	b.n	402c24 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  402c1e:	68fb      	ldr	r3, [r7, #12]
  402c20:	69ba      	ldr	r2, [r7, #24]
  402c22:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  402c24:	697b      	ldr	r3, [r7, #20]
  402c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402c2a:	2b00      	cmp	r3, #0
  402c2c:	d004      	beq.n	402c38 <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402c2e:	68fb      	ldr	r3, [r7, #12]
  402c30:	69ba      	ldr	r2, [r7, #24]
  402c32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402c36:	e003      	b.n	402c40 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402c38:	68fb      	ldr	r3, [r7, #12]
  402c3a:	69ba      	ldr	r2, [r7, #24]
  402c3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402c40:	697b      	ldr	r3, [r7, #20]
  402c42:	f003 0301 	and.w	r3, r3, #1
  402c46:	2b00      	cmp	r3, #0
  402c48:	d006      	beq.n	402c58 <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  402c4a:	68fb      	ldr	r3, [r7, #12]
  402c4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402c4e:	69bb      	ldr	r3, [r7, #24]
  402c50:	431a      	orrs	r2, r3
  402c52:	68fb      	ldr	r3, [r7, #12]
  402c54:	671a      	str	r2, [r3, #112]	; 0x70
  402c56:	e006      	b.n	402c66 <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402c58:	68fb      	ldr	r3, [r7, #12]
  402c5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402c5c:	69bb      	ldr	r3, [r7, #24]
  402c5e:	43db      	mvns	r3, r3
  402c60:	401a      	ands	r2, r3
  402c62:	68fb      	ldr	r3, [r7, #12]
  402c64:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  402c66:	697b      	ldr	r3, [r7, #20]
  402c68:	f003 0302 	and.w	r3, r3, #2
  402c6c:	2b00      	cmp	r3, #0
  402c6e:	d006      	beq.n	402c7e <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  402c70:	68fb      	ldr	r3, [r7, #12]
  402c72:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402c74:	69bb      	ldr	r3, [r7, #24]
  402c76:	431a      	orrs	r2, r3
  402c78:	68fb      	ldr	r3, [r7, #12]
  402c7a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  402c7c:	e006      	b.n	402c8c <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402c7e:	68fb      	ldr	r3, [r7, #12]
  402c80:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402c82:	69bb      	ldr	r3, [r7, #24]
  402c84:	43db      	mvns	r3, r3
  402c86:	401a      	ands	r2, r3
  402c88:	68fb      	ldr	r3, [r7, #12]
  402c8a:	675a      	str	r2, [r3, #116]	; 0x74
  402c8c:	bf00      	nop
  402c8e:	3734      	adds	r7, #52	; 0x34
  402c90:	46bd      	mov	sp, r7
  402c92:	bc80      	pop	{r7}
  402c94:	4770      	bx	lr
  402c96:	bf00      	nop

00402c98 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402c98:	b480      	push	{r7}
  402c9a:	b08d      	sub	sp, #52	; 0x34
  402c9c:	af00      	add	r7, sp, #0
  402c9e:	6078      	str	r0, [r7, #4]
  402ca0:	460b      	mov	r3, r1
  402ca2:	70fb      	strb	r3, [r7, #3]
  402ca4:	687b      	ldr	r3, [r7, #4]
  402ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  402ca8:	78fb      	ldrb	r3, [r7, #3]
  402caa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402cb0:	627b      	str	r3, [r7, #36]	; 0x24
  402cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cb4:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402cb6:	6a3b      	ldr	r3, [r7, #32]
  402cb8:	095b      	lsrs	r3, r3, #5
  402cba:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402cbc:	69fb      	ldr	r3, [r7, #28]
  402cbe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402cc2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402cc6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402cc8:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402cca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402cce:	2b01      	cmp	r3, #1
  402cd0:	d109      	bne.n	402ce6 <ioport_set_pin_dir+0x4e>
  402cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402cd4:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402cd6:	697b      	ldr	r3, [r7, #20]
  402cd8:	f003 031f 	and.w	r3, r3, #31
  402cdc:	2201      	movs	r2, #1
  402cde:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402ce0:	69bb      	ldr	r3, [r7, #24]
  402ce2:	611a      	str	r2, [r3, #16]
  402ce4:	e00c      	b.n	402d00 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402ce6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402cea:	2b00      	cmp	r3, #0
  402cec:	d108      	bne.n	402d00 <ioport_set_pin_dir+0x68>
  402cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402cf0:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402cf2:	693b      	ldr	r3, [r7, #16]
  402cf4:	f003 031f 	and.w	r3, r3, #31
  402cf8:	2201      	movs	r2, #1
  402cfa:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402cfc:	69bb      	ldr	r3, [r7, #24]
  402cfe:	615a      	str	r2, [r3, #20]
  402d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402d02:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402d04:	68fb      	ldr	r3, [r7, #12]
  402d06:	f003 031f 	and.w	r3, r3, #31
  402d0a:	2201      	movs	r2, #1
  402d0c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402d0e:	69bb      	ldr	r3, [r7, #24]
  402d10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402d14:	bf00      	nop
  402d16:	3734      	adds	r7, #52	; 0x34
  402d18:	46bd      	mov	sp, r7
  402d1a:	bc80      	pop	{r7}
  402d1c:	4770      	bx	lr
  402d1e:	bf00      	nop

00402d20 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402d20:	b480      	push	{r7}
  402d22:	b08b      	sub	sp, #44	; 0x2c
  402d24:	af00      	add	r7, sp, #0
  402d26:	6078      	str	r0, [r7, #4]
  402d28:	460b      	mov	r3, r1
  402d2a:	70fb      	strb	r3, [r7, #3]
  402d2c:	687b      	ldr	r3, [r7, #4]
  402d2e:	627b      	str	r3, [r7, #36]	; 0x24
  402d30:	78fb      	ldrb	r3, [r7, #3]
  402d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d38:	61fb      	str	r3, [r7, #28]
  402d3a:	69fb      	ldr	r3, [r7, #28]
  402d3c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402d3e:	69bb      	ldr	r3, [r7, #24]
  402d40:	095b      	lsrs	r3, r3, #5
  402d42:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402d44:	697b      	ldr	r3, [r7, #20]
  402d46:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402d4a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402d4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402d50:	613b      	str	r3, [r7, #16]

	if (level) {
  402d52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402d56:	2b00      	cmp	r3, #0
  402d58:	d009      	beq.n	402d6e <ioport_set_pin_level+0x4e>
  402d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d5c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402d5e:	68fb      	ldr	r3, [r7, #12]
  402d60:	f003 031f 	and.w	r3, r3, #31
  402d64:	2201      	movs	r2, #1
  402d66:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402d68:	693b      	ldr	r3, [r7, #16]
  402d6a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402d6c:	e008      	b.n	402d80 <ioport_set_pin_level+0x60>
  402d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d70:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402d72:	68bb      	ldr	r3, [r7, #8]
  402d74:	f003 031f 	and.w	r3, r3, #31
  402d78:	2201      	movs	r2, #1
  402d7a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402d7c:	693b      	ldr	r3, [r7, #16]
  402d7e:	635a      	str	r2, [r3, #52]	; 0x34
  402d80:	bf00      	nop
  402d82:	372c      	adds	r7, #44	; 0x2c
  402d84:	46bd      	mov	sp, r7
  402d86:	bc80      	pop	{r7}
  402d88:	4770      	bx	lr
  402d8a:	bf00      	nop

00402d8c <board_init>:
#include <board.h>
#include <conf_board.h>
#include "camera.h"

void board_init(void)
{
  402d8c:	b580      	push	{r7, lr}
  402d8e:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	ioport_init();
  402d90:	4b43      	ldr	r3, [pc, #268]	; (402ea0 <board_init+0x114>)
  402d92:	4798      	blx	r3
		
	gpio_configure_pin(LED_PIN, LED_FLAGS);
  402d94:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402d98:	2013      	movs	r0, #19
  402d9a:	4b42      	ldr	r3, [pc, #264]	; (402ea4 <board_init+0x118>)
  402d9c:	4798      	blx	r3
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  402d9e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402da2:	2013      	movs	r0, #19
  402da4:	4b3f      	ldr	r3, [pc, #252]	; (402ea4 <board_init+0x118>)
  402da6:	4798      	blx	r3
	
	/* Set output direction on the given LED IOPORTs */
	ioport_set_pin_dir(LED_PIN, IOPORT_DIR_OUTPUT);
  402da8:	2101      	movs	r1, #1
  402daa:	2013      	movs	r0, #19
  402dac:	4b3e      	ldr	r3, [pc, #248]	; (402ea8 <board_init+0x11c>)
  402dae:	4798      	blx	r3
	ioport_set_pin_level(LED_PIN, false);
  402db0:	2100      	movs	r1, #0
  402db2:	2013      	movs	r0, #19
  402db4:	4b3d      	ldr	r3, [pc, #244]	; (402eac <board_init+0x120>)
  402db6:	4798      	blx	r3
	
	
	// configure MCU RTS as a gpio and drive it low
	gpio_configure_pin(RTS_LOW, RTS_LOW_FLAGS);
  402db8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402dbc:	2007      	movs	r0, #7
  402dbe:	4b39      	ldr	r3, [pc, #228]	; (402ea4 <board_init+0x118>)
  402dc0:	4798      	blx	r3
	gpio_configure_pin(RTS_LOW_GPIO, RTS_LOW_GPIO_FLAGS);
  402dc2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402dc6:	2007      	movs	r0, #7
  402dc8:	4b36      	ldr	r3, [pc, #216]	; (402ea4 <board_init+0x118>)
  402dca:	4798      	blx	r3
	ioport_set_pin_dir(RTS_LOW, IOPORT_DIR_OUTPUT);
  402dcc:	2101      	movs	r1, #1
  402dce:	2007      	movs	r0, #7
  402dd0:	4b35      	ldr	r3, [pc, #212]	; (402ea8 <board_init+0x11c>)
  402dd2:	4798      	blx	r3
	ioport_set_pin_level(RTS_LOW, false);
  402dd4:	2100      	movs	r1, #0
  402dd6:	2007      	movs	r0, #7
  402dd8:	4b34      	ldr	r3, [pc, #208]	; (402eac <board_init+0x120>)
  402dda:	4798      	blx	r3
	
	gpio_configure_pin(CAM_RST, CAM_RST_FLAGS);
  402ddc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402de0:	2014      	movs	r0, #20
  402de2:	4b30      	ldr	r3, [pc, #192]	; (402ea4 <board_init+0x118>)
  402de4:	4798      	blx	r3
	ioport_set_pin_dir(CAM_RST, IOPORT_DIR_OUTPUT);
  402de6:	2101      	movs	r1, #1
  402de8:	2014      	movs	r0, #20
  402dea:	4b2f      	ldr	r3, [pc, #188]	; (402ea8 <board_init+0x11c>)
  402dec:	4798      	blx	r3
	ioport_set_pin_level(CAM_RST, false);
  402dee:	2100      	movs	r1, #0
  402df0:	2014      	movs	r0, #20
  402df2:	4b2e      	ldr	r3, [pc, #184]	; (402eac <board_init+0x120>)
  402df4:	4798      	blx	r3

	// configure network status pin
	gpio_configure_pin(NET_PIN, NET_PIN_FLAGS);
  402df6:	492e      	ldr	r1, [pc, #184]	; (402eb0 <board_init+0x124>)
  402df8:	2021      	movs	r0, #33	; 0x21
  402dfa:	4b2a      	ldr	r3, [pc, #168]	; (402ea4 <board_init+0x118>)
  402dfc:	4798      	blx	r3
	ioport_set_pin_dir(NET_PIN, IOPORT_DIR_INPUT);
  402dfe:	2100      	movs	r1, #0
  402e00:	2021      	movs	r0, #33	; 0x21
  402e02:	4b29      	ldr	r3, [pc, #164]	; (402ea8 <board_init+0x11c>)
  402e04:	4798      	blx	r3
	ioport_set_pin_mode(NET_PIN, IOPORT_MODE_PULLUP);
  402e06:	2108      	movs	r1, #8
  402e08:	2021      	movs	r0, #33	; 0x21
  402e0a:	4b2a      	ldr	r3, [pc, #168]	; (402eb4 <board_init+0x128>)
  402e0c:	4798      	blx	r3

	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  402e0e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402e12:	2011      	movs	r0, #17
  402e14:	4b23      	ldr	r3, [pc, #140]	; (402ea4 <board_init+0x118>)
  402e16:	4798      	blx	r3
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  402e18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e1c:	2003      	movs	r0, #3
  402e1e:	4b21      	ldr	r3, [pc, #132]	; (402ea4 <board_init+0x118>)
  402e20:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  402e22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e26:	2004      	movs	r0, #4
  402e28:	4b1e      	ldr	r3, [pc, #120]	; (402ea4 <board_init+0x118>)
  402e2a:	4798      	blx	r3
	///* Configure UART pins */
	//#ifdef CONF_BOARD_UART_CONSOLE
	//gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
	//#endif
	
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  402e2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e30:	2005      	movs	r0, #5
  402e32:	4b1c      	ldr	r3, [pc, #112]	; (402ea4 <board_init+0x118>)
  402e34:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  402e36:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e3a:	2006      	movs	r0, #6
  402e3c:	4b19      	ldr	r3, [pc, #100]	; (402ea4 <board_init+0x118>)
  402e3e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  402e40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402e44:	2008      	movs	r0, #8
  402e46:	4b17      	ldr	r3, [pc, #92]	; (402ea4 <board_init+0x118>)
  402e48:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
	
	//gpio_configure_pin(OV_SW_OVT_GPIO, OV_SW_OVT_FLAGS);
	//gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
	//gpio_configure_pin(OV_FSIN_GPIO, OV_FSIN_FLAGS);
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  402e4a:	2171      	movs	r1, #113	; 0x71
  402e4c:	2010      	movs	r0, #16
  402e4e:	4b15      	ldr	r3, [pc, #84]	; (402ea4 <board_init+0x118>)
  402e50:	4798      	blx	r3
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  402e52:	2171      	movs	r1, #113	; 0x71
  402e54:	200f      	movs	r0, #15
  402e56:	4b13      	ldr	r3, [pc, #76]	; (402ea4 <board_init+0x118>)
  402e58:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  402e5a:	4917      	ldr	r1, [pc, #92]	; (402eb8 <board_init+0x12c>)
  402e5c:	2018      	movs	r0, #24
  402e5e:	4b11      	ldr	r3, [pc, #68]	; (402ea4 <board_init+0x118>)
  402e60:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  402e62:	4915      	ldr	r1, [pc, #84]	; (402eb8 <board_init+0x12c>)
  402e64:	2019      	movs	r0, #25
  402e66:	4b0f      	ldr	r3, [pc, #60]	; (402ea4 <board_init+0x118>)
  402e68:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  402e6a:	4913      	ldr	r1, [pc, #76]	; (402eb8 <board_init+0x12c>)
  402e6c:	201a      	movs	r0, #26
  402e6e:	4b0d      	ldr	r3, [pc, #52]	; (402ea4 <board_init+0x118>)
  402e70:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  402e72:	4911      	ldr	r1, [pc, #68]	; (402eb8 <board_init+0x12c>)
  402e74:	201b      	movs	r0, #27
  402e76:	4b0b      	ldr	r3, [pc, #44]	; (402ea4 <board_init+0x118>)
  402e78:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  402e7a:	490f      	ldr	r1, [pc, #60]	; (402eb8 <board_init+0x12c>)
  402e7c:	201c      	movs	r0, #28
  402e7e:	4b09      	ldr	r3, [pc, #36]	; (402ea4 <board_init+0x118>)
  402e80:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  402e82:	490d      	ldr	r1, [pc, #52]	; (402eb8 <board_init+0x12c>)
  402e84:	201d      	movs	r0, #29
  402e86:	4b07      	ldr	r3, [pc, #28]	; (402ea4 <board_init+0x118>)
  402e88:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D8, OV_DATA_BUS_FLAGS);
  402e8a:	490b      	ldr	r1, [pc, #44]	; (402eb8 <board_init+0x12c>)
  402e8c:	201e      	movs	r0, #30
  402e8e:	4b05      	ldr	r3, [pc, #20]	; (402ea4 <board_init+0x118>)
  402e90:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D9, OV_DATA_BUS_FLAGS);
  402e92:	4909      	ldr	r1, [pc, #36]	; (402eb8 <board_init+0x12c>)
  402e94:	201f      	movs	r0, #31
  402e96:	4b03      	ldr	r3, [pc, #12]	; (402ea4 <board_init+0x118>)
  402e98:	4798      	blx	r3
}
  402e9a:	bf00      	nop
  402e9c:	bd80      	pop	{r7, pc}
  402e9e:	bf00      	nop
  402ea0:	00402b65 	.word	0x00402b65
  402ea4:	00402601 	.word	0x00402601
  402ea8:	00402c99 	.word	0x00402c99
  402eac:	00402d21 	.word	0x00402d21
  402eb0:	28000079 	.word	0x28000079
  402eb4:	00402b7d 	.word	0x00402b7d
  402eb8:	28000001 	.word	0x28000001

00402ebc <Reset_Handler>:
  402ebc:	b580      	push	{r7, lr}
  402ebe:	b084      	sub	sp, #16
  402ec0:	af00      	add	r7, sp, #0
  402ec2:	4b27      	ldr	r3, [pc, #156]	; (402f60 <Reset_Handler+0xa4>)
  402ec4:	60fb      	str	r3, [r7, #12]
  402ec6:	4b27      	ldr	r3, [pc, #156]	; (402f64 <Reset_Handler+0xa8>)
  402ec8:	60bb      	str	r3, [r7, #8]
  402eca:	68fa      	ldr	r2, [r7, #12]
  402ecc:	68bb      	ldr	r3, [r7, #8]
  402ece:	429a      	cmp	r2, r3
  402ed0:	d90d      	bls.n	402eee <Reset_Handler+0x32>
  402ed2:	e007      	b.n	402ee4 <Reset_Handler+0x28>
  402ed4:	68bb      	ldr	r3, [r7, #8]
  402ed6:	1d1a      	adds	r2, r3, #4
  402ed8:	60ba      	str	r2, [r7, #8]
  402eda:	68fa      	ldr	r2, [r7, #12]
  402edc:	1d11      	adds	r1, r2, #4
  402ede:	60f9      	str	r1, [r7, #12]
  402ee0:	6812      	ldr	r2, [r2, #0]
  402ee2:	601a      	str	r2, [r3, #0]
  402ee4:	68bb      	ldr	r3, [r7, #8]
  402ee6:	4a20      	ldr	r2, [pc, #128]	; (402f68 <Reset_Handler+0xac>)
  402ee8:	4293      	cmp	r3, r2
  402eea:	d3f3      	bcc.n	402ed4 <Reset_Handler+0x18>
  402eec:	e020      	b.n	402f30 <Reset_Handler+0x74>
  402eee:	68fa      	ldr	r2, [r7, #12]
  402ef0:	68bb      	ldr	r3, [r7, #8]
  402ef2:	429a      	cmp	r2, r3
  402ef4:	d21c      	bcs.n	402f30 <Reset_Handler+0x74>
  402ef6:	4a1c      	ldr	r2, [pc, #112]	; (402f68 <Reset_Handler+0xac>)
  402ef8:	4b1a      	ldr	r3, [pc, #104]	; (402f64 <Reset_Handler+0xa8>)
  402efa:	1ad3      	subs	r3, r2, r3
  402efc:	607b      	str	r3, [r7, #4]
  402efe:	68fa      	ldr	r2, [r7, #12]
  402f00:	687b      	ldr	r3, [r7, #4]
  402f02:	4413      	add	r3, r2
  402f04:	3b04      	subs	r3, #4
  402f06:	60fb      	str	r3, [r7, #12]
  402f08:	68ba      	ldr	r2, [r7, #8]
  402f0a:	687b      	ldr	r3, [r7, #4]
  402f0c:	4413      	add	r3, r2
  402f0e:	3b04      	subs	r3, #4
  402f10:	60bb      	str	r3, [r7, #8]
  402f12:	e00a      	b.n	402f2a <Reset_Handler+0x6e>
  402f14:	68bb      	ldr	r3, [r7, #8]
  402f16:	1f1a      	subs	r2, r3, #4
  402f18:	60ba      	str	r2, [r7, #8]
  402f1a:	68fa      	ldr	r2, [r7, #12]
  402f1c:	1f11      	subs	r1, r2, #4
  402f1e:	60f9      	str	r1, [r7, #12]
  402f20:	6812      	ldr	r2, [r2, #0]
  402f22:	601a      	str	r2, [r3, #0]
  402f24:	687b      	ldr	r3, [r7, #4]
  402f26:	3b04      	subs	r3, #4
  402f28:	607b      	str	r3, [r7, #4]
  402f2a:	687b      	ldr	r3, [r7, #4]
  402f2c:	2b00      	cmp	r3, #0
  402f2e:	d1f1      	bne.n	402f14 <Reset_Handler+0x58>
  402f30:	bf00      	nop
  402f32:	4b0e      	ldr	r3, [pc, #56]	; (402f6c <Reset_Handler+0xb0>)
  402f34:	60bb      	str	r3, [r7, #8]
  402f36:	e004      	b.n	402f42 <Reset_Handler+0x86>
  402f38:	68bb      	ldr	r3, [r7, #8]
  402f3a:	1d1a      	adds	r2, r3, #4
  402f3c:	60ba      	str	r2, [r7, #8]
  402f3e:	2200      	movs	r2, #0
  402f40:	601a      	str	r2, [r3, #0]
  402f42:	68bb      	ldr	r3, [r7, #8]
  402f44:	4a0a      	ldr	r2, [pc, #40]	; (402f70 <Reset_Handler+0xb4>)
  402f46:	4293      	cmp	r3, r2
  402f48:	d3f6      	bcc.n	402f38 <Reset_Handler+0x7c>
  402f4a:	4b0a      	ldr	r3, [pc, #40]	; (402f74 <Reset_Handler+0xb8>)
  402f4c:	60fb      	str	r3, [r7, #12]
  402f4e:	4a0a      	ldr	r2, [pc, #40]	; (402f78 <Reset_Handler+0xbc>)
  402f50:	68fb      	ldr	r3, [r7, #12]
  402f52:	6093      	str	r3, [r2, #8]
  402f54:	4b09      	ldr	r3, [pc, #36]	; (402f7c <Reset_Handler+0xc0>)
  402f56:	4798      	blx	r3
  402f58:	4b09      	ldr	r3, [pc, #36]	; (402f80 <Reset_Handler+0xc4>)
  402f5a:	4798      	blx	r3
  402f5c:	e7fe      	b.n	402f5c <Reset_Handler+0xa0>
  402f5e:	bf00      	nop
  402f60:	00409770 	.word	0x00409770
  402f64:	20000000 	.word	0x20000000
  402f68:	20000884 	.word	0x20000884
  402f6c:	20000884 	.word	0x20000884
  402f70:	2001921c 	.word	0x2001921c
  402f74:	00400000 	.word	0x00400000
  402f78:	e000ed00 	.word	0xe000ed00
  402f7c:	004039a1 	.word	0x004039a1
  402f80:	004032b9 	.word	0x004032b9

00402f84 <Dummy_Handler>:
  402f84:	b480      	push	{r7}
  402f86:	af00      	add	r7, sp, #0
  402f88:	e7fe      	b.n	402f88 <Dummy_Handler+0x4>
  402f8a:	bf00      	nop

00402f8c <SystemCoreClockUpdate>:
  402f8c:	b480      	push	{r7}
  402f8e:	af00      	add	r7, sp, #0
  402f90:	4b5d      	ldr	r3, [pc, #372]	; (403108 <SystemCoreClockUpdate+0x17c>)
  402f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f94:	f003 0303 	and.w	r3, r3, #3
  402f98:	2b03      	cmp	r3, #3
  402f9a:	f200 8096 	bhi.w	4030ca <SystemCoreClockUpdate+0x13e>
  402f9e:	a201      	add	r2, pc, #4	; (adr r2, 402fa4 <SystemCoreClockUpdate+0x18>)
  402fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fa4:	00402fb5 	.word	0x00402fb5
  402fa8:	00402fd5 	.word	0x00402fd5
  402fac:	0040301f 	.word	0x0040301f
  402fb0:	0040301f 	.word	0x0040301f
  402fb4:	4b55      	ldr	r3, [pc, #340]	; (40310c <SystemCoreClockUpdate+0x180>)
  402fb6:	695b      	ldr	r3, [r3, #20]
  402fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402fbc:	2b00      	cmp	r3, #0
  402fbe:	d004      	beq.n	402fca <SystemCoreClockUpdate+0x3e>
  402fc0:	4b53      	ldr	r3, [pc, #332]	; (403110 <SystemCoreClockUpdate+0x184>)
  402fc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402fc6:	601a      	str	r2, [r3, #0]
  402fc8:	e080      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  402fca:	4b51      	ldr	r3, [pc, #324]	; (403110 <SystemCoreClockUpdate+0x184>)
  402fcc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402fd0:	601a      	str	r2, [r3, #0]
  402fd2:	e07b      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  402fd4:	4b4c      	ldr	r3, [pc, #304]	; (403108 <SystemCoreClockUpdate+0x17c>)
  402fd6:	6a1b      	ldr	r3, [r3, #32]
  402fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402fdc:	2b00      	cmp	r3, #0
  402fde:	d003      	beq.n	402fe8 <SystemCoreClockUpdate+0x5c>
  402fe0:	4b4b      	ldr	r3, [pc, #300]	; (403110 <SystemCoreClockUpdate+0x184>)
  402fe2:	4a4c      	ldr	r2, [pc, #304]	; (403114 <SystemCoreClockUpdate+0x188>)
  402fe4:	601a      	str	r2, [r3, #0]
  402fe6:	e071      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  402fe8:	4b49      	ldr	r3, [pc, #292]	; (403110 <SystemCoreClockUpdate+0x184>)
  402fea:	4a4b      	ldr	r2, [pc, #300]	; (403118 <SystemCoreClockUpdate+0x18c>)
  402fec:	601a      	str	r2, [r3, #0]
  402fee:	4b46      	ldr	r3, [pc, #280]	; (403108 <SystemCoreClockUpdate+0x17c>)
  402ff0:	6a1b      	ldr	r3, [r3, #32]
  402ff2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ff6:	2b10      	cmp	r3, #16
  402ff8:	d008      	beq.n	40300c <SystemCoreClockUpdate+0x80>
  402ffa:	2b20      	cmp	r3, #32
  402ffc:	d00a      	beq.n	403014 <SystemCoreClockUpdate+0x88>
  402ffe:	2b00      	cmp	r3, #0
  403000:	d000      	beq.n	403004 <SystemCoreClockUpdate+0x78>
  403002:	e00b      	b.n	40301c <SystemCoreClockUpdate+0x90>
  403004:	4b42      	ldr	r3, [pc, #264]	; (403110 <SystemCoreClockUpdate+0x184>)
  403006:	4a44      	ldr	r2, [pc, #272]	; (403118 <SystemCoreClockUpdate+0x18c>)
  403008:	601a      	str	r2, [r3, #0]
  40300a:	e007      	b.n	40301c <SystemCoreClockUpdate+0x90>
  40300c:	4b40      	ldr	r3, [pc, #256]	; (403110 <SystemCoreClockUpdate+0x184>)
  40300e:	4a43      	ldr	r2, [pc, #268]	; (40311c <SystemCoreClockUpdate+0x190>)
  403010:	601a      	str	r2, [r3, #0]
  403012:	e003      	b.n	40301c <SystemCoreClockUpdate+0x90>
  403014:	4b3e      	ldr	r3, [pc, #248]	; (403110 <SystemCoreClockUpdate+0x184>)
  403016:	4a3f      	ldr	r2, [pc, #252]	; (403114 <SystemCoreClockUpdate+0x188>)
  403018:	601a      	str	r2, [r3, #0]
  40301a:	bf00      	nop
  40301c:	e056      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  40301e:	4b3a      	ldr	r3, [pc, #232]	; (403108 <SystemCoreClockUpdate+0x17c>)
  403020:	6a1b      	ldr	r3, [r3, #32]
  403022:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403026:	2b00      	cmp	r3, #0
  403028:	d003      	beq.n	403032 <SystemCoreClockUpdate+0xa6>
  40302a:	4b39      	ldr	r3, [pc, #228]	; (403110 <SystemCoreClockUpdate+0x184>)
  40302c:	4a39      	ldr	r2, [pc, #228]	; (403114 <SystemCoreClockUpdate+0x188>)
  40302e:	601a      	str	r2, [r3, #0]
  403030:	e019      	b.n	403066 <SystemCoreClockUpdate+0xda>
  403032:	4b37      	ldr	r3, [pc, #220]	; (403110 <SystemCoreClockUpdate+0x184>)
  403034:	4a38      	ldr	r2, [pc, #224]	; (403118 <SystemCoreClockUpdate+0x18c>)
  403036:	601a      	str	r2, [r3, #0]
  403038:	4b33      	ldr	r3, [pc, #204]	; (403108 <SystemCoreClockUpdate+0x17c>)
  40303a:	6a1b      	ldr	r3, [r3, #32]
  40303c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403040:	2b10      	cmp	r3, #16
  403042:	d008      	beq.n	403056 <SystemCoreClockUpdate+0xca>
  403044:	2b20      	cmp	r3, #32
  403046:	d00a      	beq.n	40305e <SystemCoreClockUpdate+0xd2>
  403048:	2b00      	cmp	r3, #0
  40304a:	d000      	beq.n	40304e <SystemCoreClockUpdate+0xc2>
  40304c:	e00b      	b.n	403066 <SystemCoreClockUpdate+0xda>
  40304e:	4b30      	ldr	r3, [pc, #192]	; (403110 <SystemCoreClockUpdate+0x184>)
  403050:	4a31      	ldr	r2, [pc, #196]	; (403118 <SystemCoreClockUpdate+0x18c>)
  403052:	601a      	str	r2, [r3, #0]
  403054:	e007      	b.n	403066 <SystemCoreClockUpdate+0xda>
  403056:	4b2e      	ldr	r3, [pc, #184]	; (403110 <SystemCoreClockUpdate+0x184>)
  403058:	4a30      	ldr	r2, [pc, #192]	; (40311c <SystemCoreClockUpdate+0x190>)
  40305a:	601a      	str	r2, [r3, #0]
  40305c:	e003      	b.n	403066 <SystemCoreClockUpdate+0xda>
  40305e:	4b2c      	ldr	r3, [pc, #176]	; (403110 <SystemCoreClockUpdate+0x184>)
  403060:	4a2c      	ldr	r2, [pc, #176]	; (403114 <SystemCoreClockUpdate+0x188>)
  403062:	601a      	str	r2, [r3, #0]
  403064:	bf00      	nop
  403066:	4b28      	ldr	r3, [pc, #160]	; (403108 <SystemCoreClockUpdate+0x17c>)
  403068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40306a:	f003 0303 	and.w	r3, r3, #3
  40306e:	2b02      	cmp	r3, #2
  403070:	d115      	bne.n	40309e <SystemCoreClockUpdate+0x112>
  403072:	4b25      	ldr	r3, [pc, #148]	; (403108 <SystemCoreClockUpdate+0x17c>)
  403074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  403076:	4b2a      	ldr	r3, [pc, #168]	; (403120 <SystemCoreClockUpdate+0x194>)
  403078:	4013      	ands	r3, r2
  40307a:	0c1b      	lsrs	r3, r3, #16
  40307c:	3301      	adds	r3, #1
  40307e:	4a24      	ldr	r2, [pc, #144]	; (403110 <SystemCoreClockUpdate+0x184>)
  403080:	6812      	ldr	r2, [r2, #0]
  403082:	fb02 f303 	mul.w	r3, r2, r3
  403086:	4a22      	ldr	r2, [pc, #136]	; (403110 <SystemCoreClockUpdate+0x184>)
  403088:	6013      	str	r3, [r2, #0]
  40308a:	4b1f      	ldr	r3, [pc, #124]	; (403108 <SystemCoreClockUpdate+0x17c>)
  40308c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40308e:	b2db      	uxtb	r3, r3
  403090:	4a1f      	ldr	r2, [pc, #124]	; (403110 <SystemCoreClockUpdate+0x184>)
  403092:	6812      	ldr	r2, [r2, #0]
  403094:	fbb2 f3f3 	udiv	r3, r2, r3
  403098:	4a1d      	ldr	r2, [pc, #116]	; (403110 <SystemCoreClockUpdate+0x184>)
  40309a:	6013      	str	r3, [r2, #0]
  40309c:	e016      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  40309e:	4b1a      	ldr	r3, [pc, #104]	; (403108 <SystemCoreClockUpdate+0x17c>)
  4030a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4030a2:	4b1f      	ldr	r3, [pc, #124]	; (403120 <SystemCoreClockUpdate+0x194>)
  4030a4:	4013      	ands	r3, r2
  4030a6:	0c1b      	lsrs	r3, r3, #16
  4030a8:	3301      	adds	r3, #1
  4030aa:	4a19      	ldr	r2, [pc, #100]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030ac:	6812      	ldr	r2, [r2, #0]
  4030ae:	fb02 f303 	mul.w	r3, r2, r3
  4030b2:	4a17      	ldr	r2, [pc, #92]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030b4:	6013      	str	r3, [r2, #0]
  4030b6:	4b14      	ldr	r3, [pc, #80]	; (403108 <SystemCoreClockUpdate+0x17c>)
  4030b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4030ba:	b2db      	uxtb	r3, r3
  4030bc:	4a14      	ldr	r2, [pc, #80]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030be:	6812      	ldr	r2, [r2, #0]
  4030c0:	fbb2 f3f3 	udiv	r3, r2, r3
  4030c4:	4a12      	ldr	r2, [pc, #72]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030c6:	6013      	str	r3, [r2, #0]
  4030c8:	e000      	b.n	4030cc <SystemCoreClockUpdate+0x140>
  4030ca:	bf00      	nop
  4030cc:	4b0e      	ldr	r3, [pc, #56]	; (403108 <SystemCoreClockUpdate+0x17c>)
  4030ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4030d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4030d4:	2b70      	cmp	r3, #112	; 0x70
  4030d6:	d108      	bne.n	4030ea <SystemCoreClockUpdate+0x15e>
  4030d8:	4b0d      	ldr	r3, [pc, #52]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030da:	681b      	ldr	r3, [r3, #0]
  4030dc:	4a11      	ldr	r2, [pc, #68]	; (403124 <SystemCoreClockUpdate+0x198>)
  4030de:	fba2 2303 	umull	r2, r3, r2, r3
  4030e2:	085b      	lsrs	r3, r3, #1
  4030e4:	4a0a      	ldr	r2, [pc, #40]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030e6:	6013      	str	r3, [r2, #0]
  4030e8:	e00a      	b.n	403100 <SystemCoreClockUpdate+0x174>
  4030ea:	4b07      	ldr	r3, [pc, #28]	; (403108 <SystemCoreClockUpdate+0x17c>)
  4030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4030ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4030f2:	091b      	lsrs	r3, r3, #4
  4030f4:	4a06      	ldr	r2, [pc, #24]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030f6:	6812      	ldr	r2, [r2, #0]
  4030f8:	fa22 f303 	lsr.w	r3, r2, r3
  4030fc:	4a04      	ldr	r2, [pc, #16]	; (403110 <SystemCoreClockUpdate+0x184>)
  4030fe:	6013      	str	r3, [r2, #0]
  403100:	bf00      	nop
  403102:	46bd      	mov	sp, r7
  403104:	bc80      	pop	{r7}
  403106:	4770      	bx	lr
  403108:	400e0400 	.word	0x400e0400
  40310c:	400e1410 	.word	0x400e1410
  403110:	2000000c 	.word	0x2000000c
  403114:	00b71b00 	.word	0x00b71b00
  403118:	003d0900 	.word	0x003d0900
  40311c:	007a1200 	.word	0x007a1200
  403120:	07ff0000 	.word	0x07ff0000
  403124:	aaaaaaab 	.word	0xaaaaaaab

00403128 <system_init_flash>:
  403128:	b480      	push	{r7}
  40312a:	b083      	sub	sp, #12
  40312c:	af00      	add	r7, sp, #0
  40312e:	6078      	str	r0, [r7, #4]
  403130:	687b      	ldr	r3, [r7, #4]
  403132:	4a18      	ldr	r2, [pc, #96]	; (403194 <system_init_flash+0x6c>)
  403134:	4293      	cmp	r3, r2
  403136:	d804      	bhi.n	403142 <system_init_flash+0x1a>
  403138:	4b17      	ldr	r3, [pc, #92]	; (403198 <system_init_flash+0x70>)
  40313a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40313e:	601a      	str	r2, [r3, #0]
  403140:	e023      	b.n	40318a <system_init_flash+0x62>
  403142:	687b      	ldr	r3, [r7, #4]
  403144:	4a15      	ldr	r2, [pc, #84]	; (40319c <system_init_flash+0x74>)
  403146:	4293      	cmp	r3, r2
  403148:	d803      	bhi.n	403152 <system_init_flash+0x2a>
  40314a:	4b13      	ldr	r3, [pc, #76]	; (403198 <system_init_flash+0x70>)
  40314c:	4a14      	ldr	r2, [pc, #80]	; (4031a0 <system_init_flash+0x78>)
  40314e:	601a      	str	r2, [r3, #0]
  403150:	e01b      	b.n	40318a <system_init_flash+0x62>
  403152:	687b      	ldr	r3, [r7, #4]
  403154:	4a13      	ldr	r2, [pc, #76]	; (4031a4 <system_init_flash+0x7c>)
  403156:	4293      	cmp	r3, r2
  403158:	d803      	bhi.n	403162 <system_init_flash+0x3a>
  40315a:	4b0f      	ldr	r3, [pc, #60]	; (403198 <system_init_flash+0x70>)
  40315c:	4a12      	ldr	r2, [pc, #72]	; (4031a8 <system_init_flash+0x80>)
  40315e:	601a      	str	r2, [r3, #0]
  403160:	e013      	b.n	40318a <system_init_flash+0x62>
  403162:	687b      	ldr	r3, [r7, #4]
  403164:	4a11      	ldr	r2, [pc, #68]	; (4031ac <system_init_flash+0x84>)
  403166:	4293      	cmp	r3, r2
  403168:	d803      	bhi.n	403172 <system_init_flash+0x4a>
  40316a:	4b0b      	ldr	r3, [pc, #44]	; (403198 <system_init_flash+0x70>)
  40316c:	4a10      	ldr	r2, [pc, #64]	; (4031b0 <system_init_flash+0x88>)
  40316e:	601a      	str	r2, [r3, #0]
  403170:	e00b      	b.n	40318a <system_init_flash+0x62>
  403172:	687b      	ldr	r3, [r7, #4]
  403174:	4a0f      	ldr	r2, [pc, #60]	; (4031b4 <system_init_flash+0x8c>)
  403176:	4293      	cmp	r3, r2
  403178:	d804      	bhi.n	403184 <system_init_flash+0x5c>
  40317a:	4b07      	ldr	r3, [pc, #28]	; (403198 <system_init_flash+0x70>)
  40317c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403180:	601a      	str	r2, [r3, #0]
  403182:	e002      	b.n	40318a <system_init_flash+0x62>
  403184:	4b04      	ldr	r3, [pc, #16]	; (403198 <system_init_flash+0x70>)
  403186:	4a0c      	ldr	r2, [pc, #48]	; (4031b8 <system_init_flash+0x90>)
  403188:	601a      	str	r2, [r3, #0]
  40318a:	bf00      	nop
  40318c:	370c      	adds	r7, #12
  40318e:	46bd      	mov	sp, r7
  403190:	bc80      	pop	{r7}
  403192:	4770      	bx	lr
  403194:	01312cff 	.word	0x01312cff
  403198:	400e0a00 	.word	0x400e0a00
  40319c:	026259ff 	.word	0x026259ff
  4031a0:	04000100 	.word	0x04000100
  4031a4:	039386ff 	.word	0x039386ff
  4031a8:	04000200 	.word	0x04000200
  4031ac:	04c4b3ff 	.word	0x04c4b3ff
  4031b0:	04000300 	.word	0x04000300
  4031b4:	05f5e0ff 	.word	0x05f5e0ff
  4031b8:	04000500 	.word	0x04000500

004031bc <_sbrk>:
  4031bc:	b480      	push	{r7}
  4031be:	b085      	sub	sp, #20
  4031c0:	af00      	add	r7, sp, #0
  4031c2:	6078      	str	r0, [r7, #4]
  4031c4:	4b10      	ldr	r3, [pc, #64]	; (403208 <_sbrk+0x4c>)
  4031c6:	60fb      	str	r3, [r7, #12]
  4031c8:	4b10      	ldr	r3, [pc, #64]	; (40320c <_sbrk+0x50>)
  4031ca:	681b      	ldr	r3, [r3, #0]
  4031cc:	2b00      	cmp	r3, #0
  4031ce:	d102      	bne.n	4031d6 <_sbrk+0x1a>
  4031d0:	4b0e      	ldr	r3, [pc, #56]	; (40320c <_sbrk+0x50>)
  4031d2:	4a0f      	ldr	r2, [pc, #60]	; (403210 <_sbrk+0x54>)
  4031d4:	601a      	str	r2, [r3, #0]
  4031d6:	4b0d      	ldr	r3, [pc, #52]	; (40320c <_sbrk+0x50>)
  4031d8:	681b      	ldr	r3, [r3, #0]
  4031da:	60bb      	str	r3, [r7, #8]
  4031dc:	68ba      	ldr	r2, [r7, #8]
  4031de:	687b      	ldr	r3, [r7, #4]
  4031e0:	441a      	add	r2, r3
  4031e2:	68fb      	ldr	r3, [r7, #12]
  4031e4:	429a      	cmp	r2, r3
  4031e6:	dd02      	ble.n	4031ee <_sbrk+0x32>
  4031e8:	f04f 33ff 	mov.w	r3, #4294967295
  4031ec:	e006      	b.n	4031fc <_sbrk+0x40>
  4031ee:	4b07      	ldr	r3, [pc, #28]	; (40320c <_sbrk+0x50>)
  4031f0:	681a      	ldr	r2, [r3, #0]
  4031f2:	687b      	ldr	r3, [r7, #4]
  4031f4:	4413      	add	r3, r2
  4031f6:	4a05      	ldr	r2, [pc, #20]	; (40320c <_sbrk+0x50>)
  4031f8:	6013      	str	r3, [r2, #0]
  4031fa:	68bb      	ldr	r3, [r7, #8]
  4031fc:	4618      	mov	r0, r3
  4031fe:	3714      	adds	r7, #20
  403200:	46bd      	mov	sp, r7
  403202:	bc80      	pop	{r7}
  403204:	4770      	bx	lr
  403206:	bf00      	nop
  403208:	2001fffc 	.word	0x2001fffc
  40320c:	200191d8 	.word	0x200191d8
  403210:	2001c220 	.word	0x2001c220

00403214 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403214:	b480      	push	{r7}
  403216:	b083      	sub	sp, #12
  403218:	af00      	add	r7, sp, #0
  40321a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40321c:	687b      	ldr	r3, [r7, #4]
  40321e:	2b07      	cmp	r3, #7
  403220:	d825      	bhi.n	40326e <osc_get_rate+0x5a>
  403222:	a201      	add	r2, pc, #4	; (adr r2, 403228 <osc_get_rate+0x14>)
  403224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403228:	00403249 	.word	0x00403249
  40322c:	0040324f 	.word	0x0040324f
  403230:	00403255 	.word	0x00403255
  403234:	0040325b 	.word	0x0040325b
  403238:	0040325f 	.word	0x0040325f
  40323c:	00403263 	.word	0x00403263
  403240:	00403267 	.word	0x00403267
  403244:	0040326b 	.word	0x0040326b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403248:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40324c:	e010      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40324e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403252:	e00d      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403258:	e00a      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40325a:	4b08      	ldr	r3, [pc, #32]	; (40327c <osc_get_rate+0x68>)
  40325c:	e008      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40325e:	4b08      	ldr	r3, [pc, #32]	; (403280 <osc_get_rate+0x6c>)
  403260:	e006      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403262:	4b08      	ldr	r3, [pc, #32]	; (403284 <osc_get_rate+0x70>)
  403264:	e004      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  403266:	4b07      	ldr	r3, [pc, #28]	; (403284 <osc_get_rate+0x70>)
  403268:	e002      	b.n	403270 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40326a:	4b06      	ldr	r3, [pc, #24]	; (403284 <osc_get_rate+0x70>)
  40326c:	e000      	b.n	403270 <osc_get_rate+0x5c>
	}

	return 0;
  40326e:	2300      	movs	r3, #0
}
  403270:	4618      	mov	r0, r3
  403272:	370c      	adds	r7, #12
  403274:	46bd      	mov	sp, r7
  403276:	bc80      	pop	{r7}
  403278:	4770      	bx	lr
  40327a:	bf00      	nop
  40327c:	003d0900 	.word	0x003d0900
  403280:	007a1200 	.word	0x007a1200
  403284:	00b71b00 	.word	0x00b71b00

00403288 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  403288:	b580      	push	{r7, lr}
  40328a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40328c:	2006      	movs	r0, #6
  40328e:	4b04      	ldr	r3, [pc, #16]	; (4032a0 <sysclk_get_main_hz+0x18>)
  403290:	4798      	blx	r3
  403292:	4602      	mov	r2, r0
  403294:	4613      	mov	r3, r2
  403296:	009b      	lsls	r3, r3, #2
  403298:	4413      	add	r3, r2
  40329a:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40329c:	4618      	mov	r0, r3
  40329e:	bd80      	pop	{r7, pc}
  4032a0:	00403215 	.word	0x00403215

004032a4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4032a4:	b580      	push	{r7, lr}
  4032a6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4032a8:	4b02      	ldr	r3, [pc, #8]	; (4032b4 <sysclk_get_cpu_hz+0x10>)
  4032aa:	4798      	blx	r3
  4032ac:	4603      	mov	r3, r0
  4032ae:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4032b0:	4618      	mov	r0, r3
  4032b2:	bd80      	pop	{r7, pc}
  4032b4:	00403289 	.word	0x00403289

004032b8 <main>:
#include "ov2640.h"
#include "timer_interface.h"
uint8_t placeholder = 0;

int main (void)
{
  4032b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032bc:	b09d      	sub	sp, #116	; 0x74
  4032be:	af00      	add	r7, sp, #0
	sysclk_init();
  4032c0:	4ba5      	ldr	r3, [pc, #660]	; (403558 <main+0x2a0>)
  4032c2:	4798      	blx	r3
	wdt_disable(WDT);
  4032c4:	48a5      	ldr	r0, [pc, #660]	; (40355c <main+0x2a4>)
  4032c6:	4ba6      	ldr	r3, [pc, #664]	; (403560 <main+0x2a8>)
  4032c8:	4798      	blx	r3
	board_init();
  4032ca:	4ba6      	ldr	r3, [pc, #664]	; (403564 <main+0x2ac>)
  4032cc:	4798      	blx	r3
	
	// timer configuration
	configure_tc();
  4032ce:	4ba6      	ldr	r3, [pc, #664]	; (403568 <main+0x2b0>)
  4032d0:	4798      	blx	r3
	tc_start(TC0, 0);
  4032d2:	2100      	movs	r1, #0
  4032d4:	48a5      	ldr	r0, [pc, #660]	; (40356c <main+0x2b4>)
  4032d6:	4ba6      	ldr	r3, [pc, #664]	; (403570 <main+0x2b8>)
  4032d8:	4798      	blx	r3
	
	// Custom configuration calls
	configure_usart_wifi();
  4032da:	4ba6      	ldr	r3, [pc, #664]	; (403574 <main+0x2bc>)
  4032dc:	4798      	blx	r3
	configure_wifi_comm_pin();
  4032de:	4ba6      	ldr	r3, [pc, #664]	; (403578 <main+0x2c0>)
  4032e0:	4798      	blx	r3
	configure_wifi_web_setup_pin();	
  4032e2:	4ba6      	ldr	r3, [pc, #664]	; (40357c <main+0x2c4>)
  4032e4:	4798      	blx	r3
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  4032e6:	2101      	movs	r1, #1
  4032e8:	48a5      	ldr	r0, [pc, #660]	; (403580 <main+0x2c8>)
  4032ea:	4ba6      	ldr	r3, [pc, #664]	; (403584 <main+0x2cc>)
  4032ec:	4798      	blx	r3
			
	// set up camera	
	init_camera();
  4032ee:	4ba6      	ldr	r3, [pc, #664]	; (403588 <main+0x2d0>)
  4032f0:	4798      	blx	r3
	blink_LED(250);
  4032f2:	20fa      	movs	r0, #250	; 0xfa
  4032f4:	4ba5      	ldr	r3, [pc, #660]	; (40358c <main+0x2d4>)
  4032f6:	4798      	blx	r3
	configure_camera();
  4032f8:	4ba5      	ldr	r3, [pc, #660]	; (403590 <main+0x2d8>)
  4032fa:	4798      	blx	r3
	
	write_wifi_command("reboot\r\n", 10);
  4032fc:	210a      	movs	r1, #10
  4032fe:	48a5      	ldr	r0, [pc, #660]	; (403594 <main+0x2dc>)
  403300:	4ba5      	ldr	r3, [pc, #660]	; (403598 <main+0x2e0>)
  403302:	4798      	blx	r3
	
	int associated = 0;
  403304:	2300      	movs	r3, #0
  403306:	66fb      	str	r3, [r7, #108]	; 0x6c
	int seconds = 0;
  403308:	2300      	movs	r3, #0
  40330a:	66bb      	str	r3, [r7, #104]	; 0x68
	uint8_t* token = 0;
  40330c:	2300      	movs	r3, #0
  40330e:	667b      	str	r3, [r7, #100]	; 0x64
	wifi_setup_flag = false;
  403310:	4aa2      	ldr	r2, [pc, #648]	; (40359c <main+0x2e4>)
  403312:	2300      	movs	r3, #0
  403314:	6013      	str	r3, [r2, #0]
		
	while(!associated){
  403316:	e04e      	b.n	4033b6 <main+0xfe>
		if(wifi_setup_flag) {
  403318:	4ba0      	ldr	r3, [pc, #640]	; (40359c <main+0x2e4>)
  40331a:	681b      	ldr	r3, [r3, #0]
  40331c:	2b00      	cmp	r3, #0
  40331e:	d001      	beq.n	403324 <main+0x6c>
			wifi_setup();
  403320:	4b9f      	ldr	r3, [pc, #636]	; (4035a0 <main+0x2e8>)
  403322:	4798      	blx	r3
		}
		associated = strstr(input_buffer, "[Associated]\r\n");
  403324:	499f      	ldr	r1, [pc, #636]	; (4035a4 <main+0x2ec>)
  403326:	48a0      	ldr	r0, [pc, #640]	; (4035a8 <main+0x2f0>)
  403328:	4ba0      	ldr	r3, [pc, #640]	; (4035ac <main+0x2f4>)
  40332a:	4798      	blx	r3
  40332c:	4603      	mov	r3, r0
  40332e:	66fb      	str	r3, [r7, #108]	; 0x6c
		if (seconds > 100){
  403330:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  403332:	2b64      	cmp	r3, #100	; 0x64
  403334:	dd02      	ble.n	40333c <main+0x84>
			blink_LED(50);
  403336:	2032      	movs	r0, #50	; 0x32
  403338:	4b94      	ldr	r3, [pc, #592]	; (40358c <main+0x2d4>)
  40333a:	4798      	blx	r3
		}
		delay_ms(200);
  40333c:	4b9c      	ldr	r3, [pc, #624]	; (4035b0 <main+0x2f8>)
  40333e:	4798      	blx	r3
  403340:	4603      	mov	r3, r0
  403342:	4619      	mov	r1, r3
  403344:	f04f 0200 	mov.w	r2, #0
  403348:	460b      	mov	r3, r1
  40334a:	4614      	mov	r4, r2
  40334c:	18db      	adds	r3, r3, r3
  40334e:	eb44 0404 	adc.w	r4, r4, r4
  403352:	185b      	adds	r3, r3, r1
  403354:	eb44 0402 	adc.w	r4, r4, r2
  403358:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  40335c:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  403360:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  403364:	4653      	mov	r3, sl
  403366:	465c      	mov	r4, fp
  403368:	185b      	adds	r3, r3, r1
  40336a:	eb44 0402 	adc.w	r4, r4, r2
  40336e:	00e2      	lsls	r2, r4, #3
  403370:	627a      	str	r2, [r7, #36]	; 0x24
  403372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  403374:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  403378:	627a      	str	r2, [r7, #36]	; 0x24
  40337a:	00db      	lsls	r3, r3, #3
  40337c:	623b      	str	r3, [r7, #32]
  40337e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  403382:	4619      	mov	r1, r3
  403384:	4622      	mov	r2, r4
  403386:	f243 63af 	movw	r3, #13999	; 0x36af
  40338a:	f04f 0400 	mov.w	r4, #0
  40338e:	eb11 0803 	adds.w	r8, r1, r3
  403392:	eb42 0904 	adc.w	r9, r2, r4
  403396:	4640      	mov	r0, r8
  403398:	4649      	mov	r1, r9
  40339a:	4c86      	ldr	r4, [pc, #536]	; (4035b4 <main+0x2fc>)
  40339c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4033a0:	f04f 0300 	mov.w	r3, #0
  4033a4:	47a0      	blx	r4
  4033a6:	4603      	mov	r3, r0
  4033a8:	460c      	mov	r4, r1
  4033aa:	4618      	mov	r0, r3
  4033ac:	4b82      	ldr	r3, [pc, #520]	; (4035b8 <main+0x300>)
  4033ae:	4798      	blx	r3
		seconds++;
  4033b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  4033b2:	3301      	adds	r3, #1
  4033b4:	66bb      	str	r3, [r7, #104]	; 0x68
	int associated = 0;
	int seconds = 0;
	uint8_t* token = 0;
	wifi_setup_flag = false;
		
	while(!associated){
  4033b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4033b8:	2b00      	cmp	r3, #0
  4033ba:	d0ad      	beq.n	403318 <main+0x60>
		}
		delay_ms(200);
		seconds++;
	}
	
	buffer_index = 0;
  4033bc:	4b7f      	ldr	r3, [pc, #508]	; (4035bc <main+0x304>)
  4033be:	2200      	movs	r2, #0
  4033c0:	601a      	str	r2, [r3, #0]
	
	write_wifi_command("set sy c e off\r\n", 5);	
  4033c2:	2105      	movs	r1, #5
  4033c4:	487e      	ldr	r0, [pc, #504]	; (4035c0 <main+0x308>)
  4033c6:	4b74      	ldr	r3, [pc, #464]	; (403598 <main+0x2e0>)
  4033c8:	4798      	blx	r3
	write_wifi_command("set sy c p off\r\n", 5);
  4033ca:	2105      	movs	r1, #5
  4033cc:	487d      	ldr	r0, [pc, #500]	; (4035c4 <main+0x30c>)
  4033ce:	4b72      	ldr	r3, [pc, #456]	; (403598 <main+0x2e0>)
  4033d0:	4798      	blx	r3

	while(1) {
		if(wifi_setup_flag) {
  4033d2:	4b72      	ldr	r3, [pc, #456]	; (40359c <main+0x2e4>)
  4033d4:	681b      	ldr	r3, [r3, #0]
  4033d6:	2b00      	cmp	r3, #0
  4033d8:	d001      	beq.n	4033de <main+0x126>
			wifi_setup();
  4033da:	4b71      	ldr	r3, [pc, #452]	; (4035a0 <main+0x2e8>)
  4033dc:	4798      	blx	r3
		}
		
		write_wifi_command("get wl n s\r\n", 1);
  4033de:	2101      	movs	r1, #1
  4033e0:	4879      	ldr	r0, [pc, #484]	; (4035c8 <main+0x310>)
  4033e2:	4b6d      	ldr	r3, [pc, #436]	; (403598 <main+0x2e0>)
  4033e4:	4798      	blx	r3
		if(strstr(input_buffer, "2"))
  4033e6:	2132      	movs	r1, #50	; 0x32
  4033e8:	486f      	ldr	r0, [pc, #444]	; (4035a8 <main+0x2f0>)
  4033ea:	4b78      	ldr	r3, [pc, #480]	; (4035cc <main+0x314>)
  4033ec:	4798      	blx	r3
  4033ee:	4603      	mov	r3, r0
  4033f0:	2b00      	cmp	r3, #0
  4033f2:	d0ee      	beq.n	4033d2 <main+0x11a>
		{
			// have network
			write_wifi_command("poll all\r\n", 2);
  4033f4:	2102      	movs	r1, #2
  4033f6:	4876      	ldr	r0, [pc, #472]	; (4035d0 <main+0x318>)
  4033f8:	4b67      	ldr	r3, [pc, #412]	; (403598 <main+0x2e0>)
  4033fa:	4798      	blx	r3
			if(!strstr(input_buffer, "None"))
  4033fc:	4975      	ldr	r1, [pc, #468]	; (4035d4 <main+0x31c>)
  4033fe:	486a      	ldr	r0, [pc, #424]	; (4035a8 <main+0x2f0>)
  403400:	4b6a      	ldr	r3, [pc, #424]	; (4035ac <main+0x2f4>)
  403402:	4798      	blx	r3
  403404:	4603      	mov	r3, r0
  403406:	2b00      	cmp	r3, #0
  403408:	f040 80fa 	bne.w	403600 <main+0x348>
			{
				// have open streams
				start_capture();
  40340c:	4b72      	ldr	r3, [pc, #456]	; (4035d8 <main+0x320>)
  40340e:	4798      	blx	r3
				if (find_image_len())
  403410:	4b72      	ldr	r3, [pc, #456]	; (4035dc <main+0x324>)
  403412:	4798      	blx	r3
  403414:	4603      	mov	r3, r0
  403416:	2b00      	cmp	r3, #0
  403418:	d001      	beq.n	40341e <main+0x166>
				{
					write_image_to_file();
  40341a:	4b71      	ldr	r3, [pc, #452]	; (4035e0 <main+0x328>)
  40341c:	4798      	blx	r3
				}
				
				delay_ms(50);
  40341e:	4b64      	ldr	r3, [pc, #400]	; (4035b0 <main+0x2f8>)
  403420:	4798      	blx	r3
  403422:	4603      	mov	r3, r0
  403424:	4619      	mov	r1, r3
  403426:	f04f 0200 	mov.w	r2, #0
  40342a:	460b      	mov	r3, r1
  40342c:	4614      	mov	r4, r2
  40342e:	18db      	adds	r3, r3, r3
  403430:	eb44 0404 	adc.w	r4, r4, r4
  403434:	185b      	adds	r3, r3, r1
  403436:	eb44 0402 	adc.w	r4, r4, r2
  40343a:	00e0      	lsls	r0, r4, #3
  40343c:	61f8      	str	r0, [r7, #28]
  40343e:	69f8      	ldr	r0, [r7, #28]
  403440:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  403444:	61f8      	str	r0, [r7, #28]
  403446:	00db      	lsls	r3, r3, #3
  403448:	61bb      	str	r3, [r7, #24]
  40344a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  40344e:	185b      	adds	r3, r3, r1
  403450:	eb44 0402 	adc.w	r4, r4, r2
  403454:	18db      	adds	r3, r3, r3
  403456:	eb44 0404 	adc.w	r4, r4, r4
  40345a:	4619      	mov	r1, r3
  40345c:	4622      	mov	r2, r4
  40345e:	f243 63af 	movw	r3, #13999	; 0x36af
  403462:	f04f 0400 	mov.w	r4, #0
  403466:	eb11 0803 	adds.w	r8, r1, r3
  40346a:	eb42 0904 	adc.w	r9, r2, r4
  40346e:	4640      	mov	r0, r8
  403470:	4649      	mov	r1, r9
  403472:	4c50      	ldr	r4, [pc, #320]	; (4035b4 <main+0x2fc>)
  403474:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403478:	f04f 0300 	mov.w	r3, #0
  40347c:	47a0      	blx	r4
  40347e:	4603      	mov	r3, r0
  403480:	460c      	mov	r4, r1
  403482:	4618      	mov	r0, r3
  403484:	4b4c      	ldr	r3, [pc, #304]	; (4035b8 <main+0x300>)
  403486:	4798      	blx	r3
				write_wifi_command("list\r\n", 2);
  403488:	2102      	movs	r1, #2
  40348a:	4856      	ldr	r0, [pc, #344]	; (4035e4 <main+0x32c>)
  40348c:	4b42      	ldr	r3, [pc, #264]	; (403598 <main+0x2e0>)
  40348e:	4798      	blx	r3
				delay_ms(50);
  403490:	4b47      	ldr	r3, [pc, #284]	; (4035b0 <main+0x2f8>)
  403492:	4798      	blx	r3
  403494:	4603      	mov	r3, r0
  403496:	4619      	mov	r1, r3
  403498:	f04f 0200 	mov.w	r2, #0
  40349c:	460b      	mov	r3, r1
  40349e:	4614      	mov	r4, r2
  4034a0:	18db      	adds	r3, r3, r3
  4034a2:	eb44 0404 	adc.w	r4, r4, r4
  4034a6:	185b      	adds	r3, r3, r1
  4034a8:	eb44 0402 	adc.w	r4, r4, r2
  4034ac:	00e0      	lsls	r0, r4, #3
  4034ae:	6178      	str	r0, [r7, #20]
  4034b0:	6978      	ldr	r0, [r7, #20]
  4034b2:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  4034b6:	6178      	str	r0, [r7, #20]
  4034b8:	00db      	lsls	r3, r3, #3
  4034ba:	613b      	str	r3, [r7, #16]
  4034bc:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  4034c0:	185b      	adds	r3, r3, r1
  4034c2:	eb44 0402 	adc.w	r4, r4, r2
  4034c6:	18db      	adds	r3, r3, r3
  4034c8:	eb44 0404 	adc.w	r4, r4, r4
  4034cc:	4619      	mov	r1, r3
  4034ce:	4622      	mov	r2, r4
  4034d0:	f243 63af 	movw	r3, #13999	; 0x36af
  4034d4:	f04f 0400 	mov.w	r4, #0
  4034d8:	eb11 0803 	adds.w	r8, r1, r3
  4034dc:	eb42 0904 	adc.w	r9, r2, r4
  4034e0:	4640      	mov	r0, r8
  4034e2:	4649      	mov	r1, r9
  4034e4:	4c33      	ldr	r4, [pc, #204]	; (4035b4 <main+0x2fc>)
  4034e6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4034ea:	f04f 0300 	mov.w	r3, #0
  4034ee:	47a0      	blx	r4
  4034f0:	4603      	mov	r3, r0
  4034f2:	460c      	mov	r4, r1
  4034f4:	4618      	mov	r0, r3
  4034f6:	4b30      	ldr	r3, [pc, #192]	; (4035b8 <main+0x300>)
  4034f8:	4798      	blx	r3
				
				/* throw out first two tokens */
				token = strtok(input_buffer, "#");
  4034fa:	493b      	ldr	r1, [pc, #236]	; (4035e8 <main+0x330>)
  4034fc:	482a      	ldr	r0, [pc, #168]	; (4035a8 <main+0x2f0>)
  4034fe:	4b3b      	ldr	r3, [pc, #236]	; (4035ec <main+0x334>)
  403500:	4798      	blx	r3
  403502:	6678      	str	r0, [r7, #100]	; 0x64
				token = strtok(NULL, "#");
  403504:	4938      	ldr	r1, [pc, #224]	; (4035e8 <main+0x330>)
  403506:	2000      	movs	r0, #0
  403508:	4b38      	ldr	r3, [pc, #224]	; (4035ec <main+0x334>)
  40350a:	4798      	blx	r3
  40350c:	6678      	str	r0, [r7, #100]	; 0x64
				
				/* walk through other tokens */
				while(token != NULL)
  40350e:	e01f      	b.n	403550 <main+0x298>
				{
					token = strtok(NULL, "#");
  403510:	4935      	ldr	r1, [pc, #212]	; (4035e8 <main+0x330>)
  403512:	2000      	movs	r0, #0
  403514:	4b35      	ldr	r3, [pc, #212]	; (4035ec <main+0x334>)
  403516:	4798      	blx	r3
  403518:	6678      	str	r0, [r7, #100]	; 0x64
					if(strstr(token, "WEBS"))
  40351a:	4935      	ldr	r1, [pc, #212]	; (4035f0 <main+0x338>)
  40351c:	6e78      	ldr	r0, [r7, #100]	; 0x64
  40351e:	4b23      	ldr	r3, [pc, #140]	; (4035ac <main+0x2f4>)
  403520:	4798      	blx	r3
  403522:	4603      	mov	r3, r0
  403524:	2b00      	cmp	r3, #0
  403526:	d013      	beq.n	403550 <main+0x298>
					{
						char* templated_command[15];
						sprintf(templated_command, "write %c 1\r\n", token[1]);
  403528:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  40352a:	3301      	adds	r3, #1
  40352c:	781b      	ldrb	r3, [r3, #0]
  40352e:	461a      	mov	r2, r3
  403530:	f107 0328 	add.w	r3, r7, #40	; 0x28
  403534:	492f      	ldr	r1, [pc, #188]	; (4035f4 <main+0x33c>)
  403536:	4618      	mov	r0, r3
  403538:	4b2f      	ldr	r3, [pc, #188]	; (4035f8 <main+0x340>)
  40353a:	4798      	blx	r3
						write_wifi_command(templated_command, 2);
  40353c:	f107 0328 	add.w	r3, r7, #40	; 0x28
  403540:	2102      	movs	r1, #2
  403542:	4618      	mov	r0, r3
  403544:	4b14      	ldr	r3, [pc, #80]	; (403598 <main+0x2e0>)
  403546:	4798      	blx	r3
						write_wifi_command("0", 2);
  403548:	2102      	movs	r1, #2
  40354a:	482c      	ldr	r0, [pc, #176]	; (4035fc <main+0x344>)
  40354c:	4b12      	ldr	r3, [pc, #72]	; (403598 <main+0x2e0>)
  40354e:	4798      	blx	r3
				/* throw out first two tokens */
				token = strtok(input_buffer, "#");
				token = strtok(NULL, "#");
				
				/* walk through other tokens */
				while(token != NULL)
  403550:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  403552:	2b00      	cmp	r3, #0
  403554:	d1dc      	bne.n	403510 <main+0x258>
  403556:	e73c      	b.n	4033d2 <main+0x11a>
  403558:	00402265 	.word	0x00402265
  40355c:	400e1450 	.word	0x400e1450
  403560:	00400295 	.word	0x00400295
  403564:	00402d8d 	.word	0x00402d8d
  403568:	004016e9 	.word	0x004016e9
  40356c:	40010000 	.word	0x40010000
  403570:	00400161 	.word	0x00400161
  403574:	0040195d 	.word	0x0040195d
  403578:	00401a21 	.word	0x00401a21
  40357c:	00401aa5 	.word	0x00401aa5
  403580:	40024000 	.word	0x40024000
  403584:	00400a3d 	.word	0x00400a3d
  403588:	00400e61 	.word	0x00400e61
  40358c:	00401cd1 	.word	0x00401cd1
  403590:	00400eb9 	.word	0x00400eb9
  403594:	0040952c 	.word	0x0040952c
  403598:	00401b05 	.word	0x00401b05
  40359c:	200191cc 	.word	0x200191cc
  4035a0:	00401e95 	.word	0x00401e95
  4035a4:	00409538 	.word	0x00409538
  4035a8:	20018fcc 	.word	0x20018fcc
  4035ac:	00403e61 	.word	0x00403e61
  4035b0:	004032a5 	.word	0x004032a5
  4035b4:	00403689 	.word	0x00403689
  4035b8:	20000001 	.word	0x20000001
  4035bc:	200191c0 	.word	0x200191c0
  4035c0:	00409548 	.word	0x00409548
  4035c4:	0040955c 	.word	0x0040955c
  4035c8:	00409570 	.word	0x00409570
  4035cc:	00403ad9 	.word	0x00403ad9
  4035d0:	00409580 	.word	0x00409580
  4035d4:	0040958c 	.word	0x0040958c
  4035d8:	00400fa5 	.word	0x00400fa5
  4035dc:	00401019 	.word	0x00401019
  4035e0:	00401c49 	.word	0x00401c49
  4035e4:	00409594 	.word	0x00409594
  4035e8:	0040959c 	.word	0x0040959c
  4035ec:	00404081 	.word	0x00404081
  4035f0:	004095a0 	.word	0x004095a0
  4035f4:	004095a8 	.word	0x004095a8
  4035f8:	00403a8d 	.word	0x00403a8d
  4035fc:	004095b8 	.word	0x004095b8
						write_wifi_command(templated_command, 2);
						write_wifi_command("0", 2);
					}
				}
			} else {
				delay_ms(1000);
  403600:	4b1e      	ldr	r3, [pc, #120]	; (40367c <main+0x3c4>)
  403602:	4798      	blx	r3
  403604:	4603      	mov	r3, r0
  403606:	4619      	mov	r1, r3
  403608:	f04f 0200 	mov.w	r2, #0
  40360c:	460b      	mov	r3, r1
  40360e:	4614      	mov	r4, r2
  403610:	00a0      	lsls	r0, r4, #2
  403612:	60f8      	str	r0, [r7, #12]
  403614:	68f8      	ldr	r0, [r7, #12]
  403616:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40361a:	60f8      	str	r0, [r7, #12]
  40361c:	009b      	lsls	r3, r3, #2
  40361e:	60bb      	str	r3, [r7, #8]
  403620:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  403624:	0166      	lsls	r6, r4, #5
  403626:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  40362a:	015d      	lsls	r5, r3, #5
  40362c:	1aed      	subs	r5, r5, r3
  40362e:	eb66 0604 	sbc.w	r6, r6, r4
  403632:	186d      	adds	r5, r5, r1
  403634:	eb46 0602 	adc.w	r6, r6, r2
  403638:	00f3      	lsls	r3, r6, #3
  40363a:	607b      	str	r3, [r7, #4]
  40363c:	687b      	ldr	r3, [r7, #4]
  40363e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
  403642:	607b      	str	r3, [r7, #4]
  403644:	00eb      	lsls	r3, r5, #3
  403646:	603b      	str	r3, [r7, #0]
  403648:	e9d7 5600 	ldrd	r5, r6, [r7]
  40364c:	4629      	mov	r1, r5
  40364e:	4632      	mov	r2, r6
  403650:	f243 63af 	movw	r3, #13999	; 0x36af
  403654:	f04f 0400 	mov.w	r4, #0
  403658:	eb11 0803 	adds.w	r8, r1, r3
  40365c:	eb42 0904 	adc.w	r9, r2, r4
  403660:	4640      	mov	r0, r8
  403662:	4649      	mov	r1, r9
  403664:	4c06      	ldr	r4, [pc, #24]	; (403680 <main+0x3c8>)
  403666:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40366a:	f04f 0300 	mov.w	r3, #0
  40366e:	47a0      	blx	r4
  403670:	4603      	mov	r3, r0
  403672:	460c      	mov	r4, r1
  403674:	4618      	mov	r0, r3
  403676:	4b03      	ldr	r3, [pc, #12]	; (403684 <main+0x3cc>)
  403678:	4798      	blx	r3
			}
		}
	}
  40367a:	e6aa      	b.n	4033d2 <main+0x11a>
  40367c:	004032a5 	.word	0x004032a5
  403680:	00403689 	.word	0x00403689
  403684:	20000001 	.word	0x20000001

00403688 <__aeabi_uldivmod>:
  403688:	b953      	cbnz	r3, 4036a0 <__aeabi_uldivmod+0x18>
  40368a:	b94a      	cbnz	r2, 4036a0 <__aeabi_uldivmod+0x18>
  40368c:	2900      	cmp	r1, #0
  40368e:	bf08      	it	eq
  403690:	2800      	cmpeq	r0, #0
  403692:	bf1c      	itt	ne
  403694:	f04f 31ff 	movne.w	r1, #4294967295
  403698:	f04f 30ff 	movne.w	r0, #4294967295
  40369c:	f000 b97e 	b.w	40399c <__aeabi_idiv0>
  4036a0:	f1ad 0c08 	sub.w	ip, sp, #8
  4036a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4036a8:	f000 f806 	bl	4036b8 <__udivmoddi4>
  4036ac:	f8dd e004 	ldr.w	lr, [sp, #4]
  4036b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4036b4:	b004      	add	sp, #16
  4036b6:	4770      	bx	lr

004036b8 <__udivmoddi4>:
  4036b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4036bc:	468c      	mov	ip, r1
  4036be:	460e      	mov	r6, r1
  4036c0:	4604      	mov	r4, r0
  4036c2:	9d08      	ldr	r5, [sp, #32]
  4036c4:	2b00      	cmp	r3, #0
  4036c6:	d150      	bne.n	40376a <__udivmoddi4+0xb2>
  4036c8:	428a      	cmp	r2, r1
  4036ca:	4617      	mov	r7, r2
  4036cc:	d96c      	bls.n	4037a8 <__udivmoddi4+0xf0>
  4036ce:	fab2 fe82 	clz	lr, r2
  4036d2:	f1be 0f00 	cmp.w	lr, #0
  4036d6:	d00b      	beq.n	4036f0 <__udivmoddi4+0x38>
  4036d8:	f1ce 0420 	rsb	r4, lr, #32
  4036dc:	fa20 f404 	lsr.w	r4, r0, r4
  4036e0:	fa01 f60e 	lsl.w	r6, r1, lr
  4036e4:	ea44 0c06 	orr.w	ip, r4, r6
  4036e8:	fa02 f70e 	lsl.w	r7, r2, lr
  4036ec:	fa00 f40e 	lsl.w	r4, r0, lr
  4036f0:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4036f4:	0c22      	lsrs	r2, r4, #16
  4036f6:	fbbc f0f9 	udiv	r0, ip, r9
  4036fa:	fa1f f887 	uxth.w	r8, r7
  4036fe:	fb09 c610 	mls	r6, r9, r0, ip
  403702:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403706:	fb00 f308 	mul.w	r3, r0, r8
  40370a:	42b3      	cmp	r3, r6
  40370c:	d909      	bls.n	403722 <__udivmoddi4+0x6a>
  40370e:	19f6      	adds	r6, r6, r7
  403710:	f100 32ff 	add.w	r2, r0, #4294967295
  403714:	f080 8122 	bcs.w	40395c <__udivmoddi4+0x2a4>
  403718:	42b3      	cmp	r3, r6
  40371a:	f240 811f 	bls.w	40395c <__udivmoddi4+0x2a4>
  40371e:	3802      	subs	r0, #2
  403720:	443e      	add	r6, r7
  403722:	1af6      	subs	r6, r6, r3
  403724:	b2a2      	uxth	r2, r4
  403726:	fbb6 f3f9 	udiv	r3, r6, r9
  40372a:	fb09 6613 	mls	r6, r9, r3, r6
  40372e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403732:	fb03 f808 	mul.w	r8, r3, r8
  403736:	45a0      	cmp	r8, r4
  403738:	d909      	bls.n	40374e <__udivmoddi4+0x96>
  40373a:	19e4      	adds	r4, r4, r7
  40373c:	f103 32ff 	add.w	r2, r3, #4294967295
  403740:	f080 810a 	bcs.w	403958 <__udivmoddi4+0x2a0>
  403744:	45a0      	cmp	r8, r4
  403746:	f240 8107 	bls.w	403958 <__udivmoddi4+0x2a0>
  40374a:	3b02      	subs	r3, #2
  40374c:	443c      	add	r4, r7
  40374e:	ebc8 0404 	rsb	r4, r8, r4
  403752:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403756:	2100      	movs	r1, #0
  403758:	2d00      	cmp	r5, #0
  40375a:	d062      	beq.n	403822 <__udivmoddi4+0x16a>
  40375c:	fa24 f40e 	lsr.w	r4, r4, lr
  403760:	2300      	movs	r3, #0
  403762:	602c      	str	r4, [r5, #0]
  403764:	606b      	str	r3, [r5, #4]
  403766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40376a:	428b      	cmp	r3, r1
  40376c:	d907      	bls.n	40377e <__udivmoddi4+0xc6>
  40376e:	2d00      	cmp	r5, #0
  403770:	d055      	beq.n	40381e <__udivmoddi4+0x166>
  403772:	2100      	movs	r1, #0
  403774:	e885 0041 	stmia.w	r5, {r0, r6}
  403778:	4608      	mov	r0, r1
  40377a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40377e:	fab3 f183 	clz	r1, r3
  403782:	2900      	cmp	r1, #0
  403784:	f040 8090 	bne.w	4038a8 <__udivmoddi4+0x1f0>
  403788:	42b3      	cmp	r3, r6
  40378a:	d302      	bcc.n	403792 <__udivmoddi4+0xda>
  40378c:	4282      	cmp	r2, r0
  40378e:	f200 80f8 	bhi.w	403982 <__udivmoddi4+0x2ca>
  403792:	1a84      	subs	r4, r0, r2
  403794:	eb66 0603 	sbc.w	r6, r6, r3
  403798:	2001      	movs	r0, #1
  40379a:	46b4      	mov	ip, r6
  40379c:	2d00      	cmp	r5, #0
  40379e:	d040      	beq.n	403822 <__udivmoddi4+0x16a>
  4037a0:	e885 1010 	stmia.w	r5, {r4, ip}
  4037a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037a8:	b912      	cbnz	r2, 4037b0 <__udivmoddi4+0xf8>
  4037aa:	2701      	movs	r7, #1
  4037ac:	fbb7 f7f2 	udiv	r7, r7, r2
  4037b0:	fab7 fe87 	clz	lr, r7
  4037b4:	f1be 0f00 	cmp.w	lr, #0
  4037b8:	d135      	bne.n	403826 <__udivmoddi4+0x16e>
  4037ba:	1bf3      	subs	r3, r6, r7
  4037bc:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4037c0:	fa1f fc87 	uxth.w	ip, r7
  4037c4:	2101      	movs	r1, #1
  4037c6:	fbb3 f0f8 	udiv	r0, r3, r8
  4037ca:	0c22      	lsrs	r2, r4, #16
  4037cc:	fb08 3610 	mls	r6, r8, r0, r3
  4037d0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4037d4:	fb0c f300 	mul.w	r3, ip, r0
  4037d8:	42b3      	cmp	r3, r6
  4037da:	d907      	bls.n	4037ec <__udivmoddi4+0x134>
  4037dc:	19f6      	adds	r6, r6, r7
  4037de:	f100 32ff 	add.w	r2, r0, #4294967295
  4037e2:	d202      	bcs.n	4037ea <__udivmoddi4+0x132>
  4037e4:	42b3      	cmp	r3, r6
  4037e6:	f200 80ce 	bhi.w	403986 <__udivmoddi4+0x2ce>
  4037ea:	4610      	mov	r0, r2
  4037ec:	1af6      	subs	r6, r6, r3
  4037ee:	b2a2      	uxth	r2, r4
  4037f0:	fbb6 f3f8 	udiv	r3, r6, r8
  4037f4:	fb08 6613 	mls	r6, r8, r3, r6
  4037f8:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4037fc:	fb0c fc03 	mul.w	ip, ip, r3
  403800:	45a4      	cmp	ip, r4
  403802:	d907      	bls.n	403814 <__udivmoddi4+0x15c>
  403804:	19e4      	adds	r4, r4, r7
  403806:	f103 32ff 	add.w	r2, r3, #4294967295
  40380a:	d202      	bcs.n	403812 <__udivmoddi4+0x15a>
  40380c:	45a4      	cmp	ip, r4
  40380e:	f200 80b5 	bhi.w	40397c <__udivmoddi4+0x2c4>
  403812:	4613      	mov	r3, r2
  403814:	ebcc 0404 	rsb	r4, ip, r4
  403818:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40381c:	e79c      	b.n	403758 <__udivmoddi4+0xa0>
  40381e:	4629      	mov	r1, r5
  403820:	4628      	mov	r0, r5
  403822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403826:	f1ce 0120 	rsb	r1, lr, #32
  40382a:	fa06 f30e 	lsl.w	r3, r6, lr
  40382e:	fa07 f70e 	lsl.w	r7, r7, lr
  403832:	fa20 f901 	lsr.w	r9, r0, r1
  403836:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40383a:	40ce      	lsrs	r6, r1
  40383c:	ea49 0903 	orr.w	r9, r9, r3
  403840:	fbb6 faf8 	udiv	sl, r6, r8
  403844:	ea4f 4419 	mov.w	r4, r9, lsr #16
  403848:	fb08 661a 	mls	r6, r8, sl, r6
  40384c:	fa1f fc87 	uxth.w	ip, r7
  403850:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  403854:	fb0a f20c 	mul.w	r2, sl, ip
  403858:	429a      	cmp	r2, r3
  40385a:	fa00 f40e 	lsl.w	r4, r0, lr
  40385e:	d90a      	bls.n	403876 <__udivmoddi4+0x1be>
  403860:	19db      	adds	r3, r3, r7
  403862:	f10a 31ff 	add.w	r1, sl, #4294967295
  403866:	f080 8087 	bcs.w	403978 <__udivmoddi4+0x2c0>
  40386a:	429a      	cmp	r2, r3
  40386c:	f240 8084 	bls.w	403978 <__udivmoddi4+0x2c0>
  403870:	f1aa 0a02 	sub.w	sl, sl, #2
  403874:	443b      	add	r3, r7
  403876:	1a9b      	subs	r3, r3, r2
  403878:	fa1f f989 	uxth.w	r9, r9
  40387c:	fbb3 f1f8 	udiv	r1, r3, r8
  403880:	fb08 3311 	mls	r3, r8, r1, r3
  403884:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  403888:	fb01 f60c 	mul.w	r6, r1, ip
  40388c:	429e      	cmp	r6, r3
  40388e:	d907      	bls.n	4038a0 <__udivmoddi4+0x1e8>
  403890:	19db      	adds	r3, r3, r7
  403892:	f101 32ff 	add.w	r2, r1, #4294967295
  403896:	d26b      	bcs.n	403970 <__udivmoddi4+0x2b8>
  403898:	429e      	cmp	r6, r3
  40389a:	d969      	bls.n	403970 <__udivmoddi4+0x2b8>
  40389c:	3902      	subs	r1, #2
  40389e:	443b      	add	r3, r7
  4038a0:	1b9b      	subs	r3, r3, r6
  4038a2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4038a6:	e78e      	b.n	4037c6 <__udivmoddi4+0x10e>
  4038a8:	f1c1 0e20 	rsb	lr, r1, #32
  4038ac:	fa22 f40e 	lsr.w	r4, r2, lr
  4038b0:	408b      	lsls	r3, r1
  4038b2:	4323      	orrs	r3, r4
  4038b4:	fa20 f70e 	lsr.w	r7, r0, lr
  4038b8:	fa06 f401 	lsl.w	r4, r6, r1
  4038bc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4038c0:	fa26 f60e 	lsr.w	r6, r6, lr
  4038c4:	433c      	orrs	r4, r7
  4038c6:	fbb6 f9fc 	udiv	r9, r6, ip
  4038ca:	0c27      	lsrs	r7, r4, #16
  4038cc:	fb0c 6619 	mls	r6, ip, r9, r6
  4038d0:	fa1f f883 	uxth.w	r8, r3
  4038d4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4038d8:	fb09 f708 	mul.w	r7, r9, r8
  4038dc:	42b7      	cmp	r7, r6
  4038de:	fa02 f201 	lsl.w	r2, r2, r1
  4038e2:	fa00 fa01 	lsl.w	sl, r0, r1
  4038e6:	d908      	bls.n	4038fa <__udivmoddi4+0x242>
  4038e8:	18f6      	adds	r6, r6, r3
  4038ea:	f109 30ff 	add.w	r0, r9, #4294967295
  4038ee:	d241      	bcs.n	403974 <__udivmoddi4+0x2bc>
  4038f0:	42b7      	cmp	r7, r6
  4038f2:	d93f      	bls.n	403974 <__udivmoddi4+0x2bc>
  4038f4:	f1a9 0902 	sub.w	r9, r9, #2
  4038f8:	441e      	add	r6, r3
  4038fa:	1bf6      	subs	r6, r6, r7
  4038fc:	b2a0      	uxth	r0, r4
  4038fe:	fbb6 f4fc 	udiv	r4, r6, ip
  403902:	fb0c 6614 	mls	r6, ip, r4, r6
  403906:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40390a:	fb04 f808 	mul.w	r8, r4, r8
  40390e:	45b8      	cmp	r8, r7
  403910:	d907      	bls.n	403922 <__udivmoddi4+0x26a>
  403912:	18ff      	adds	r7, r7, r3
  403914:	f104 30ff 	add.w	r0, r4, #4294967295
  403918:	d228      	bcs.n	40396c <__udivmoddi4+0x2b4>
  40391a:	45b8      	cmp	r8, r7
  40391c:	d926      	bls.n	40396c <__udivmoddi4+0x2b4>
  40391e:	3c02      	subs	r4, #2
  403920:	441f      	add	r7, r3
  403922:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  403926:	ebc8 0707 	rsb	r7, r8, r7
  40392a:	fba0 8902 	umull	r8, r9, r0, r2
  40392e:	454f      	cmp	r7, r9
  403930:	4644      	mov	r4, r8
  403932:	464e      	mov	r6, r9
  403934:	d314      	bcc.n	403960 <__udivmoddi4+0x2a8>
  403936:	d029      	beq.n	40398c <__udivmoddi4+0x2d4>
  403938:	b365      	cbz	r5, 403994 <__udivmoddi4+0x2dc>
  40393a:	ebba 0304 	subs.w	r3, sl, r4
  40393e:	eb67 0706 	sbc.w	r7, r7, r6
  403942:	fa07 fe0e 	lsl.w	lr, r7, lr
  403946:	40cb      	lsrs	r3, r1
  403948:	40cf      	lsrs	r7, r1
  40394a:	ea4e 0303 	orr.w	r3, lr, r3
  40394e:	e885 0088 	stmia.w	r5, {r3, r7}
  403952:	2100      	movs	r1, #0
  403954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403958:	4613      	mov	r3, r2
  40395a:	e6f8      	b.n	40374e <__udivmoddi4+0x96>
  40395c:	4610      	mov	r0, r2
  40395e:	e6e0      	b.n	403722 <__udivmoddi4+0x6a>
  403960:	ebb8 0402 	subs.w	r4, r8, r2
  403964:	eb69 0603 	sbc.w	r6, r9, r3
  403968:	3801      	subs	r0, #1
  40396a:	e7e5      	b.n	403938 <__udivmoddi4+0x280>
  40396c:	4604      	mov	r4, r0
  40396e:	e7d8      	b.n	403922 <__udivmoddi4+0x26a>
  403970:	4611      	mov	r1, r2
  403972:	e795      	b.n	4038a0 <__udivmoddi4+0x1e8>
  403974:	4681      	mov	r9, r0
  403976:	e7c0      	b.n	4038fa <__udivmoddi4+0x242>
  403978:	468a      	mov	sl, r1
  40397a:	e77c      	b.n	403876 <__udivmoddi4+0x1be>
  40397c:	3b02      	subs	r3, #2
  40397e:	443c      	add	r4, r7
  403980:	e748      	b.n	403814 <__udivmoddi4+0x15c>
  403982:	4608      	mov	r0, r1
  403984:	e70a      	b.n	40379c <__udivmoddi4+0xe4>
  403986:	3802      	subs	r0, #2
  403988:	443e      	add	r6, r7
  40398a:	e72f      	b.n	4037ec <__udivmoddi4+0x134>
  40398c:	45c2      	cmp	sl, r8
  40398e:	d3e7      	bcc.n	403960 <__udivmoddi4+0x2a8>
  403990:	463e      	mov	r6, r7
  403992:	e7d1      	b.n	403938 <__udivmoddi4+0x280>
  403994:	4629      	mov	r1, r5
  403996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40399a:	bf00      	nop

0040399c <__aeabi_idiv0>:
  40399c:	4770      	bx	lr
  40399e:	bf00      	nop

004039a0 <__libc_init_array>:
  4039a0:	b570      	push	{r4, r5, r6, lr}
  4039a2:	4e0f      	ldr	r6, [pc, #60]	; (4039e0 <__libc_init_array+0x40>)
  4039a4:	4d0f      	ldr	r5, [pc, #60]	; (4039e4 <__libc_init_array+0x44>)
  4039a6:	1b76      	subs	r6, r6, r5
  4039a8:	10b6      	asrs	r6, r6, #2
  4039aa:	bf18      	it	ne
  4039ac:	2400      	movne	r4, #0
  4039ae:	d005      	beq.n	4039bc <__libc_init_array+0x1c>
  4039b0:	3401      	adds	r4, #1
  4039b2:	f855 3b04 	ldr.w	r3, [r5], #4
  4039b6:	4798      	blx	r3
  4039b8:	42a6      	cmp	r6, r4
  4039ba:	d1f9      	bne.n	4039b0 <__libc_init_array+0x10>
  4039bc:	4e0a      	ldr	r6, [pc, #40]	; (4039e8 <__libc_init_array+0x48>)
  4039be:	4d0b      	ldr	r5, [pc, #44]	; (4039ec <__libc_init_array+0x4c>)
  4039c0:	1b76      	subs	r6, r6, r5
  4039c2:	f005 febf 	bl	409744 <_init>
  4039c6:	10b6      	asrs	r6, r6, #2
  4039c8:	bf18      	it	ne
  4039ca:	2400      	movne	r4, #0
  4039cc:	d006      	beq.n	4039dc <__libc_init_array+0x3c>
  4039ce:	3401      	adds	r4, #1
  4039d0:	f855 3b04 	ldr.w	r3, [r5], #4
  4039d4:	4798      	blx	r3
  4039d6:	42a6      	cmp	r6, r4
  4039d8:	d1f9      	bne.n	4039ce <__libc_init_array+0x2e>
  4039da:	bd70      	pop	{r4, r5, r6, pc}
  4039dc:	bd70      	pop	{r4, r5, r6, pc}
  4039de:	bf00      	nop
  4039e0:	00409750 	.word	0x00409750
  4039e4:	00409750 	.word	0x00409750
  4039e8:	00409758 	.word	0x00409758
  4039ec:	00409750 	.word	0x00409750

004039f0 <memset>:
  4039f0:	b470      	push	{r4, r5, r6}
  4039f2:	0784      	lsls	r4, r0, #30
  4039f4:	d046      	beq.n	403a84 <memset+0x94>
  4039f6:	1e54      	subs	r4, r2, #1
  4039f8:	2a00      	cmp	r2, #0
  4039fa:	d041      	beq.n	403a80 <memset+0x90>
  4039fc:	b2cd      	uxtb	r5, r1
  4039fe:	4603      	mov	r3, r0
  403a00:	e002      	b.n	403a08 <memset+0x18>
  403a02:	1e62      	subs	r2, r4, #1
  403a04:	b3e4      	cbz	r4, 403a80 <memset+0x90>
  403a06:	4614      	mov	r4, r2
  403a08:	f803 5b01 	strb.w	r5, [r3], #1
  403a0c:	079a      	lsls	r2, r3, #30
  403a0e:	d1f8      	bne.n	403a02 <memset+0x12>
  403a10:	2c03      	cmp	r4, #3
  403a12:	d92e      	bls.n	403a72 <memset+0x82>
  403a14:	b2cd      	uxtb	r5, r1
  403a16:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403a1a:	2c0f      	cmp	r4, #15
  403a1c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403a20:	d919      	bls.n	403a56 <memset+0x66>
  403a22:	f103 0210 	add.w	r2, r3, #16
  403a26:	4626      	mov	r6, r4
  403a28:	3e10      	subs	r6, #16
  403a2a:	2e0f      	cmp	r6, #15
  403a2c:	f842 5c10 	str.w	r5, [r2, #-16]
  403a30:	f842 5c0c 	str.w	r5, [r2, #-12]
  403a34:	f842 5c08 	str.w	r5, [r2, #-8]
  403a38:	f842 5c04 	str.w	r5, [r2, #-4]
  403a3c:	f102 0210 	add.w	r2, r2, #16
  403a40:	d8f2      	bhi.n	403a28 <memset+0x38>
  403a42:	f1a4 0210 	sub.w	r2, r4, #16
  403a46:	f022 020f 	bic.w	r2, r2, #15
  403a4a:	f004 040f 	and.w	r4, r4, #15
  403a4e:	3210      	adds	r2, #16
  403a50:	2c03      	cmp	r4, #3
  403a52:	4413      	add	r3, r2
  403a54:	d90d      	bls.n	403a72 <memset+0x82>
  403a56:	461e      	mov	r6, r3
  403a58:	4622      	mov	r2, r4
  403a5a:	3a04      	subs	r2, #4
  403a5c:	2a03      	cmp	r2, #3
  403a5e:	f846 5b04 	str.w	r5, [r6], #4
  403a62:	d8fa      	bhi.n	403a5a <memset+0x6a>
  403a64:	1f22      	subs	r2, r4, #4
  403a66:	f022 0203 	bic.w	r2, r2, #3
  403a6a:	3204      	adds	r2, #4
  403a6c:	4413      	add	r3, r2
  403a6e:	f004 0403 	and.w	r4, r4, #3
  403a72:	b12c      	cbz	r4, 403a80 <memset+0x90>
  403a74:	b2c9      	uxtb	r1, r1
  403a76:	441c      	add	r4, r3
  403a78:	f803 1b01 	strb.w	r1, [r3], #1
  403a7c:	42a3      	cmp	r3, r4
  403a7e:	d1fb      	bne.n	403a78 <memset+0x88>
  403a80:	bc70      	pop	{r4, r5, r6}
  403a82:	4770      	bx	lr
  403a84:	4614      	mov	r4, r2
  403a86:	4603      	mov	r3, r0
  403a88:	e7c2      	b.n	403a10 <memset+0x20>
  403a8a:	bf00      	nop

00403a8c <sprintf>:
  403a8c:	b40e      	push	{r1, r2, r3}
  403a8e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a90:	b09c      	sub	sp, #112	; 0x70
  403a92:	ab21      	add	r3, sp, #132	; 0x84
  403a94:	490f      	ldr	r1, [pc, #60]	; (403ad4 <sprintf+0x48>)
  403a96:	f853 2b04 	ldr.w	r2, [r3], #4
  403a9a:	9301      	str	r3, [sp, #4]
  403a9c:	4605      	mov	r5, r0
  403a9e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403aa2:	6808      	ldr	r0, [r1, #0]
  403aa4:	9502      	str	r5, [sp, #8]
  403aa6:	f44f 7702 	mov.w	r7, #520	; 0x208
  403aaa:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403aae:	a902      	add	r1, sp, #8
  403ab0:	9506      	str	r5, [sp, #24]
  403ab2:	f8ad 7014 	strh.w	r7, [sp, #20]
  403ab6:	9404      	str	r4, [sp, #16]
  403ab8:	9407      	str	r4, [sp, #28]
  403aba:	f8ad 6016 	strh.w	r6, [sp, #22]
  403abe:	f000 fb19 	bl	4040f4 <_svfprintf_r>
  403ac2:	9b02      	ldr	r3, [sp, #8]
  403ac4:	2200      	movs	r2, #0
  403ac6:	701a      	strb	r2, [r3, #0]
  403ac8:	b01c      	add	sp, #112	; 0x70
  403aca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403ace:	b003      	add	sp, #12
  403ad0:	4770      	bx	lr
  403ad2:	bf00      	nop
  403ad4:	20000438 	.word	0x20000438

00403ad8 <strchr>:
  403ad8:	b470      	push	{r4, r5, r6}
  403ada:	f011 04ff 	ands.w	r4, r1, #255	; 0xff
  403ade:	d034      	beq.n	403b4a <strchr+0x72>
  403ae0:	0785      	lsls	r5, r0, #30
  403ae2:	d00f      	beq.n	403b04 <strchr+0x2c>
  403ae4:	7803      	ldrb	r3, [r0, #0]
  403ae6:	2b00      	cmp	r3, #0
  403ae8:	d05a      	beq.n	403ba0 <strchr+0xc8>
  403aea:	429c      	cmp	r4, r3
  403aec:	d02b      	beq.n	403b46 <strchr+0x6e>
  403aee:	1c43      	adds	r3, r0, #1
  403af0:	e005      	b.n	403afe <strchr+0x26>
  403af2:	f813 2b01 	ldrb.w	r2, [r3], #1
  403af6:	2a00      	cmp	r2, #0
  403af8:	d04f      	beq.n	403b9a <strchr+0xc2>
  403afa:	4294      	cmp	r4, r2
  403afc:	d023      	beq.n	403b46 <strchr+0x6e>
  403afe:	079a      	lsls	r2, r3, #30
  403b00:	4618      	mov	r0, r3
  403b02:	d1f6      	bne.n	403af2 <strchr+0x1a>
  403b04:	020e      	lsls	r6, r1, #8
  403b06:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  403b0a:	4326      	orrs	r6, r4
  403b0c:	6803      	ldr	r3, [r0, #0]
  403b0e:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403b12:	e001      	b.n	403b18 <strchr+0x40>
  403b14:	f850 3f04 	ldr.w	r3, [r0, #4]!
  403b18:	ea86 0503 	eor.w	r5, r6, r3
  403b1c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  403b20:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
  403b24:	ea22 0205 	bic.w	r2, r2, r5
  403b28:	ea21 0303 	bic.w	r3, r1, r3
  403b2c:	4313      	orrs	r3, r2
  403b2e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403b32:	d0ef      	beq.n	403b14 <strchr+0x3c>
  403b34:	7803      	ldrb	r3, [r0, #0]
  403b36:	b923      	cbnz	r3, 403b42 <strchr+0x6a>
  403b38:	e032      	b.n	403ba0 <strchr+0xc8>
  403b3a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403b3e:	2b00      	cmp	r3, #0
  403b40:	d02e      	beq.n	403ba0 <strchr+0xc8>
  403b42:	429c      	cmp	r4, r3
  403b44:	d1f9      	bne.n	403b3a <strchr+0x62>
  403b46:	bc70      	pop	{r4, r5, r6}
  403b48:	4770      	bx	lr
  403b4a:	0784      	lsls	r4, r0, #30
  403b4c:	d00b      	beq.n	403b66 <strchr+0x8e>
  403b4e:	7803      	ldrb	r3, [r0, #0]
  403b50:	2b00      	cmp	r3, #0
  403b52:	d0f8      	beq.n	403b46 <strchr+0x6e>
  403b54:	1c43      	adds	r3, r0, #1
  403b56:	e003      	b.n	403b60 <strchr+0x88>
  403b58:	7802      	ldrb	r2, [r0, #0]
  403b5a:	3301      	adds	r3, #1
  403b5c:	2a00      	cmp	r2, #0
  403b5e:	d0f2      	beq.n	403b46 <strchr+0x6e>
  403b60:	0799      	lsls	r1, r3, #30
  403b62:	4618      	mov	r0, r3
  403b64:	d1f8      	bne.n	403b58 <strchr+0x80>
  403b66:	6802      	ldr	r2, [r0, #0]
  403b68:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  403b6c:	ea23 0302 	bic.w	r3, r3, r2
  403b70:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403b74:	d108      	bne.n	403b88 <strchr+0xb0>
  403b76:	f850 2f04 	ldr.w	r2, [r0, #4]!
  403b7a:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  403b7e:	ea23 0302 	bic.w	r3, r3, r2
  403b82:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403b86:	d0f6      	beq.n	403b76 <strchr+0x9e>
  403b88:	7803      	ldrb	r3, [r0, #0]
  403b8a:	2b00      	cmp	r3, #0
  403b8c:	d0db      	beq.n	403b46 <strchr+0x6e>
  403b8e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403b92:	2b00      	cmp	r3, #0
  403b94:	d1fb      	bne.n	403b8e <strchr+0xb6>
  403b96:	bc70      	pop	{r4, r5, r6}
  403b98:	4770      	bx	lr
  403b9a:	4610      	mov	r0, r2
  403b9c:	bc70      	pop	{r4, r5, r6}
  403b9e:	4770      	bx	lr
  403ba0:	4618      	mov	r0, r3
  403ba2:	bc70      	pop	{r4, r5, r6}
  403ba4:	4770      	bx	lr
  403ba6:	bf00      	nop

00403ba8 <critical_factorization>:
  403ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403bac:	f04f 0e01 	mov.w	lr, #1
  403bb0:	4674      	mov	r4, lr
  403bb2:	2500      	movs	r5, #0
  403bb4:	f04f 36ff 	mov.w	r6, #4294967295
  403bb8:	192b      	adds	r3, r5, r4
  403bba:	428b      	cmp	r3, r1
  403bbc:	eb00 0706 	add.w	r7, r0, r6
  403bc0:	d20d      	bcs.n	403bde <critical_factorization+0x36>
  403bc2:	5d3f      	ldrb	r7, [r7, r4]
  403bc4:	f810 c003 	ldrb.w	ip, [r0, r3]
  403bc8:	45bc      	cmp	ip, r7
  403bca:	d22d      	bcs.n	403c28 <critical_factorization+0x80>
  403bcc:	461d      	mov	r5, r3
  403bce:	2401      	movs	r4, #1
  403bd0:	ebc6 0e03 	rsb	lr, r6, r3
  403bd4:	192b      	adds	r3, r5, r4
  403bd6:	428b      	cmp	r3, r1
  403bd8:	eb00 0706 	add.w	r7, r0, r6
  403bdc:	d3f1      	bcc.n	403bc2 <critical_factorization+0x1a>
  403bde:	f04f 0801 	mov.w	r8, #1
  403be2:	f8c2 e000 	str.w	lr, [r2]
  403be6:	4644      	mov	r4, r8
  403be8:	2500      	movs	r5, #0
  403bea:	f04f 37ff 	mov.w	r7, #4294967295
  403bee:	192b      	adds	r3, r5, r4
  403bf0:	4299      	cmp	r1, r3
  403bf2:	eb00 0e07 	add.w	lr, r0, r7
  403bf6:	d90e      	bls.n	403c16 <critical_factorization+0x6e>
  403bf8:	f81e e004 	ldrb.w	lr, [lr, r4]
  403bfc:	f810 c003 	ldrb.w	ip, [r0, r3]
  403c00:	45f4      	cmp	ip, lr
  403c02:	d918      	bls.n	403c36 <critical_factorization+0x8e>
  403c04:	461d      	mov	r5, r3
  403c06:	2401      	movs	r4, #1
  403c08:	ebc7 0803 	rsb	r8, r7, r3
  403c0c:	192b      	adds	r3, r5, r4
  403c0e:	4299      	cmp	r1, r3
  403c10:	eb00 0e07 	add.w	lr, r0, r7
  403c14:	d8f0      	bhi.n	403bf8 <critical_factorization+0x50>
  403c16:	3701      	adds	r7, #1
  403c18:	1c70      	adds	r0, r6, #1
  403c1a:	4287      	cmp	r7, r0
  403c1c:	bf24      	itt	cs
  403c1e:	f8c2 8000 	strcs.w	r8, [r2]
  403c22:	4638      	movcs	r0, r7
  403c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403c28:	d00c      	beq.n	403c44 <critical_factorization+0x9c>
  403c2a:	f04f 0e01 	mov.w	lr, #1
  403c2e:	462e      	mov	r6, r5
  403c30:	4674      	mov	r4, lr
  403c32:	4475      	add	r5, lr
  403c34:	e7c0      	b.n	403bb8 <critical_factorization+0x10>
  403c36:	d00c      	beq.n	403c52 <critical_factorization+0xaa>
  403c38:	f04f 0801 	mov.w	r8, #1
  403c3c:	462f      	mov	r7, r5
  403c3e:	4644      	mov	r4, r8
  403c40:	4445      	add	r5, r8
  403c42:	e7d4      	b.n	403bee <critical_factorization+0x46>
  403c44:	4574      	cmp	r4, lr
  403c46:	bf09      	itett	eq
  403c48:	46a6      	moveq	lr, r4
  403c4a:	3401      	addne	r4, #1
  403c4c:	461d      	moveq	r5, r3
  403c4e:	2401      	moveq	r4, #1
  403c50:	e7b2      	b.n	403bb8 <critical_factorization+0x10>
  403c52:	4544      	cmp	r4, r8
  403c54:	bf09      	itett	eq
  403c56:	46a0      	moveq	r8, r4
  403c58:	3401      	addne	r4, #1
  403c5a:	461d      	moveq	r5, r3
  403c5c:	2401      	moveq	r4, #1
  403c5e:	e7c6      	b.n	403bee <critical_factorization+0x46>

00403c60 <two_way_long_needle>:
  403c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c64:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403c68:	4616      	mov	r6, r2
  403c6a:	4605      	mov	r5, r0
  403c6c:	468b      	mov	fp, r1
  403c6e:	4610      	mov	r0, r2
  403c70:	4619      	mov	r1, r3
  403c72:	aa03      	add	r2, sp, #12
  403c74:	461c      	mov	r4, r3
  403c76:	f7ff ff97 	bl	403ba8 <critical_factorization>
  403c7a:	ab03      	add	r3, sp, #12
  403c7c:	4681      	mov	r9, r0
  403c7e:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  403c82:	f843 4f04 	str.w	r4, [r3, #4]!
  403c86:	4293      	cmp	r3, r2
  403c88:	d1fb      	bne.n	403c82 <two_way_long_needle+0x22>
  403c8a:	b14c      	cbz	r4, 403ca0 <two_way_long_needle+0x40>
  403c8c:	1e63      	subs	r3, r4, #1
  403c8e:	4632      	mov	r2, r6
  403c90:	a804      	add	r0, sp, #16
  403c92:	f812 1b01 	ldrb.w	r1, [r2], #1
  403c96:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  403c9a:	f113 33ff 	adds.w	r3, r3, #4294967295
  403c9e:	d2f8      	bcs.n	403c92 <two_way_long_needle+0x32>
  403ca0:	9903      	ldr	r1, [sp, #12]
  403ca2:	464a      	mov	r2, r9
  403ca4:	4431      	add	r1, r6
  403ca6:	4630      	mov	r0, r6
  403ca8:	f003 f862 	bl	406d70 <memcmp>
  403cac:	2800      	cmp	r0, #0
  403cae:	d171      	bne.n	403d94 <two_way_long_needle+0x134>
  403cb0:	f109 33ff 	add.w	r3, r9, #4294967295
  403cb4:	9300      	str	r3, [sp, #0]
  403cb6:	18f3      	adds	r3, r6, r3
  403cb8:	4682      	mov	sl, r0
  403cba:	9301      	str	r3, [sp, #4]
  403cbc:	4623      	mov	r3, r4
  403cbe:	4680      	mov	r8, r0
  403cc0:	4654      	mov	r4, sl
  403cc2:	4658      	mov	r0, fp
  403cc4:	469a      	mov	sl, r3
  403cc6:	eb08 070a 	add.w	r7, r8, sl
  403cca:	1a3a      	subs	r2, r7, r0
  403ccc:	2100      	movs	r1, #0
  403cce:	4428      	add	r0, r5
  403cd0:	f002 fffe 	bl	406cd0 <memchr>
  403cd4:	2800      	cmp	r0, #0
  403cd6:	d158      	bne.n	403d8a <two_way_long_needle+0x12a>
  403cd8:	2f00      	cmp	r7, #0
  403cda:	d056      	beq.n	403d8a <two_way_long_needle+0x12a>
  403cdc:	19eb      	adds	r3, r5, r7
  403cde:	aa04      	add	r2, sp, #16
  403ce0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403ce8:	b14b      	cbz	r3, 403cfe <two_way_long_needle+0x9e>
  403cea:	b124      	cbz	r4, 403cf6 <two_way_long_needle+0x96>
  403cec:	9a03      	ldr	r2, [sp, #12]
  403cee:	4293      	cmp	r3, r2
  403cf0:	d201      	bcs.n	403cf6 <two_way_long_needle+0x96>
  403cf2:	ebc2 030a 	rsb	r3, r2, sl
  403cf6:	4498      	add	r8, r3
  403cf8:	2400      	movs	r4, #0
  403cfa:	4638      	mov	r0, r7
  403cfc:	e7e3      	b.n	403cc6 <two_way_long_needle+0x66>
  403cfe:	454c      	cmp	r4, r9
  403d00:	4623      	mov	r3, r4
  403d02:	f10a 3eff 	add.w	lr, sl, #4294967295
  403d06:	bf38      	it	cc
  403d08:	464b      	movcc	r3, r9
  403d0a:	4573      	cmp	r3, lr
  403d0c:	d213      	bcs.n	403d36 <two_way_long_needle+0xd6>
  403d0e:	eb08 0203 	add.w	r2, r8, r3
  403d12:	f816 c003 	ldrb.w	ip, [r6, r3]
  403d16:	5ca8      	ldrb	r0, [r5, r2]
  403d18:	4584      	cmp	ip, r0
  403d1a:	442a      	add	r2, r5
  403d1c:	eb06 0103 	add.w	r1, r6, r3
  403d20:	d006      	beq.n	403d30 <two_way_long_needle+0xd0>
  403d22:	e02e      	b.n	403d82 <two_way_long_needle+0x122>
  403d24:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403d28:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403d2c:	4584      	cmp	ip, r0
  403d2e:	d128      	bne.n	403d82 <two_way_long_needle+0x122>
  403d30:	3301      	adds	r3, #1
  403d32:	4573      	cmp	r3, lr
  403d34:	d3f6      	bcc.n	403d24 <two_way_long_needle+0xc4>
  403d36:	454c      	cmp	r4, r9
  403d38:	9900      	ldr	r1, [sp, #0]
  403d3a:	f080 808b 	bcs.w	403e54 <two_way_long_needle+0x1f4>
  403d3e:	9b00      	ldr	r3, [sp, #0]
  403d40:	9801      	ldr	r0, [sp, #4]
  403d42:	eb08 0203 	add.w	r2, r8, r3
  403d46:	7803      	ldrb	r3, [r0, #0]
  403d48:	5ca8      	ldrb	r0, [r5, r2]
  403d4a:	4283      	cmp	r3, r0
  403d4c:	442a      	add	r2, r5
  403d4e:	f040 8081 	bne.w	403e54 <two_way_long_needle+0x1f4>
  403d52:	9b01      	ldr	r3, [sp, #4]
  403d54:	eb06 0b04 	add.w	fp, r6, r4
  403d58:	e006      	b.n	403d68 <two_way_long_needle+0x108>
  403d5a:	f813 ed01 	ldrb.w	lr, [r3, #-1]!
  403d5e:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
  403d62:	4586      	cmp	lr, r0
  403d64:	d104      	bne.n	403d70 <two_way_long_needle+0x110>
  403d66:	4661      	mov	r1, ip
  403d68:	459b      	cmp	fp, r3
  403d6a:	f101 3cff 	add.w	ip, r1, #4294967295
  403d6e:	d1f4      	bne.n	403d5a <two_way_long_needle+0xfa>
  403d70:	3401      	adds	r4, #1
  403d72:	428c      	cmp	r4, r1
  403d74:	d870      	bhi.n	403e58 <two_way_long_needle+0x1f8>
  403d76:	9c03      	ldr	r4, [sp, #12]
  403d78:	4638      	mov	r0, r7
  403d7a:	44a0      	add	r8, r4
  403d7c:	ebc4 040a 	rsb	r4, r4, sl
  403d80:	e7a1      	b.n	403cc6 <two_way_long_needle+0x66>
  403d82:	f1c9 0201 	rsb	r2, r9, #1
  403d86:	4490      	add	r8, r2
  403d88:	e7b5      	b.n	403cf6 <two_way_long_needle+0x96>
  403d8a:	2000      	movs	r0, #0
  403d8c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d94:	ebc9 0304 	rsb	r3, r9, r4
  403d98:	454b      	cmp	r3, r9
  403d9a:	bf38      	it	cc
  403d9c:	464b      	movcc	r3, r9
  403d9e:	3301      	adds	r3, #1
  403da0:	f109 38ff 	add.w	r8, r9, #4294967295
  403da4:	9303      	str	r3, [sp, #12]
  403da6:	eb06 0308 	add.w	r3, r6, r8
  403daa:	4658      	mov	r0, fp
  403dac:	f04f 0a00 	mov.w	sl, #0
  403db0:	46cb      	mov	fp, r9
  403db2:	4699      	mov	r9, r3
  403db4:	eb0a 0704 	add.w	r7, sl, r4
  403db8:	1a3a      	subs	r2, r7, r0
  403dba:	2100      	movs	r1, #0
  403dbc:	4428      	add	r0, r5
  403dbe:	f002 ff87 	bl	406cd0 <memchr>
  403dc2:	2800      	cmp	r0, #0
  403dc4:	d1e1      	bne.n	403d8a <two_way_long_needle+0x12a>
  403dc6:	2f00      	cmp	r7, #0
  403dc8:	d0df      	beq.n	403d8a <two_way_long_needle+0x12a>
  403dca:	19eb      	adds	r3, r5, r7
  403dcc:	aa04      	add	r2, sp, #16
  403dce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403dd6:	bba3      	cbnz	r3, 403e42 <two_way_long_needle+0x1e2>
  403dd8:	1e61      	subs	r1, r4, #1
  403dda:	458b      	cmp	fp, r1
  403ddc:	d215      	bcs.n	403e0a <two_way_long_needle+0x1aa>
  403dde:	eb0a 020b 	add.w	r2, sl, fp
  403de2:	f816 300b 	ldrb.w	r3, [r6, fp]
  403de6:	f815 e002 	ldrb.w	lr, [r5, r2]
  403dea:	459e      	cmp	lr, r3
  403dec:	442a      	add	r2, r5
  403dee:	eb06 000b 	add.w	r0, r6, fp
  403df2:	465b      	mov	r3, fp
  403df4:	d006      	beq.n	403e04 <two_way_long_needle+0x1a4>
  403df6:	e027      	b.n	403e48 <two_way_long_needle+0x1e8>
  403df8:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403dfc:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403e00:	45f4      	cmp	ip, lr
  403e02:	d121      	bne.n	403e48 <two_way_long_needle+0x1e8>
  403e04:	3301      	adds	r3, #1
  403e06:	428b      	cmp	r3, r1
  403e08:	d3f6      	bcc.n	403df8 <two_way_long_needle+0x198>
  403e0a:	f1b8 3fff 	cmp.w	r8, #4294967295
  403e0e:	d011      	beq.n	403e34 <two_way_long_needle+0x1d4>
  403e10:	eb0a 0208 	add.w	r2, sl, r8
  403e14:	f899 1000 	ldrb.w	r1, [r9]
  403e18:	5cab      	ldrb	r3, [r5, r2]
  403e1a:	4299      	cmp	r1, r3
  403e1c:	442a      	add	r2, r5
  403e1e:	d10f      	bne.n	403e40 <two_way_long_needle+0x1e0>
  403e20:	464b      	mov	r3, r9
  403e22:	e005      	b.n	403e30 <two_way_long_needle+0x1d0>
  403e24:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403e28:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403e2c:	4288      	cmp	r0, r1
  403e2e:	d107      	bne.n	403e40 <two_way_long_needle+0x1e0>
  403e30:	42b3      	cmp	r3, r6
  403e32:	d1f7      	bne.n	403e24 <two_way_long_needle+0x1c4>
  403e34:	eb05 000a 	add.w	r0, r5, sl
  403e38:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e40:	9b03      	ldr	r3, [sp, #12]
  403e42:	449a      	add	sl, r3
  403e44:	4638      	mov	r0, r7
  403e46:	e7b5      	b.n	403db4 <two_way_long_needle+0x154>
  403e48:	f1cb 0201 	rsb	r2, fp, #1
  403e4c:	4492      	add	sl, r2
  403e4e:	449a      	add	sl, r3
  403e50:	4638      	mov	r0, r7
  403e52:	e7af      	b.n	403db4 <two_way_long_needle+0x154>
  403e54:	4649      	mov	r1, r9
  403e56:	e78b      	b.n	403d70 <two_way_long_needle+0x110>
  403e58:	eb05 0008 	add.w	r0, r5, r8
  403e5c:	e796      	b.n	403d8c <two_way_long_needle+0x12c>
  403e5e:	bf00      	nop

00403e60 <strstr>:
  403e60:	7803      	ldrb	r3, [r0, #0]
  403e62:	2b00      	cmp	r3, #0
  403e64:	f000 8104 	beq.w	404070 <strstr+0x210>
  403e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e6c:	f891 8000 	ldrb.w	r8, [r1]
  403e70:	b085      	sub	sp, #20
  403e72:	4644      	mov	r4, r8
  403e74:	f1b8 0f00 	cmp.w	r8, #0
  403e78:	d016      	beq.n	403ea8 <strstr+0x48>
  403e7a:	4686      	mov	lr, r0
  403e7c:	f101 0c01 	add.w	ip, r1, #1
  403e80:	2701      	movs	r7, #1
  403e82:	e003      	b.n	403e8c <strstr+0x2c>
  403e84:	f812 4b01 	ldrb.w	r4, [r2], #1
  403e88:	b16c      	cbz	r4, 403ea6 <strstr+0x46>
  403e8a:	4694      	mov	ip, r2
  403e8c:	429c      	cmp	r4, r3
  403e8e:	bf14      	ite	ne
  403e90:	2700      	movne	r7, #0
  403e92:	f007 0701 	andeq.w	r7, r7, #1
  403e96:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  403e9a:	4662      	mov	r2, ip
  403e9c:	2b00      	cmp	r3, #0
  403e9e:	d1f1      	bne.n	403e84 <strstr+0x24>
  403ea0:	f89c 3000 	ldrb.w	r3, [ip]
  403ea4:	bb0b      	cbnz	r3, 403eea <strstr+0x8a>
  403ea6:	b117      	cbz	r7, 403eae <strstr+0x4e>
  403ea8:	b005      	add	sp, #20
  403eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eae:	460e      	mov	r6, r1
  403eb0:	4605      	mov	r5, r0
  403eb2:	4641      	mov	r1, r8
  403eb4:	3001      	adds	r0, #1
  403eb6:	ebc6 040c 	rsb	r4, r6, ip
  403eba:	f7ff fe0d 	bl	403ad8 <strchr>
  403ebe:	4607      	mov	r7, r0
  403ec0:	b198      	cbz	r0, 403eea <strstr+0x8a>
  403ec2:	2c01      	cmp	r4, #1
  403ec4:	d0f0      	beq.n	403ea8 <strstr+0x48>
  403ec6:	1928      	adds	r0, r5, r4
  403ec8:	4287      	cmp	r7, r0
  403eca:	bf94      	ite	ls
  403ecc:	ebc7 0b00 	rsbls	fp, r7, r0
  403ed0:	f04f 0b01 	movhi.w	fp, #1
  403ed4:	2c1f      	cmp	r4, #31
  403ed6:	d90c      	bls.n	403ef2 <strstr+0x92>
  403ed8:	4623      	mov	r3, r4
  403eda:	4632      	mov	r2, r6
  403edc:	4659      	mov	r1, fp
  403ede:	4638      	mov	r0, r7
  403ee0:	f7ff febe 	bl	403c60 <two_way_long_needle>
  403ee4:	b005      	add	sp, #20
  403ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eea:	2000      	movs	r0, #0
  403eec:	b005      	add	sp, #20
  403eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ef2:	aa03      	add	r2, sp, #12
  403ef4:	4621      	mov	r1, r4
  403ef6:	4630      	mov	r0, r6
  403ef8:	f7ff fe56 	bl	403ba8 <critical_factorization>
  403efc:	9903      	ldr	r1, [sp, #12]
  403efe:	4680      	mov	r8, r0
  403f00:	4602      	mov	r2, r0
  403f02:	4431      	add	r1, r6
  403f04:	4630      	mov	r0, r6
  403f06:	f002 ff33 	bl	406d70 <memcmp>
  403f0a:	2800      	cmp	r0, #0
  403f0c:	d158      	bne.n	403fc0 <strstr+0x160>
  403f0e:	f108 33ff 	add.w	r3, r8, #4294967295
  403f12:	9301      	str	r3, [sp, #4]
  403f14:	18f3      	adds	r3, r6, r3
  403f16:	4681      	mov	r9, r0
  403f18:	4605      	mov	r5, r0
  403f1a:	9300      	str	r3, [sp, #0]
  403f1c:	4658      	mov	r0, fp
  403f1e:	46b2      	mov	sl, r6
  403f20:	1966      	adds	r6, r4, r5
  403f22:	1a32      	subs	r2, r6, r0
  403f24:	2100      	movs	r1, #0
  403f26:	4438      	add	r0, r7
  403f28:	f002 fed2 	bl	406cd0 <memchr>
  403f2c:	2800      	cmp	r0, #0
  403f2e:	d1dc      	bne.n	403eea <strstr+0x8a>
  403f30:	2e00      	cmp	r6, #0
  403f32:	d0da      	beq.n	403eea <strstr+0x8a>
  403f34:	45c8      	cmp	r8, r9
  403f36:	4643      	mov	r3, r8
  403f38:	bf38      	it	cc
  403f3a:	464b      	movcc	r3, r9
  403f3c:	429c      	cmp	r4, r3
  403f3e:	d912      	bls.n	403f66 <strstr+0x106>
  403f40:	195a      	adds	r2, r3, r5
  403f42:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403f46:	5cb8      	ldrb	r0, [r7, r2]
  403f48:	4288      	cmp	r0, r1
  403f4a:	443a      	add	r2, r7
  403f4c:	eb0a 0e03 	add.w	lr, sl, r3
  403f50:	d006      	beq.n	403f60 <strstr+0x100>
  403f52:	e02d      	b.n	403fb0 <strstr+0x150>
  403f54:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403f58:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403f5c:	4288      	cmp	r0, r1
  403f5e:	d127      	bne.n	403fb0 <strstr+0x150>
  403f60:	3301      	adds	r3, #1
  403f62:	429c      	cmp	r4, r3
  403f64:	d8f6      	bhi.n	403f54 <strstr+0xf4>
  403f66:	9b01      	ldr	r3, [sp, #4]
  403f68:	45c8      	cmp	r8, r9
  403f6a:	4619      	mov	r1, r3
  403f6c:	f240 8083 	bls.w	404076 <strstr+0x216>
  403f70:	18ea      	adds	r2, r5, r3
  403f72:	9800      	ldr	r0, [sp, #0]
  403f74:	7803      	ldrb	r3, [r0, #0]
  403f76:	5cb8      	ldrb	r0, [r7, r2]
  403f78:	4283      	cmp	r3, r0
  403f7a:	443a      	add	r2, r7
  403f7c:	d17b      	bne.n	404076 <strstr+0x216>
  403f7e:	9b00      	ldr	r3, [sp, #0]
  403f80:	eb0a 0b09 	add.w	fp, sl, r9
  403f84:	e006      	b.n	403f94 <strstr+0x134>
  403f86:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
  403f8a:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403f8e:	45f4      	cmp	ip, lr
  403f90:	d104      	bne.n	403f9c <strstr+0x13c>
  403f92:	4601      	mov	r1, r0
  403f94:	455b      	cmp	r3, fp
  403f96:	f101 30ff 	add.w	r0, r1, #4294967295
  403f9a:	d1f4      	bne.n	403f86 <strstr+0x126>
  403f9c:	f109 0901 	add.w	r9, r9, #1
  403fa0:	4589      	cmp	r9, r1
  403fa2:	d857      	bhi.n	404054 <strstr+0x1f4>
  403fa4:	9b03      	ldr	r3, [sp, #12]
  403fa6:	4630      	mov	r0, r6
  403fa8:	441d      	add	r5, r3
  403faa:	ebc3 0904 	rsb	r9, r3, r4
  403fae:	e7b7      	b.n	403f20 <strstr+0xc0>
  403fb0:	f1c8 0201 	rsb	r2, r8, #1
  403fb4:	4415      	add	r5, r2
  403fb6:	441d      	add	r5, r3
  403fb8:	f04f 0900 	mov.w	r9, #0
  403fbc:	4630      	mov	r0, r6
  403fbe:	e7af      	b.n	403f20 <strstr+0xc0>
  403fc0:	ebc8 0304 	rsb	r3, r8, r4
  403fc4:	4543      	cmp	r3, r8
  403fc6:	bf38      	it	cc
  403fc8:	4643      	movcc	r3, r8
  403fca:	3301      	adds	r3, #1
  403fcc:	f108 39ff 	add.w	r9, r8, #4294967295
  403fd0:	9303      	str	r3, [sp, #12]
  403fd2:	eb06 0309 	add.w	r3, r6, r9
  403fd6:	4658      	mov	r0, fp
  403fd8:	2500      	movs	r5, #0
  403fda:	46bb      	mov	fp, r7
  403fdc:	469a      	mov	sl, r3
  403fde:	1967      	adds	r7, r4, r5
  403fe0:	1a3a      	subs	r2, r7, r0
  403fe2:	2100      	movs	r1, #0
  403fe4:	4458      	add	r0, fp
  403fe6:	f002 fe73 	bl	406cd0 <memchr>
  403fea:	2800      	cmp	r0, #0
  403fec:	f47f af7d 	bne.w	403eea <strstr+0x8a>
  403ff0:	2f00      	cmp	r7, #0
  403ff2:	f43f af7a 	beq.w	403eea <strstr+0x8a>
  403ff6:	4544      	cmp	r4, r8
  403ff8:	d915      	bls.n	404026 <strstr+0x1c6>
  403ffa:	eb08 0205 	add.w	r2, r8, r5
  403ffe:	f816 3008 	ldrb.w	r3, [r6, r8]
  404002:	f81b 0002 	ldrb.w	r0, [fp, r2]
  404006:	4298      	cmp	r0, r3
  404008:	445a      	add	r2, fp
  40400a:	eb06 0108 	add.w	r1, r6, r8
  40400e:	4643      	mov	r3, r8
  404010:	d006      	beq.n	404020 <strstr+0x1c0>
  404012:	e023      	b.n	40405c <strstr+0x1fc>
  404014:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  404018:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40401c:	4586      	cmp	lr, r0
  40401e:	d11d      	bne.n	40405c <strstr+0x1fc>
  404020:	3301      	adds	r3, #1
  404022:	429c      	cmp	r4, r3
  404024:	d8f6      	bhi.n	404014 <strstr+0x1b4>
  404026:	f1b9 3fff 	cmp.w	r9, #4294967295
  40402a:	d012      	beq.n	404052 <strstr+0x1f2>
  40402c:	eb05 0209 	add.w	r2, r5, r9
  404030:	f89a 1000 	ldrb.w	r1, [sl]
  404034:	f81b 3002 	ldrb.w	r3, [fp, r2]
  404038:	4299      	cmp	r1, r3
  40403a:	445a      	add	r2, fp
  40403c:	d114      	bne.n	404068 <strstr+0x208>
  40403e:	4653      	mov	r3, sl
  404040:	e005      	b.n	40404e <strstr+0x1ee>
  404042:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  404046:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40404a:	4288      	cmp	r0, r1
  40404c:	d10c      	bne.n	404068 <strstr+0x208>
  40404e:	42b3      	cmp	r3, r6
  404050:	d1f7      	bne.n	404042 <strstr+0x1e2>
  404052:	465f      	mov	r7, fp
  404054:	1978      	adds	r0, r7, r5
  404056:	b005      	add	sp, #20
  404058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40405c:	f1c8 0201 	rsb	r2, r8, #1
  404060:	4415      	add	r5, r2
  404062:	441d      	add	r5, r3
  404064:	4638      	mov	r0, r7
  404066:	e7ba      	b.n	403fde <strstr+0x17e>
  404068:	9b03      	ldr	r3, [sp, #12]
  40406a:	4638      	mov	r0, r7
  40406c:	441d      	add	r5, r3
  40406e:	e7b6      	b.n	403fde <strstr+0x17e>
  404070:	780b      	ldrb	r3, [r1, #0]
  404072:	b913      	cbnz	r3, 40407a <strstr+0x21a>
  404074:	4770      	bx	lr
  404076:	4641      	mov	r1, r8
  404078:	e790      	b.n	403f9c <strstr+0x13c>
  40407a:	2000      	movs	r0, #0
  40407c:	4770      	bx	lr
  40407e:	bf00      	nop

00404080 <strtok>:
  404080:	4b02      	ldr	r3, [pc, #8]	; (40408c <strtok+0xc>)
  404082:	681a      	ldr	r2, [r3, #0]
  404084:	2301      	movs	r3, #1
  404086:	325c      	adds	r2, #92	; 0x5c
  404088:	f000 b802 	b.w	404090 <__strtok_r>
  40408c:	20000438 	.word	0x20000438

00404090 <__strtok_r>:
  404090:	b4f0      	push	{r4, r5, r6, r7}
  404092:	b320      	cbz	r0, 4040de <__strtok_r+0x4e>
  404094:	4607      	mov	r7, r0
  404096:	460d      	mov	r5, r1
  404098:	f817 6b01 	ldrb.w	r6, [r7], #1
  40409c:	e001      	b.n	4040a2 <__strtok_r+0x12>
  40409e:	42a6      	cmp	r6, r4
  4040a0:	d016      	beq.n	4040d0 <__strtok_r+0x40>
  4040a2:	f815 4b01 	ldrb.w	r4, [r5], #1
  4040a6:	2c00      	cmp	r4, #0
  4040a8:	d1f9      	bne.n	40409e <__strtok_r+0xe>
  4040aa:	b1ee      	cbz	r6, 4040e8 <__strtok_r+0x58>
  4040ac:	463e      	mov	r6, r7
  4040ae:	460c      	mov	r4, r1
  4040b0:	f816 5b01 	ldrb.w	r5, [r6], #1
  4040b4:	e000      	b.n	4040b8 <__strtok_r+0x28>
  4040b6:	b173      	cbz	r3, 4040d6 <__strtok_r+0x46>
  4040b8:	f814 3b01 	ldrb.w	r3, [r4], #1
  4040bc:	429d      	cmp	r5, r3
  4040be:	d1fa      	bne.n	4040b6 <__strtok_r+0x26>
  4040c0:	b15d      	cbz	r5, 4040da <__strtok_r+0x4a>
  4040c2:	2300      	movs	r3, #0
  4040c4:	703b      	strb	r3, [r7, #0]
  4040c6:	6016      	str	r6, [r2, #0]
  4040c8:	4606      	mov	r6, r0
  4040ca:	4630      	mov	r0, r6
  4040cc:	bcf0      	pop	{r4, r5, r6, r7}
  4040ce:	4770      	bx	lr
  4040d0:	b163      	cbz	r3, 4040ec <__strtok_r+0x5c>
  4040d2:	4638      	mov	r0, r7
  4040d4:	e7de      	b.n	404094 <__strtok_r+0x4>
  4040d6:	4637      	mov	r7, r6
  4040d8:	e7e8      	b.n	4040ac <__strtok_r+0x1c>
  4040da:	462e      	mov	r6, r5
  4040dc:	e7f3      	b.n	4040c6 <__strtok_r+0x36>
  4040de:	6810      	ldr	r0, [r2, #0]
  4040e0:	2800      	cmp	r0, #0
  4040e2:	d1d7      	bne.n	404094 <__strtok_r+0x4>
  4040e4:	4606      	mov	r6, r0
  4040e6:	e7f0      	b.n	4040ca <__strtok_r+0x3a>
  4040e8:	6016      	str	r6, [r2, #0]
  4040ea:	e7ee      	b.n	4040ca <__strtok_r+0x3a>
  4040ec:	6017      	str	r7, [r2, #0]
  4040ee:	4606      	mov	r6, r0
  4040f0:	7003      	strb	r3, [r0, #0]
  4040f2:	e7ea      	b.n	4040ca <__strtok_r+0x3a>

004040f4 <_svfprintf_r>:
  4040f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040f8:	b0c1      	sub	sp, #260	; 0x104
  4040fa:	460c      	mov	r4, r1
  4040fc:	9109      	str	r1, [sp, #36]	; 0x24
  4040fe:	4615      	mov	r5, r2
  404100:	930e      	str	r3, [sp, #56]	; 0x38
  404102:	900a      	str	r0, [sp, #40]	; 0x28
  404104:	f002 fb28 	bl	406758 <_localeconv_r>
  404108:	6803      	ldr	r3, [r0, #0]
  40410a:	9317      	str	r3, [sp, #92]	; 0x5c
  40410c:	4618      	mov	r0, r3
  40410e:	f003 fa37 	bl	407580 <strlen>
  404112:	89a3      	ldrh	r3, [r4, #12]
  404114:	9016      	str	r0, [sp, #88]	; 0x58
  404116:	061e      	lsls	r6, r3, #24
  404118:	d503      	bpl.n	404122 <_svfprintf_r+0x2e>
  40411a:	6923      	ldr	r3, [r4, #16]
  40411c:	2b00      	cmp	r3, #0
  40411e:	f001 8119 	beq.w	405354 <_svfprintf_r+0x1260>
  404122:	2300      	movs	r3, #0
  404124:	461a      	mov	r2, r3
  404126:	9312      	str	r3, [sp, #72]	; 0x48
  404128:	9325      	str	r3, [sp, #148]	; 0x94
  40412a:	9324      	str	r3, [sp, #144]	; 0x90
  40412c:	9319      	str	r3, [sp, #100]	; 0x64
  40412e:	930b      	str	r3, [sp, #44]	; 0x2c
  404130:	f8df a464 	ldr.w	sl, [pc, #1124]	; 404598 <_svfprintf_r+0x4a4>
  404134:	9214      	str	r2, [sp, #80]	; 0x50
  404136:	ab30      	add	r3, sp, #192	; 0xc0
  404138:	9323      	str	r3, [sp, #140]	; 0x8c
  40413a:	4699      	mov	r9, r3
  40413c:	9215      	str	r2, [sp, #84]	; 0x54
  40413e:	46a8      	mov	r8, r5
  404140:	f898 3000 	ldrb.w	r3, [r8]
  404144:	4644      	mov	r4, r8
  404146:	b1eb      	cbz	r3, 404184 <_svfprintf_r+0x90>
  404148:	2b25      	cmp	r3, #37	; 0x25
  40414a:	d102      	bne.n	404152 <_svfprintf_r+0x5e>
  40414c:	e01a      	b.n	404184 <_svfprintf_r+0x90>
  40414e:	2b25      	cmp	r3, #37	; 0x25
  404150:	d003      	beq.n	40415a <_svfprintf_r+0x66>
  404152:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404156:	2b00      	cmp	r3, #0
  404158:	d1f9      	bne.n	40414e <_svfprintf_r+0x5a>
  40415a:	ebc8 0504 	rsb	r5, r8, r4
  40415e:	b18d      	cbz	r5, 404184 <_svfprintf_r+0x90>
  404160:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404162:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404164:	f8c9 8000 	str.w	r8, [r9]
  404168:	3301      	adds	r3, #1
  40416a:	442a      	add	r2, r5
  40416c:	2b07      	cmp	r3, #7
  40416e:	f8c9 5004 	str.w	r5, [r9, #4]
  404172:	9225      	str	r2, [sp, #148]	; 0x94
  404174:	9324      	str	r3, [sp, #144]	; 0x90
  404176:	f300 80a6 	bgt.w	4042c6 <_svfprintf_r+0x1d2>
  40417a:	f109 0908 	add.w	r9, r9, #8
  40417e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404180:	442b      	add	r3, r5
  404182:	930b      	str	r3, [sp, #44]	; 0x2c
  404184:	7823      	ldrb	r3, [r4, #0]
  404186:	2b00      	cmp	r3, #0
  404188:	f000 80a6 	beq.w	4042d8 <_svfprintf_r+0x1e4>
  40418c:	2300      	movs	r3, #0
  40418e:	461a      	mov	r2, r3
  404190:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404194:	4619      	mov	r1, r3
  404196:	930c      	str	r3, [sp, #48]	; 0x30
  404198:	9307      	str	r3, [sp, #28]
  40419a:	f04f 3bff 	mov.w	fp, #4294967295
  40419e:	7863      	ldrb	r3, [r4, #1]
  4041a0:	f104 0801 	add.w	r8, r4, #1
  4041a4:	465d      	mov	r5, fp
  4041a6:	f108 0801 	add.w	r8, r8, #1
  4041aa:	f1a3 0020 	sub.w	r0, r3, #32
  4041ae:	2858      	cmp	r0, #88	; 0x58
  4041b0:	f200 8425 	bhi.w	4049fe <_svfprintf_r+0x90a>
  4041b4:	e8df f010 	tbh	[pc, r0, lsl #1]
  4041b8:	04230388 	.word	0x04230388
  4041bc:	03900423 	.word	0x03900423
  4041c0:	04230423 	.word	0x04230423
  4041c4:	04230423 	.word	0x04230423
  4041c8:	04230423 	.word	0x04230423
  4041cc:	03a50397 	.word	0x03a50397
  4041d0:	005d0423 	.word	0x005d0423
  4041d4:	042300e2 	.word	0x042300e2
  4041d8:	010500fe 	.word	0x010500fe
  4041dc:	01050105 	.word	0x01050105
  4041e0:	01050105 	.word	0x01050105
  4041e4:	01050105 	.word	0x01050105
  4041e8:	01050105 	.word	0x01050105
  4041ec:	04230423 	.word	0x04230423
  4041f0:	04230423 	.word	0x04230423
  4041f4:	04230423 	.word	0x04230423
  4041f8:	04230423 	.word	0x04230423
  4041fc:	04230423 	.word	0x04230423
  404200:	02810115 	.word	0x02810115
  404204:	02810423 	.word	0x02810423
  404208:	04230423 	.word	0x04230423
  40420c:	04230423 	.word	0x04230423
  404210:	042302c6 	.word	0x042302c6
  404214:	02cd0423 	.word	0x02cd0423
  404218:	04230423 	.word	0x04230423
  40421c:	04230423 	.word	0x04230423
  404220:	02f70423 	.word	0x02f70423
  404224:	04230423 	.word	0x04230423
  404228:	04230325 	.word	0x04230325
  40422c:	04230423 	.word	0x04230423
  404230:	04230423 	.word	0x04230423
  404234:	04230423 	.word	0x04230423
  404238:	04230423 	.word	0x04230423
  40423c:	03660423 	.word	0x03660423
  404240:	02810379 	.word	0x02810379
  404244:	02810281 	.word	0x02810281
  404248:	03790381 	.word	0x03790381
  40424c:	04230423 	.word	0x04230423
  404250:	042303d1 	.word	0x042303d1
  404254:	00a303db 	.word	0x00a303db
  404258:	03ee0064 	.word	0x03ee0064
  40425c:	03f50423 	.word	0x03f50423
  404260:	03aa0423 	.word	0x03aa0423
  404264:	04230423 	.word	0x04230423
  404268:	03bc      	.short	0x03bc
  40426a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40426c:	930e      	str	r3, [sp, #56]	; 0x38
  40426e:	4240      	negs	r0, r0
  404270:	900c      	str	r0, [sp, #48]	; 0x30
  404272:	9b07      	ldr	r3, [sp, #28]
  404274:	f043 0304 	orr.w	r3, r3, #4
  404278:	9307      	str	r3, [sp, #28]
  40427a:	f898 3000 	ldrb.w	r3, [r8]
  40427e:	e792      	b.n	4041a6 <_svfprintf_r+0xb2>
  404280:	980e      	ldr	r0, [sp, #56]	; 0x38
  404282:	46ab      	mov	fp, r5
  404284:	2100      	movs	r1, #0
  404286:	6804      	ldr	r4, [r0, #0]
  404288:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40428c:	1d07      	adds	r7, r0, #4
  40428e:	9807      	ldr	r0, [sp, #28]
  404290:	2330      	movs	r3, #48	; 0x30
  404292:	2278      	movs	r2, #120	; 0x78
  404294:	458b      	cmp	fp, r1
  404296:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40429a:	f04f 0500 	mov.w	r5, #0
  40429e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4042a2:	f040 0302 	orr.w	r3, r0, #2
  4042a6:	f2c0 83c7 	blt.w	404a38 <_svfprintf_r+0x944>
  4042aa:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4042ae:	f043 0302 	orr.w	r3, r3, #2
  4042b2:	9307      	str	r3, [sp, #28]
  4042b4:	ea54 0305 	orrs.w	r3, r4, r5
  4042b8:	970e      	str	r7, [sp, #56]	; 0x38
  4042ba:	f000 8393 	beq.w	4049e4 <_svfprintf_r+0x8f0>
  4042be:	460f      	mov	r7, r1
  4042c0:	9211      	str	r2, [sp, #68]	; 0x44
  4042c2:	48b3      	ldr	r0, [pc, #716]	; (404590 <_svfprintf_r+0x49c>)
  4042c4:	e2ce      	b.n	404864 <_svfprintf_r+0x770>
  4042c6:	aa23      	add	r2, sp, #140	; 0x8c
  4042c8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042ca:	980a      	ldr	r0, [sp, #40]	; 0x28
  4042cc:	f003 f9c6 	bl	40765c <__ssprint_r>
  4042d0:	b948      	cbnz	r0, 4042e6 <_svfprintf_r+0x1f2>
  4042d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4042d6:	e752      	b.n	40417e <_svfprintf_r+0x8a>
  4042d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042da:	b123      	cbz	r3, 4042e6 <_svfprintf_r+0x1f2>
  4042dc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4042de:	9909      	ldr	r1, [sp, #36]	; 0x24
  4042e0:	aa23      	add	r2, sp, #140	; 0x8c
  4042e2:	f003 f9bb 	bl	40765c <__ssprint_r>
  4042e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4042e8:	899b      	ldrh	r3, [r3, #12]
  4042ea:	f013 0f40 	tst.w	r3, #64	; 0x40
  4042ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042f0:	bf18      	it	ne
  4042f2:	f04f 33ff 	movne.w	r3, #4294967295
  4042f6:	4618      	mov	r0, r3
  4042f8:	b041      	add	sp, #260	; 0x104
  4042fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042fe:	9311      	str	r3, [sp, #68]	; 0x44
  404300:	46ab      	mov	fp, r5
  404302:	2a00      	cmp	r2, #0
  404304:	f041 8223 	bne.w	40574e <_svfprintf_r+0x165a>
  404308:	9a07      	ldr	r2, [sp, #28]
  40430a:	f012 0320 	ands.w	r3, r2, #32
  40430e:	f000 822e 	beq.w	40476e <_svfprintf_r+0x67a>
  404312:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404314:	3707      	adds	r7, #7
  404316:	f027 0307 	bic.w	r3, r7, #7
  40431a:	2700      	movs	r7, #0
  40431c:	f103 0108 	add.w	r1, r3, #8
  404320:	45bb      	cmp	fp, r7
  404322:	910e      	str	r1, [sp, #56]	; 0x38
  404324:	e9d3 4500 	ldrd	r4, r5, [r3]
  404328:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40432c:	f2c0 8752 	blt.w	4051d4 <_svfprintf_r+0x10e0>
  404330:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404334:	9307      	str	r3, [sp, #28]
  404336:	ea54 0305 	orrs.w	r3, r4, r5
  40433a:	f000 8375 	beq.w	404a28 <_svfprintf_r+0x934>
  40433e:	ae30      	add	r6, sp, #192	; 0xc0
  404340:	08e2      	lsrs	r2, r4, #3
  404342:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404346:	08e9      	lsrs	r1, r5, #3
  404348:	f004 0307 	and.w	r3, r4, #7
  40434c:	460d      	mov	r5, r1
  40434e:	4614      	mov	r4, r2
  404350:	3330      	adds	r3, #48	; 0x30
  404352:	ea54 0205 	orrs.w	r2, r4, r5
  404356:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40435a:	d1f1      	bne.n	404340 <_svfprintf_r+0x24c>
  40435c:	9a07      	ldr	r2, [sp, #28]
  40435e:	07d1      	lsls	r1, r2, #31
  404360:	f140 8084 	bpl.w	40446c <_svfprintf_r+0x378>
  404364:	2b30      	cmp	r3, #48	; 0x30
  404366:	f000 8081 	beq.w	40446c <_svfprintf_r+0x378>
  40436a:	2230      	movs	r2, #48	; 0x30
  40436c:	1e73      	subs	r3, r6, #1
  40436e:	f806 2c01 	strb.w	r2, [r6, #-1]
  404372:	aa30      	add	r2, sp, #192	; 0xc0
  404374:	1ad2      	subs	r2, r2, r3
  404376:	920d      	str	r2, [sp, #52]	; 0x34
  404378:	461e      	mov	r6, r3
  40437a:	e07a      	b.n	404472 <_svfprintf_r+0x37e>
  40437c:	f898 3000 	ldrb.w	r3, [r8]
  404380:	2b2a      	cmp	r3, #42	; 0x2a
  404382:	f108 0401 	add.w	r4, r8, #1
  404386:	f001 81b1 	beq.w	4056ec <_svfprintf_r+0x15f8>
  40438a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40438e:	2809      	cmp	r0, #9
  404390:	bf98      	it	ls
  404392:	2500      	movls	r5, #0
  404394:	f201 8164 	bhi.w	405660 <_svfprintf_r+0x156c>
  404398:	f814 3b01 	ldrb.w	r3, [r4], #1
  40439c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4043a0:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4043a4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043a8:	2809      	cmp	r0, #9
  4043aa:	d9f5      	bls.n	404398 <_svfprintf_r+0x2a4>
  4043ac:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4043b0:	46a0      	mov	r8, r4
  4043b2:	e6fa      	b.n	4041aa <_svfprintf_r+0xb6>
  4043b4:	9b07      	ldr	r3, [sp, #28]
  4043b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4043ba:	9307      	str	r3, [sp, #28]
  4043bc:	f898 3000 	ldrb.w	r3, [r8]
  4043c0:	e6f1      	b.n	4041a6 <_svfprintf_r+0xb2>
  4043c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043c6:	2300      	movs	r3, #0
  4043c8:	461c      	mov	r4, r3
  4043ca:	f818 3b01 	ldrb.w	r3, [r8], #1
  4043ce:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4043d2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4043d6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043da:	2809      	cmp	r0, #9
  4043dc:	d9f5      	bls.n	4043ca <_svfprintf_r+0x2d6>
  4043de:	940c      	str	r4, [sp, #48]	; 0x30
  4043e0:	e6e3      	b.n	4041aa <_svfprintf_r+0xb6>
  4043e2:	9311      	str	r3, [sp, #68]	; 0x44
  4043e4:	46ab      	mov	fp, r5
  4043e6:	2a00      	cmp	r2, #0
  4043e8:	f041 81c9 	bne.w	40577e <_svfprintf_r+0x168a>
  4043ec:	9b07      	ldr	r3, [sp, #28]
  4043ee:	f043 0310 	orr.w	r3, r3, #16
  4043f2:	9307      	str	r3, [sp, #28]
  4043f4:	9b07      	ldr	r3, [sp, #28]
  4043f6:	0698      	lsls	r0, r3, #26
  4043f8:	f140 8530 	bpl.w	404e5c <_svfprintf_r+0xd68>
  4043fc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4043fe:	3707      	adds	r7, #7
  404400:	f027 0707 	bic.w	r7, r7, #7
  404404:	e9d7 2300 	ldrd	r2, r3, [r7]
  404408:	f107 0108 	add.w	r1, r7, #8
  40440c:	910e      	str	r1, [sp, #56]	; 0x38
  40440e:	4614      	mov	r4, r2
  404410:	461d      	mov	r5, r3
  404412:	2a00      	cmp	r2, #0
  404414:	f173 0300 	sbcs.w	r3, r3, #0
  404418:	f2c0 855b 	blt.w	404ed2 <_svfprintf_r+0xdde>
  40441c:	f1bb 0f00 	cmp.w	fp, #0
  404420:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404424:	f2c0 8538 	blt.w	404e98 <_svfprintf_r+0xda4>
  404428:	9b07      	ldr	r3, [sp, #28]
  40442a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40442e:	9307      	str	r3, [sp, #28]
  404430:	ea54 0305 	orrs.w	r3, r4, r5
  404434:	f000 81db 	beq.w	4047ee <_svfprintf_r+0x6fa>
  404438:	2d00      	cmp	r5, #0
  40443a:	bf08      	it	eq
  40443c:	2c0a      	cmpeq	r4, #10
  40443e:	f0c0 81db 	bcc.w	4047f8 <_svfprintf_r+0x704>
  404442:	ae30      	add	r6, sp, #192	; 0xc0
  404444:	4620      	mov	r0, r4
  404446:	4629      	mov	r1, r5
  404448:	220a      	movs	r2, #10
  40444a:	2300      	movs	r3, #0
  40444c:	f7ff f91c 	bl	403688 <__aeabi_uldivmod>
  404450:	3230      	adds	r2, #48	; 0x30
  404452:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404456:	4620      	mov	r0, r4
  404458:	4629      	mov	r1, r5
  40445a:	2300      	movs	r3, #0
  40445c:	220a      	movs	r2, #10
  40445e:	f7ff f913 	bl	403688 <__aeabi_uldivmod>
  404462:	4604      	mov	r4, r0
  404464:	460d      	mov	r5, r1
  404466:	ea54 0305 	orrs.w	r3, r4, r5
  40446a:	d1eb      	bne.n	404444 <_svfprintf_r+0x350>
  40446c:	ab30      	add	r3, sp, #192	; 0xc0
  40446e:	1b9b      	subs	r3, r3, r6
  404470:	930d      	str	r3, [sp, #52]	; 0x34
  404472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404474:	455b      	cmp	r3, fp
  404476:	bfb8      	it	lt
  404478:	465b      	movlt	r3, fp
  40447a:	9308      	str	r3, [sp, #32]
  40447c:	2300      	movs	r3, #0
  40447e:	9313      	str	r3, [sp, #76]	; 0x4c
  404480:	b117      	cbz	r7, 404488 <_svfprintf_r+0x394>
  404482:	9b08      	ldr	r3, [sp, #32]
  404484:	3301      	adds	r3, #1
  404486:	9308      	str	r3, [sp, #32]
  404488:	9b07      	ldr	r3, [sp, #28]
  40448a:	f013 0302 	ands.w	r3, r3, #2
  40448e:	930f      	str	r3, [sp, #60]	; 0x3c
  404490:	d002      	beq.n	404498 <_svfprintf_r+0x3a4>
  404492:	9b08      	ldr	r3, [sp, #32]
  404494:	3302      	adds	r3, #2
  404496:	9308      	str	r3, [sp, #32]
  404498:	9b07      	ldr	r3, [sp, #28]
  40449a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40449e:	9310      	str	r3, [sp, #64]	; 0x40
  4044a0:	f040 82d7 	bne.w	404a52 <_svfprintf_r+0x95e>
  4044a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4044a6:	9a08      	ldr	r2, [sp, #32]
  4044a8:	1a9d      	subs	r5, r3, r2
  4044aa:	2d00      	cmp	r5, #0
  4044ac:	f340 82d1 	ble.w	404a52 <_svfprintf_r+0x95e>
  4044b0:	2d10      	cmp	r5, #16
  4044b2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4044b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4044b6:	4f37      	ldr	r7, [pc, #220]	; (404594 <_svfprintf_r+0x4a0>)
  4044b8:	dd27      	ble.n	40450a <_svfprintf_r+0x416>
  4044ba:	9618      	str	r6, [sp, #96]	; 0x60
  4044bc:	4648      	mov	r0, r9
  4044be:	2410      	movs	r4, #16
  4044c0:	46b9      	mov	r9, r7
  4044c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4044c4:	462f      	mov	r7, r5
  4044c6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4044c8:	e004      	b.n	4044d4 <_svfprintf_r+0x3e0>
  4044ca:	3f10      	subs	r7, #16
  4044cc:	2f10      	cmp	r7, #16
  4044ce:	f100 0008 	add.w	r0, r0, #8
  4044d2:	dd16      	ble.n	404502 <_svfprintf_r+0x40e>
  4044d4:	3201      	adds	r2, #1
  4044d6:	4b2f      	ldr	r3, [pc, #188]	; (404594 <_svfprintf_r+0x4a0>)
  4044d8:	9224      	str	r2, [sp, #144]	; 0x90
  4044da:	3110      	adds	r1, #16
  4044dc:	2a07      	cmp	r2, #7
  4044de:	9125      	str	r1, [sp, #148]	; 0x94
  4044e0:	e880 0018 	stmia.w	r0, {r3, r4}
  4044e4:	ddf1      	ble.n	4044ca <_svfprintf_r+0x3d6>
  4044e6:	aa23      	add	r2, sp, #140	; 0x8c
  4044e8:	4631      	mov	r1, r6
  4044ea:	4628      	mov	r0, r5
  4044ec:	f003 f8b6 	bl	40765c <__ssprint_r>
  4044f0:	2800      	cmp	r0, #0
  4044f2:	f47f aef8 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  4044f6:	3f10      	subs	r7, #16
  4044f8:	2f10      	cmp	r7, #16
  4044fa:	9925      	ldr	r1, [sp, #148]	; 0x94
  4044fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4044fe:	a830      	add	r0, sp, #192	; 0xc0
  404500:	dce8      	bgt.n	4044d4 <_svfprintf_r+0x3e0>
  404502:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404504:	463d      	mov	r5, r7
  404506:	464f      	mov	r7, r9
  404508:	4681      	mov	r9, r0
  40450a:	3201      	adds	r2, #1
  40450c:	186c      	adds	r4, r5, r1
  40450e:	2a07      	cmp	r2, #7
  404510:	9425      	str	r4, [sp, #148]	; 0x94
  404512:	9224      	str	r2, [sp, #144]	; 0x90
  404514:	f8c9 7000 	str.w	r7, [r9]
  404518:	f8c9 5004 	str.w	r5, [r9, #4]
  40451c:	f300 8428 	bgt.w	404d70 <_svfprintf_r+0xc7c>
  404520:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404524:	f109 0908 	add.w	r9, r9, #8
  404528:	b177      	cbz	r7, 404548 <_svfprintf_r+0x454>
  40452a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40452c:	3301      	adds	r3, #1
  40452e:	3401      	adds	r4, #1
  404530:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404534:	2201      	movs	r2, #1
  404536:	2b07      	cmp	r3, #7
  404538:	9425      	str	r4, [sp, #148]	; 0x94
  40453a:	9324      	str	r3, [sp, #144]	; 0x90
  40453c:	e889 0006 	stmia.w	r9, {r1, r2}
  404540:	f300 83a0 	bgt.w	404c84 <_svfprintf_r+0xb90>
  404544:	f109 0908 	add.w	r9, r9, #8
  404548:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40454a:	b16b      	cbz	r3, 404568 <_svfprintf_r+0x474>
  40454c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40454e:	3301      	adds	r3, #1
  404550:	3402      	adds	r4, #2
  404552:	a91c      	add	r1, sp, #112	; 0x70
  404554:	2202      	movs	r2, #2
  404556:	2b07      	cmp	r3, #7
  404558:	9425      	str	r4, [sp, #148]	; 0x94
  40455a:	9324      	str	r3, [sp, #144]	; 0x90
  40455c:	e889 0006 	stmia.w	r9, {r1, r2}
  404560:	f300 839c 	bgt.w	404c9c <_svfprintf_r+0xba8>
  404564:	f109 0908 	add.w	r9, r9, #8
  404568:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40456a:	2b80      	cmp	r3, #128	; 0x80
  40456c:	f000 82d5 	beq.w	404b1a <_svfprintf_r+0xa26>
  404570:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404572:	ebc3 070b 	rsb	r7, r3, fp
  404576:	2f00      	cmp	r7, #0
  404578:	dd39      	ble.n	4045ee <_svfprintf_r+0x4fa>
  40457a:	4a07      	ldr	r2, [pc, #28]	; (404598 <_svfprintf_r+0x4a4>)
  40457c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40457e:	920f      	str	r2, [sp, #60]	; 0x3c
  404580:	2f10      	cmp	r7, #16
  404582:	dd28      	ble.n	4045d6 <_svfprintf_r+0x4e2>
  404584:	4622      	mov	r2, r4
  404586:	f04f 0b10 	mov.w	fp, #16
  40458a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40458c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40458e:	e00a      	b.n	4045a6 <_svfprintf_r+0x4b2>
  404590:	004095f8 	.word	0x004095f8
  404594:	00409618 	.word	0x00409618
  404598:	004095c4 	.word	0x004095c4
  40459c:	3f10      	subs	r7, #16
  40459e:	2f10      	cmp	r7, #16
  4045a0:	f109 0908 	add.w	r9, r9, #8
  4045a4:	dd16      	ble.n	4045d4 <_svfprintf_r+0x4e0>
  4045a6:	3301      	adds	r3, #1
  4045a8:	3210      	adds	r2, #16
  4045aa:	2b07      	cmp	r3, #7
  4045ac:	9225      	str	r2, [sp, #148]	; 0x94
  4045ae:	9324      	str	r3, [sp, #144]	; 0x90
  4045b0:	e889 0c00 	stmia.w	r9, {sl, fp}
  4045b4:	ddf2      	ble.n	40459c <_svfprintf_r+0x4a8>
  4045b6:	aa23      	add	r2, sp, #140	; 0x8c
  4045b8:	4621      	mov	r1, r4
  4045ba:	4628      	mov	r0, r5
  4045bc:	f003 f84e 	bl	40765c <__ssprint_r>
  4045c0:	2800      	cmp	r0, #0
  4045c2:	f47f ae90 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  4045c6:	3f10      	subs	r7, #16
  4045c8:	2f10      	cmp	r7, #16
  4045ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4045cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045ce:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4045d2:	dce8      	bgt.n	4045a6 <_svfprintf_r+0x4b2>
  4045d4:	4614      	mov	r4, r2
  4045d6:	3301      	adds	r3, #1
  4045d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045da:	9324      	str	r3, [sp, #144]	; 0x90
  4045dc:	443c      	add	r4, r7
  4045de:	2b07      	cmp	r3, #7
  4045e0:	9425      	str	r4, [sp, #148]	; 0x94
  4045e2:	e889 0084 	stmia.w	r9, {r2, r7}
  4045e6:	f300 8341 	bgt.w	404c6c <_svfprintf_r+0xb78>
  4045ea:	f109 0908 	add.w	r9, r9, #8
  4045ee:	9b07      	ldr	r3, [sp, #28]
  4045f0:	05da      	lsls	r2, r3, #23
  4045f2:	f100 8230 	bmi.w	404a56 <_svfprintf_r+0x962>
  4045f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4045f8:	990d      	ldr	r1, [sp, #52]	; 0x34
  4045fa:	f8c9 6000 	str.w	r6, [r9]
  4045fe:	3301      	adds	r3, #1
  404600:	440c      	add	r4, r1
  404602:	2b07      	cmp	r3, #7
  404604:	9425      	str	r4, [sp, #148]	; 0x94
  404606:	f8c9 1004 	str.w	r1, [r9, #4]
  40460a:	9324      	str	r3, [sp, #144]	; 0x90
  40460c:	f300 8318 	bgt.w	404c40 <_svfprintf_r+0xb4c>
  404610:	f109 0908 	add.w	r9, r9, #8
  404614:	9b07      	ldr	r3, [sp, #28]
  404616:	0759      	lsls	r1, r3, #29
  404618:	d53f      	bpl.n	40469a <_svfprintf_r+0x5a6>
  40461a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40461c:	9a08      	ldr	r2, [sp, #32]
  40461e:	1a9d      	subs	r5, r3, r2
  404620:	2d00      	cmp	r5, #0
  404622:	dd3a      	ble.n	40469a <_svfprintf_r+0x5a6>
  404624:	2d10      	cmp	r5, #16
  404626:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404628:	4fbc      	ldr	r7, [pc, #752]	; (40491c <_svfprintf_r+0x828>)
  40462a:	dd23      	ble.n	404674 <_svfprintf_r+0x580>
  40462c:	4622      	mov	r2, r4
  40462e:	2610      	movs	r6, #16
  404630:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404634:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404636:	e004      	b.n	404642 <_svfprintf_r+0x54e>
  404638:	3d10      	subs	r5, #16
  40463a:	2d10      	cmp	r5, #16
  40463c:	f109 0908 	add.w	r9, r9, #8
  404640:	dd17      	ble.n	404672 <_svfprintf_r+0x57e>
  404642:	3301      	adds	r3, #1
  404644:	49b5      	ldr	r1, [pc, #724]	; (40491c <_svfprintf_r+0x828>)
  404646:	9324      	str	r3, [sp, #144]	; 0x90
  404648:	3210      	adds	r2, #16
  40464a:	2b07      	cmp	r3, #7
  40464c:	9225      	str	r2, [sp, #148]	; 0x94
  40464e:	e889 0042 	stmia.w	r9, {r1, r6}
  404652:	ddf1      	ble.n	404638 <_svfprintf_r+0x544>
  404654:	aa23      	add	r2, sp, #140	; 0x8c
  404656:	4621      	mov	r1, r4
  404658:	4658      	mov	r0, fp
  40465a:	f002 ffff 	bl	40765c <__ssprint_r>
  40465e:	2800      	cmp	r0, #0
  404660:	f47f ae41 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404664:	3d10      	subs	r5, #16
  404666:	2d10      	cmp	r5, #16
  404668:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40466a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40466c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404670:	dce7      	bgt.n	404642 <_svfprintf_r+0x54e>
  404672:	4614      	mov	r4, r2
  404674:	3301      	adds	r3, #1
  404676:	442c      	add	r4, r5
  404678:	2b07      	cmp	r3, #7
  40467a:	9425      	str	r4, [sp, #148]	; 0x94
  40467c:	9324      	str	r3, [sp, #144]	; 0x90
  40467e:	f8c9 7000 	str.w	r7, [r9]
  404682:	f8c9 5004 	str.w	r5, [r9, #4]
  404686:	dd08      	ble.n	40469a <_svfprintf_r+0x5a6>
  404688:	aa23      	add	r2, sp, #140	; 0x8c
  40468a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40468c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40468e:	f002 ffe5 	bl	40765c <__ssprint_r>
  404692:	2800      	cmp	r0, #0
  404694:	f47f ae27 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404698:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40469a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40469c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40469e:	9908      	ldr	r1, [sp, #32]
  4046a0:	428a      	cmp	r2, r1
  4046a2:	bfac      	ite	ge
  4046a4:	189b      	addge	r3, r3, r2
  4046a6:	185b      	addlt	r3, r3, r1
  4046a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4046aa:	2c00      	cmp	r4, #0
  4046ac:	f040 82d4 	bne.w	404c58 <_svfprintf_r+0xb64>
  4046b0:	2300      	movs	r3, #0
  4046b2:	9324      	str	r3, [sp, #144]	; 0x90
  4046b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4046b8:	e542      	b.n	404140 <_svfprintf_r+0x4c>
  4046ba:	9311      	str	r3, [sp, #68]	; 0x44
  4046bc:	46ab      	mov	fp, r5
  4046be:	2a00      	cmp	r2, #0
  4046c0:	f041 8059 	bne.w	405776 <_svfprintf_r+0x1682>
  4046c4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4046c6:	3707      	adds	r7, #7
  4046c8:	f027 0307 	bic.w	r3, r7, #7
  4046cc:	f103 0208 	add.w	r2, r3, #8
  4046d0:	920e      	str	r2, [sp, #56]	; 0x38
  4046d2:	681a      	ldr	r2, [r3, #0]
  4046d4:	9214      	str	r2, [sp, #80]	; 0x50
  4046d6:	685b      	ldr	r3, [r3, #4]
  4046d8:	9315      	str	r3, [sp, #84]	; 0x54
  4046da:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046dc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4046de:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4046e2:	4628      	mov	r0, r5
  4046e4:	4621      	mov	r1, r4
  4046e6:	f04f 32ff 	mov.w	r2, #4294967295
  4046ea:	4b8d      	ldr	r3, [pc, #564]	; (404920 <_svfprintf_r+0x82c>)
  4046ec:	f004 f894 	bl	408818 <__aeabi_dcmpun>
  4046f0:	2800      	cmp	r0, #0
  4046f2:	f040 84c1 	bne.w	405078 <_svfprintf_r+0xf84>
  4046f6:	4628      	mov	r0, r5
  4046f8:	4621      	mov	r1, r4
  4046fa:	f04f 32ff 	mov.w	r2, #4294967295
  4046fe:	4b88      	ldr	r3, [pc, #544]	; (404920 <_svfprintf_r+0x82c>)
  404700:	f004 f86c 	bl	4087dc <__aeabi_dcmple>
  404704:	2800      	cmp	r0, #0
  404706:	f040 84b7 	bne.w	405078 <_svfprintf_r+0xf84>
  40470a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40470c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40470e:	2200      	movs	r2, #0
  404710:	2300      	movs	r3, #0
  404712:	f004 f859 	bl	4087c8 <__aeabi_dcmplt>
  404716:	2800      	cmp	r0, #0
  404718:	f040 874b 	bne.w	4055b2 <_svfprintf_r+0x14be>
  40471c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404720:	4e80      	ldr	r6, [pc, #512]	; (404924 <_svfprintf_r+0x830>)
  404722:	4b81      	ldr	r3, [pc, #516]	; (404928 <_svfprintf_r+0x834>)
  404724:	9907      	ldr	r1, [sp, #28]
  404726:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40472a:	9107      	str	r1, [sp, #28]
  40472c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40472e:	2203      	movs	r2, #3
  404730:	f04f 0b00 	mov.w	fp, #0
  404734:	9208      	str	r2, [sp, #32]
  404736:	2947      	cmp	r1, #71	; 0x47
  404738:	bfd8      	it	le
  40473a:	461e      	movle	r6, r3
  40473c:	920d      	str	r2, [sp, #52]	; 0x34
  40473e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  404742:	e69d      	b.n	404480 <_svfprintf_r+0x38c>
  404744:	9b07      	ldr	r3, [sp, #28]
  404746:	f043 0308 	orr.w	r3, r3, #8
  40474a:	9307      	str	r3, [sp, #28]
  40474c:	f898 3000 	ldrb.w	r3, [r8]
  404750:	e529      	b.n	4041a6 <_svfprintf_r+0xb2>
  404752:	9311      	str	r3, [sp, #68]	; 0x44
  404754:	46ab      	mov	fp, r5
  404756:	2a00      	cmp	r2, #0
  404758:	f041 8009 	bne.w	40576e <_svfprintf_r+0x167a>
  40475c:	9b07      	ldr	r3, [sp, #28]
  40475e:	f043 0310 	orr.w	r3, r3, #16
  404762:	9307      	str	r3, [sp, #28]
  404764:	9a07      	ldr	r2, [sp, #28]
  404766:	f012 0320 	ands.w	r3, r2, #32
  40476a:	f47f add2 	bne.w	404312 <_svfprintf_r+0x21e>
  40476e:	9907      	ldr	r1, [sp, #28]
  404770:	f011 0210 	ands.w	r2, r1, #16
  404774:	f000 8507 	beq.w	405186 <_svfprintf_r+0x1092>
  404778:	980e      	ldr	r0, [sp, #56]	; 0x38
  40477a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40477e:	f1bb 0f00 	cmp.w	fp, #0
  404782:	6804      	ldr	r4, [r0, #0]
  404784:	f100 0704 	add.w	r7, r0, #4
  404788:	f04f 0500 	mov.w	r5, #0
  40478c:	f2c0 8521 	blt.w	4051d2 <_svfprintf_r+0x10de>
  404790:	460a      	mov	r2, r1
  404792:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404796:	9207      	str	r2, [sp, #28]
  404798:	ea54 0205 	orrs.w	r2, r4, r5
  40479c:	970e      	str	r7, [sp, #56]	; 0x38
  40479e:	f000 8143 	beq.w	404a28 <_svfprintf_r+0x934>
  4047a2:	461f      	mov	r7, r3
  4047a4:	e5cb      	b.n	40433e <_svfprintf_r+0x24a>
  4047a6:	9311      	str	r3, [sp, #68]	; 0x44
  4047a8:	46ab      	mov	fp, r5
  4047aa:	2a00      	cmp	r2, #0
  4047ac:	f040 87d7 	bne.w	40575e <_svfprintf_r+0x166a>
  4047b0:	9b07      	ldr	r3, [sp, #28]
  4047b2:	f043 0310 	orr.w	r3, r3, #16
  4047b6:	9307      	str	r3, [sp, #28]
  4047b8:	9a07      	ldr	r2, [sp, #28]
  4047ba:	f012 0320 	ands.w	r3, r2, #32
  4047be:	f000 8332 	beq.w	404e26 <_svfprintf_r+0xd32>
  4047c2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4047c4:	3707      	adds	r7, #7
  4047c6:	f027 0307 	bic.w	r3, r7, #7
  4047ca:	2700      	movs	r7, #0
  4047cc:	f103 0108 	add.w	r1, r3, #8
  4047d0:	45bb      	cmp	fp, r7
  4047d2:	910e      	str	r1, [sp, #56]	; 0x38
  4047d4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4047d8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4047dc:	f2c0 835c 	blt.w	404e98 <_svfprintf_r+0xda4>
  4047e0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4047e4:	9307      	str	r3, [sp, #28]
  4047e6:	ea54 0305 	orrs.w	r3, r4, r5
  4047ea:	f47f ae25 	bne.w	404438 <_svfprintf_r+0x344>
  4047ee:	f1bb 0f00 	cmp.w	fp, #0
  4047f2:	f000 80fe 	beq.w	4049f2 <_svfprintf_r+0x8fe>
  4047f6:	2400      	movs	r4, #0
  4047f8:	ae40      	add	r6, sp, #256	; 0x100
  4047fa:	3430      	adds	r4, #48	; 0x30
  4047fc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404800:	e634      	b.n	40446c <_svfprintf_r+0x378>
  404802:	9311      	str	r3, [sp, #68]	; 0x44
  404804:	46ab      	mov	fp, r5
  404806:	2a00      	cmp	r2, #0
  404808:	f040 87a5 	bne.w	405756 <_svfprintf_r+0x1662>
  40480c:	9b07      	ldr	r3, [sp, #28]
  40480e:	4847      	ldr	r0, [pc, #284]	; (40492c <_svfprintf_r+0x838>)
  404810:	069d      	lsls	r5, r3, #26
  404812:	f140 8097 	bpl.w	404944 <_svfprintf_r+0x850>
  404816:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404818:	3707      	adds	r7, #7
  40481a:	f027 0307 	bic.w	r3, r7, #7
  40481e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404822:	f103 0208 	add.w	r2, r3, #8
  404826:	920e      	str	r2, [sp, #56]	; 0x38
  404828:	9a07      	ldr	r2, [sp, #28]
  40482a:	f012 0701 	ands.w	r7, r2, #1
  40482e:	f000 8241 	beq.w	404cb4 <_svfprintf_r+0xbc0>
  404832:	ea54 0305 	orrs.w	r3, r4, r5
  404836:	f000 84f5 	beq.w	405224 <_svfprintf_r+0x1130>
  40483a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40483e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  404842:	2700      	movs	r7, #0
  404844:	9a07      	ldr	r2, [sp, #28]
  404846:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40484a:	2330      	movs	r3, #48	; 0x30
  40484c:	45bb      	cmp	fp, r7
  40484e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404852:	f042 0302 	orr.w	r3, r2, #2
  404856:	f2c0 86a9 	blt.w	4055ac <_svfprintf_r+0x14b8>
  40485a:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40485e:	f043 0302 	orr.w	r3, r3, #2
  404862:	9307      	str	r3, [sp, #28]
  404864:	ae30      	add	r6, sp, #192	; 0xc0
  404866:	0923      	lsrs	r3, r4, #4
  404868:	f004 010f 	and.w	r1, r4, #15
  40486c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404870:	092a      	lsrs	r2, r5, #4
  404872:	461c      	mov	r4, r3
  404874:	4615      	mov	r5, r2
  404876:	5c43      	ldrb	r3, [r0, r1]
  404878:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40487c:	ea54 0305 	orrs.w	r3, r4, r5
  404880:	d1f1      	bne.n	404866 <_svfprintf_r+0x772>
  404882:	e5f3      	b.n	40446c <_svfprintf_r+0x378>
  404884:	990e      	ldr	r1, [sp, #56]	; 0x38
  404886:	9311      	str	r3, [sp, #68]	; 0x44
  404888:	680a      	ldr	r2, [r1, #0]
  40488a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40488e:	2300      	movs	r3, #0
  404890:	460a      	mov	r2, r1
  404892:	461f      	mov	r7, r3
  404894:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404898:	3204      	adds	r2, #4
  40489a:	2301      	movs	r3, #1
  40489c:	9308      	str	r3, [sp, #32]
  40489e:	46bb      	mov	fp, r7
  4048a0:	9713      	str	r7, [sp, #76]	; 0x4c
  4048a2:	920e      	str	r2, [sp, #56]	; 0x38
  4048a4:	930d      	str	r3, [sp, #52]	; 0x34
  4048a6:	ae26      	add	r6, sp, #152	; 0x98
  4048a8:	e5ee      	b.n	404488 <_svfprintf_r+0x394>
  4048aa:	9311      	str	r3, [sp, #68]	; 0x44
  4048ac:	46ab      	mov	fp, r5
  4048ae:	2a00      	cmp	r2, #0
  4048b0:	f43f ada0 	beq.w	4043f4 <_svfprintf_r+0x300>
  4048b4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4048b8:	e59c      	b.n	4043f4 <_svfprintf_r+0x300>
  4048ba:	9b07      	ldr	r3, [sp, #28]
  4048bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4048c0:	9307      	str	r3, [sp, #28]
  4048c2:	f898 3000 	ldrb.w	r3, [r8]
  4048c6:	e46e      	b.n	4041a6 <_svfprintf_r+0xb2>
  4048c8:	f898 3000 	ldrb.w	r3, [r8]
  4048cc:	2900      	cmp	r1, #0
  4048ce:	f47f ac6a 	bne.w	4041a6 <_svfprintf_r+0xb2>
  4048d2:	2201      	movs	r2, #1
  4048d4:	2120      	movs	r1, #32
  4048d6:	e466      	b.n	4041a6 <_svfprintf_r+0xb2>
  4048d8:	9b07      	ldr	r3, [sp, #28]
  4048da:	f043 0301 	orr.w	r3, r3, #1
  4048de:	9307      	str	r3, [sp, #28]
  4048e0:	f898 3000 	ldrb.w	r3, [r8]
  4048e4:	e45f      	b.n	4041a6 <_svfprintf_r+0xb2>
  4048e6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4048e8:	6823      	ldr	r3, [r4, #0]
  4048ea:	930c      	str	r3, [sp, #48]	; 0x30
  4048ec:	4618      	mov	r0, r3
  4048ee:	2800      	cmp	r0, #0
  4048f0:	4623      	mov	r3, r4
  4048f2:	f103 0304 	add.w	r3, r3, #4
  4048f6:	f6ff acb8 	blt.w	40426a <_svfprintf_r+0x176>
  4048fa:	930e      	str	r3, [sp, #56]	; 0x38
  4048fc:	f898 3000 	ldrb.w	r3, [r8]
  404900:	e451      	b.n	4041a6 <_svfprintf_r+0xb2>
  404902:	f898 3000 	ldrb.w	r3, [r8]
  404906:	2201      	movs	r2, #1
  404908:	212b      	movs	r1, #43	; 0x2b
  40490a:	e44c      	b.n	4041a6 <_svfprintf_r+0xb2>
  40490c:	9311      	str	r3, [sp, #68]	; 0x44
  40490e:	46ab      	mov	fp, r5
  404910:	2a00      	cmp	r2, #0
  404912:	f43f af51 	beq.w	4047b8 <_svfprintf_r+0x6c4>
  404916:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40491a:	e74d      	b.n	4047b8 <_svfprintf_r+0x6c4>
  40491c:	00409618 	.word	0x00409618
  404920:	7fefffff 	.word	0x7fefffff
  404924:	004095d8 	.word	0x004095d8
  404928:	004095d4 	.word	0x004095d4
  40492c:	004095e4 	.word	0x004095e4
  404930:	9311      	str	r3, [sp, #68]	; 0x44
  404932:	46ab      	mov	fp, r5
  404934:	2a00      	cmp	r2, #0
  404936:	f040 8703 	bne.w	405740 <_svfprintf_r+0x164c>
  40493a:	9b07      	ldr	r3, [sp, #28]
  40493c:	4899      	ldr	r0, [pc, #612]	; (404ba4 <_svfprintf_r+0xab0>)
  40493e:	069d      	lsls	r5, r3, #26
  404940:	f53f af69 	bmi.w	404816 <_svfprintf_r+0x722>
  404944:	9b07      	ldr	r3, [sp, #28]
  404946:	06dc      	lsls	r4, r3, #27
  404948:	f140 845e 	bpl.w	405208 <_svfprintf_r+0x1114>
  40494c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40494e:	4613      	mov	r3, r2
  404950:	3304      	adds	r3, #4
  404952:	6814      	ldr	r4, [r2, #0]
  404954:	930e      	str	r3, [sp, #56]	; 0x38
  404956:	2500      	movs	r5, #0
  404958:	e766      	b.n	404828 <_svfprintf_r+0x734>
  40495a:	f898 3000 	ldrb.w	r3, [r8]
  40495e:	2b6c      	cmp	r3, #108	; 0x6c
  404960:	f000 84e1 	beq.w	405326 <_svfprintf_r+0x1232>
  404964:	9807      	ldr	r0, [sp, #28]
  404966:	f040 0010 	orr.w	r0, r0, #16
  40496a:	9007      	str	r0, [sp, #28]
  40496c:	e41b      	b.n	4041a6 <_svfprintf_r+0xb2>
  40496e:	2a00      	cmp	r2, #0
  404970:	f040 86db 	bne.w	40572a <_svfprintf_r+0x1636>
  404974:	9b07      	ldr	r3, [sp, #28]
  404976:	069b      	lsls	r3, r3, #26
  404978:	f140 842f 	bpl.w	4051da <_svfprintf_r+0x10e6>
  40497c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40497e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404980:	6813      	ldr	r3, [r2, #0]
  404982:	17cd      	asrs	r5, r1, #31
  404984:	4608      	mov	r0, r1
  404986:	3204      	adds	r2, #4
  404988:	4629      	mov	r1, r5
  40498a:	920e      	str	r2, [sp, #56]	; 0x38
  40498c:	e9c3 0100 	strd	r0, r1, [r3]
  404990:	f7ff bbd6 	b.w	404140 <_svfprintf_r+0x4c>
  404994:	9b07      	ldr	r3, [sp, #28]
  404996:	f043 0320 	orr.w	r3, r3, #32
  40499a:	9307      	str	r3, [sp, #28]
  40499c:	f898 3000 	ldrb.w	r3, [r8]
  4049a0:	e401      	b.n	4041a6 <_svfprintf_r+0xb2>
  4049a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4049a4:	9311      	str	r3, [sp, #68]	; 0x44
  4049a6:	6816      	ldr	r6, [r2, #0]
  4049a8:	2400      	movs	r4, #0
  4049aa:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4049ae:	1d17      	adds	r7, r2, #4
  4049b0:	2e00      	cmp	r6, #0
  4049b2:	f000 85bd 	beq.w	405530 <_svfprintf_r+0x143c>
  4049b6:	2d00      	cmp	r5, #0
  4049b8:	f2c0 850f 	blt.w	4053da <_svfprintf_r+0x12e6>
  4049bc:	462a      	mov	r2, r5
  4049be:	4621      	mov	r1, r4
  4049c0:	4630      	mov	r0, r6
  4049c2:	f002 f985 	bl	406cd0 <memchr>
  4049c6:	2800      	cmp	r0, #0
  4049c8:	f000 8604 	beq.w	4055d4 <_svfprintf_r+0x14e0>
  4049cc:	1b83      	subs	r3, r0, r6
  4049ce:	930d      	str	r3, [sp, #52]	; 0x34
  4049d0:	46a3      	mov	fp, r4
  4049d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4049d6:	970e      	str	r7, [sp, #56]	; 0x38
  4049d8:	9308      	str	r3, [sp, #32]
  4049da:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4049de:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4049e2:	e54d      	b.n	404480 <_svfprintf_r+0x38c>
  4049e4:	486f      	ldr	r0, [pc, #444]	; (404ba4 <_svfprintf_r+0xab0>)
  4049e6:	9211      	str	r2, [sp, #68]	; 0x44
  4049e8:	f1bb 0f00 	cmp.w	fp, #0
  4049ec:	f040 8173 	bne.w	404cd6 <_svfprintf_r+0xbe2>
  4049f0:	465f      	mov	r7, fp
  4049f2:	f04f 0b00 	mov.w	fp, #0
  4049f6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4049fa:	ae30      	add	r6, sp, #192	; 0xc0
  4049fc:	e539      	b.n	404472 <_svfprintf_r+0x37e>
  4049fe:	9311      	str	r3, [sp, #68]	; 0x44
  404a00:	2a00      	cmp	r2, #0
  404a02:	f040 86b0 	bne.w	405766 <_svfprintf_r+0x1672>
  404a06:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404a08:	2a00      	cmp	r2, #0
  404a0a:	f43f ac65 	beq.w	4042d8 <_svfprintf_r+0x1e4>
  404a0e:	2300      	movs	r3, #0
  404a10:	2101      	movs	r1, #1
  404a12:	461f      	mov	r7, r3
  404a14:	9108      	str	r1, [sp, #32]
  404a16:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404a1a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404a1e:	469b      	mov	fp, r3
  404a20:	9313      	str	r3, [sp, #76]	; 0x4c
  404a22:	910d      	str	r1, [sp, #52]	; 0x34
  404a24:	ae26      	add	r6, sp, #152	; 0x98
  404a26:	e52f      	b.n	404488 <_svfprintf_r+0x394>
  404a28:	f1bb 0f00 	cmp.w	fp, #0
  404a2c:	f000 85dd 	beq.w	4055ea <_svfprintf_r+0x14f6>
  404a30:	2700      	movs	r7, #0
  404a32:	2400      	movs	r4, #0
  404a34:	2500      	movs	r5, #0
  404a36:	e482      	b.n	40433e <_svfprintf_r+0x24a>
  404a38:	485a      	ldr	r0, [pc, #360]	; (404ba4 <_svfprintf_r+0xab0>)
  404a3a:	9307      	str	r3, [sp, #28]
  404a3c:	9211      	str	r2, [sp, #68]	; 0x44
  404a3e:	ea54 0305 	orrs.w	r3, r4, r5
  404a42:	970e      	str	r7, [sp, #56]	; 0x38
  404a44:	f04f 0700 	mov.w	r7, #0
  404a48:	f47f af0c 	bne.w	404864 <_svfprintf_r+0x770>
  404a4c:	2400      	movs	r4, #0
  404a4e:	2500      	movs	r5, #0
  404a50:	e708      	b.n	404864 <_svfprintf_r+0x770>
  404a52:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a54:	e568      	b.n	404528 <_svfprintf_r+0x434>
  404a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a58:	2b65      	cmp	r3, #101	; 0x65
  404a5a:	f340 80a9 	ble.w	404bb0 <_svfprintf_r+0xabc>
  404a5e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404a60:	9915      	ldr	r1, [sp, #84]	; 0x54
  404a62:	2200      	movs	r2, #0
  404a64:	2300      	movs	r3, #0
  404a66:	f003 fea5 	bl	4087b4 <__aeabi_dcmpeq>
  404a6a:	2800      	cmp	r0, #0
  404a6c:	f000 8135 	beq.w	404cda <_svfprintf_r+0xbe6>
  404a70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404a72:	4a4d      	ldr	r2, [pc, #308]	; (404ba8 <_svfprintf_r+0xab4>)
  404a74:	f8c9 2000 	str.w	r2, [r9]
  404a78:	3301      	adds	r3, #1
  404a7a:	3401      	adds	r4, #1
  404a7c:	2201      	movs	r2, #1
  404a7e:	2b07      	cmp	r3, #7
  404a80:	9425      	str	r4, [sp, #148]	; 0x94
  404a82:	9324      	str	r3, [sp, #144]	; 0x90
  404a84:	f8c9 2004 	str.w	r2, [r9, #4]
  404a88:	f300 83e6 	bgt.w	405258 <_svfprintf_r+0x1164>
  404a8c:	f109 0908 	add.w	r9, r9, #8
  404a90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404a92:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404a94:	4293      	cmp	r3, r2
  404a96:	db03      	blt.n	404aa0 <_svfprintf_r+0x9ac>
  404a98:	9b07      	ldr	r3, [sp, #28]
  404a9a:	07db      	lsls	r3, r3, #31
  404a9c:	f57f adba 	bpl.w	404614 <_svfprintf_r+0x520>
  404aa0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404aa2:	9916      	ldr	r1, [sp, #88]	; 0x58
  404aa4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404aa6:	f8c9 2000 	str.w	r2, [r9]
  404aaa:	3301      	adds	r3, #1
  404aac:	440c      	add	r4, r1
  404aae:	2b07      	cmp	r3, #7
  404ab0:	9425      	str	r4, [sp, #148]	; 0x94
  404ab2:	f8c9 1004 	str.w	r1, [r9, #4]
  404ab6:	9324      	str	r3, [sp, #144]	; 0x90
  404ab8:	f300 843f 	bgt.w	40533a <_svfprintf_r+0x1246>
  404abc:	f109 0908 	add.w	r9, r9, #8
  404ac0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ac2:	1e5d      	subs	r5, r3, #1
  404ac4:	2d00      	cmp	r5, #0
  404ac6:	f77f ada5 	ble.w	404614 <_svfprintf_r+0x520>
  404aca:	4a38      	ldr	r2, [pc, #224]	; (404bac <_svfprintf_r+0xab8>)
  404acc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ace:	920f      	str	r2, [sp, #60]	; 0x3c
  404ad0:	2d10      	cmp	r5, #16
  404ad2:	f340 81e6 	ble.w	404ea2 <_svfprintf_r+0xdae>
  404ad6:	2610      	movs	r6, #16
  404ad8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404ada:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404ade:	e005      	b.n	404aec <_svfprintf_r+0x9f8>
  404ae0:	f109 0908 	add.w	r9, r9, #8
  404ae4:	3d10      	subs	r5, #16
  404ae6:	2d10      	cmp	r5, #16
  404ae8:	f340 81db 	ble.w	404ea2 <_svfprintf_r+0xdae>
  404aec:	3301      	adds	r3, #1
  404aee:	3410      	adds	r4, #16
  404af0:	2b07      	cmp	r3, #7
  404af2:	9425      	str	r4, [sp, #148]	; 0x94
  404af4:	9324      	str	r3, [sp, #144]	; 0x90
  404af6:	f8c9 a000 	str.w	sl, [r9]
  404afa:	f8c9 6004 	str.w	r6, [r9, #4]
  404afe:	ddef      	ble.n	404ae0 <_svfprintf_r+0x9ec>
  404b00:	aa23      	add	r2, sp, #140	; 0x8c
  404b02:	4659      	mov	r1, fp
  404b04:	4638      	mov	r0, r7
  404b06:	f002 fda9 	bl	40765c <__ssprint_r>
  404b0a:	2800      	cmp	r0, #0
  404b0c:	f47f abeb 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404b10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b14:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b18:	e7e4      	b.n	404ae4 <_svfprintf_r+0x9f0>
  404b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404b1c:	9a08      	ldr	r2, [sp, #32]
  404b1e:	1a9f      	subs	r7, r3, r2
  404b20:	2f00      	cmp	r7, #0
  404b22:	f77f ad25 	ble.w	404570 <_svfprintf_r+0x47c>
  404b26:	4a21      	ldr	r2, [pc, #132]	; (404bac <_svfprintf_r+0xab8>)
  404b28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b2a:	920f      	str	r2, [sp, #60]	; 0x3c
  404b2c:	2f10      	cmp	r7, #16
  404b2e:	dd2b      	ble.n	404b88 <_svfprintf_r+0xa94>
  404b30:	464a      	mov	r2, r9
  404b32:	4621      	mov	r1, r4
  404b34:	46b9      	mov	r9, r7
  404b36:	2510      	movs	r5, #16
  404b38:	4637      	mov	r7, r6
  404b3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404b3c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404b3e:	e006      	b.n	404b4e <_svfprintf_r+0xa5a>
  404b40:	f1a9 0910 	sub.w	r9, r9, #16
  404b44:	f1b9 0f10 	cmp.w	r9, #16
  404b48:	f102 0208 	add.w	r2, r2, #8
  404b4c:	dd18      	ble.n	404b80 <_svfprintf_r+0xa8c>
  404b4e:	3301      	adds	r3, #1
  404b50:	3110      	adds	r1, #16
  404b52:	2b07      	cmp	r3, #7
  404b54:	9125      	str	r1, [sp, #148]	; 0x94
  404b56:	9324      	str	r3, [sp, #144]	; 0x90
  404b58:	f8c2 a000 	str.w	sl, [r2]
  404b5c:	6055      	str	r5, [r2, #4]
  404b5e:	ddef      	ble.n	404b40 <_svfprintf_r+0xa4c>
  404b60:	aa23      	add	r2, sp, #140	; 0x8c
  404b62:	4631      	mov	r1, r6
  404b64:	4620      	mov	r0, r4
  404b66:	f002 fd79 	bl	40765c <__ssprint_r>
  404b6a:	2800      	cmp	r0, #0
  404b6c:	f47f abbb 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404b70:	f1a9 0910 	sub.w	r9, r9, #16
  404b74:	f1b9 0f10 	cmp.w	r9, #16
  404b78:	9925      	ldr	r1, [sp, #148]	; 0x94
  404b7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b7c:	aa30      	add	r2, sp, #192	; 0xc0
  404b7e:	dce6      	bgt.n	404b4e <_svfprintf_r+0xa5a>
  404b80:	463e      	mov	r6, r7
  404b82:	460c      	mov	r4, r1
  404b84:	464f      	mov	r7, r9
  404b86:	4691      	mov	r9, r2
  404b88:	3301      	adds	r3, #1
  404b8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b8c:	9324      	str	r3, [sp, #144]	; 0x90
  404b8e:	443c      	add	r4, r7
  404b90:	2b07      	cmp	r3, #7
  404b92:	9425      	str	r4, [sp, #148]	; 0x94
  404b94:	e889 0084 	stmia.w	r9, {r2, r7}
  404b98:	f300 8245 	bgt.w	405026 <_svfprintf_r+0xf32>
  404b9c:	f109 0908 	add.w	r9, r9, #8
  404ba0:	e4e6      	b.n	404570 <_svfprintf_r+0x47c>
  404ba2:	bf00      	nop
  404ba4:	004095f8 	.word	0x004095f8
  404ba8:	00409614 	.word	0x00409614
  404bac:	004095c4 	.word	0x004095c4
  404bb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404bb2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bb4:	2b01      	cmp	r3, #1
  404bb6:	f340 8208 	ble.w	404fca <_svfprintf_r+0xed6>
  404bba:	3501      	adds	r5, #1
  404bbc:	3401      	adds	r4, #1
  404bbe:	2301      	movs	r3, #1
  404bc0:	2d07      	cmp	r5, #7
  404bc2:	9425      	str	r4, [sp, #148]	; 0x94
  404bc4:	9524      	str	r5, [sp, #144]	; 0x90
  404bc6:	f8c9 6000 	str.w	r6, [r9]
  404bca:	f8c9 3004 	str.w	r3, [r9, #4]
  404bce:	f300 820d 	bgt.w	404fec <_svfprintf_r+0xef8>
  404bd2:	f109 0908 	add.w	r9, r9, #8
  404bd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404bd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404bda:	f8c9 3000 	str.w	r3, [r9]
  404bde:	3501      	adds	r5, #1
  404be0:	4414      	add	r4, r2
  404be2:	2d07      	cmp	r5, #7
  404be4:	9425      	str	r4, [sp, #148]	; 0x94
  404be6:	9524      	str	r5, [sp, #144]	; 0x90
  404be8:	f8c9 2004 	str.w	r2, [r9, #4]
  404bec:	f300 820e 	bgt.w	40500c <_svfprintf_r+0xf18>
  404bf0:	f109 0908 	add.w	r9, r9, #8
  404bf4:	2300      	movs	r3, #0
  404bf6:	9814      	ldr	r0, [sp, #80]	; 0x50
  404bf8:	9915      	ldr	r1, [sp, #84]	; 0x54
  404bfa:	2200      	movs	r2, #0
  404bfc:	f003 fdda 	bl	4087b4 <__aeabi_dcmpeq>
  404c00:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c02:	2800      	cmp	r0, #0
  404c04:	f040 80c3 	bne.w	404d8e <_svfprintf_r+0xc9a>
  404c08:	3b01      	subs	r3, #1
  404c0a:	3501      	adds	r5, #1
  404c0c:	3601      	adds	r6, #1
  404c0e:	441c      	add	r4, r3
  404c10:	2d07      	cmp	r5, #7
  404c12:	9524      	str	r5, [sp, #144]	; 0x90
  404c14:	9425      	str	r4, [sp, #148]	; 0x94
  404c16:	f8c9 6000 	str.w	r6, [r9]
  404c1a:	f8c9 3004 	str.w	r3, [r9, #4]
  404c1e:	f300 80f5 	bgt.w	404e0c <_svfprintf_r+0xd18>
  404c22:	f109 0908 	add.w	r9, r9, #8
  404c26:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404c28:	f8c9 2004 	str.w	r2, [r9, #4]
  404c2c:	3501      	adds	r5, #1
  404c2e:	4414      	add	r4, r2
  404c30:	ab1f      	add	r3, sp, #124	; 0x7c
  404c32:	2d07      	cmp	r5, #7
  404c34:	9425      	str	r4, [sp, #148]	; 0x94
  404c36:	9524      	str	r5, [sp, #144]	; 0x90
  404c38:	f8c9 3000 	str.w	r3, [r9]
  404c3c:	f77f ace8 	ble.w	404610 <_svfprintf_r+0x51c>
  404c40:	aa23      	add	r2, sp, #140	; 0x8c
  404c42:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c44:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c46:	f002 fd09 	bl	40765c <__ssprint_r>
  404c4a:	2800      	cmp	r0, #0
  404c4c:	f47f ab4b 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404c50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c56:	e4dd      	b.n	404614 <_svfprintf_r+0x520>
  404c58:	aa23      	add	r2, sp, #140	; 0x8c
  404c5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c5c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c5e:	f002 fcfd 	bl	40765c <__ssprint_r>
  404c62:	2800      	cmp	r0, #0
  404c64:	f43f ad24 	beq.w	4046b0 <_svfprintf_r+0x5bc>
  404c68:	f7ff bb3d 	b.w	4042e6 <_svfprintf_r+0x1f2>
  404c6c:	aa23      	add	r2, sp, #140	; 0x8c
  404c6e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c70:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c72:	f002 fcf3 	bl	40765c <__ssprint_r>
  404c76:	2800      	cmp	r0, #0
  404c78:	f47f ab35 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404c7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c7e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c82:	e4b4      	b.n	4045ee <_svfprintf_r+0x4fa>
  404c84:	aa23      	add	r2, sp, #140	; 0x8c
  404c86:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c88:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c8a:	f002 fce7 	bl	40765c <__ssprint_r>
  404c8e:	2800      	cmp	r0, #0
  404c90:	f47f ab29 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404c94:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c96:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c9a:	e455      	b.n	404548 <_svfprintf_r+0x454>
  404c9c:	aa23      	add	r2, sp, #140	; 0x8c
  404c9e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ca0:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ca2:	f002 fcdb 	bl	40765c <__ssprint_r>
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f47f ab1d 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404cac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404cae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404cb2:	e459      	b.n	404568 <_svfprintf_r+0x474>
  404cb4:	f1bb 0f00 	cmp.w	fp, #0
  404cb8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404cbc:	f2c0 82d8 	blt.w	405270 <_svfprintf_r+0x117c>
  404cc0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404cc4:	9307      	str	r3, [sp, #28]
  404cc6:	ea54 0305 	orrs.w	r3, r4, r5
  404cca:	f47f adcb 	bne.w	404864 <_svfprintf_r+0x770>
  404cce:	f1bb 0f00 	cmp.w	fp, #0
  404cd2:	f43f ae8d 	beq.w	4049f0 <_svfprintf_r+0x8fc>
  404cd6:	2700      	movs	r7, #0
  404cd8:	e6b8      	b.n	404a4c <_svfprintf_r+0x958>
  404cda:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404cdc:	2d00      	cmp	r5, #0
  404cde:	f340 82ca 	ble.w	405276 <_svfprintf_r+0x1182>
  404ce2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ce4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ce6:	4293      	cmp	r3, r2
  404ce8:	bfa8      	it	ge
  404cea:	4613      	movge	r3, r2
  404cec:	2b00      	cmp	r3, #0
  404cee:	461d      	mov	r5, r3
  404cf0:	dd0d      	ble.n	404d0e <_svfprintf_r+0xc1a>
  404cf2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cf4:	f8c9 6000 	str.w	r6, [r9]
  404cf8:	3301      	adds	r3, #1
  404cfa:	442c      	add	r4, r5
  404cfc:	2b07      	cmp	r3, #7
  404cfe:	9425      	str	r4, [sp, #148]	; 0x94
  404d00:	f8c9 5004 	str.w	r5, [r9, #4]
  404d04:	9324      	str	r3, [sp, #144]	; 0x90
  404d06:	f300 839c 	bgt.w	405442 <_svfprintf_r+0x134e>
  404d0a:	f109 0908 	add.w	r9, r9, #8
  404d0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d10:	2d00      	cmp	r5, #0
  404d12:	bfa8      	it	ge
  404d14:	1b5b      	subge	r3, r3, r5
  404d16:	2b00      	cmp	r3, #0
  404d18:	461d      	mov	r5, r3
  404d1a:	f340 80f6 	ble.w	404f0a <_svfprintf_r+0xe16>
  404d1e:	4aba      	ldr	r2, [pc, #744]	; (405008 <_svfprintf_r+0xf14>)
  404d20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d22:	920f      	str	r2, [sp, #60]	; 0x3c
  404d24:	2d10      	cmp	r5, #16
  404d26:	f340 828a 	ble.w	40523e <_svfprintf_r+0x114a>
  404d2a:	4622      	mov	r2, r4
  404d2c:	2710      	movs	r7, #16
  404d2e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404d32:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404d34:	e005      	b.n	404d42 <_svfprintf_r+0xc4e>
  404d36:	f109 0908 	add.w	r9, r9, #8
  404d3a:	3d10      	subs	r5, #16
  404d3c:	2d10      	cmp	r5, #16
  404d3e:	f340 827d 	ble.w	40523c <_svfprintf_r+0x1148>
  404d42:	3301      	adds	r3, #1
  404d44:	3210      	adds	r2, #16
  404d46:	2b07      	cmp	r3, #7
  404d48:	9225      	str	r2, [sp, #148]	; 0x94
  404d4a:	9324      	str	r3, [sp, #144]	; 0x90
  404d4c:	f8c9 a000 	str.w	sl, [r9]
  404d50:	f8c9 7004 	str.w	r7, [r9, #4]
  404d54:	ddef      	ble.n	404d36 <_svfprintf_r+0xc42>
  404d56:	aa23      	add	r2, sp, #140	; 0x8c
  404d58:	4621      	mov	r1, r4
  404d5a:	4658      	mov	r0, fp
  404d5c:	f002 fc7e 	bl	40765c <__ssprint_r>
  404d60:	2800      	cmp	r0, #0
  404d62:	f47f aac0 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404d66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404d68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d6a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d6e:	e7e4      	b.n	404d3a <_svfprintf_r+0xc46>
  404d70:	aa23      	add	r2, sp, #140	; 0x8c
  404d72:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d74:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d76:	f002 fc71 	bl	40765c <__ssprint_r>
  404d7a:	2800      	cmp	r0, #0
  404d7c:	f47f aab3 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404d80:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404d84:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d86:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d8a:	f7ff bbcd 	b.w	404528 <_svfprintf_r+0x434>
  404d8e:	1e5e      	subs	r6, r3, #1
  404d90:	2e00      	cmp	r6, #0
  404d92:	f77f af48 	ble.w	404c26 <_svfprintf_r+0xb32>
  404d96:	4b9c      	ldr	r3, [pc, #624]	; (405008 <_svfprintf_r+0xf14>)
  404d98:	930f      	str	r3, [sp, #60]	; 0x3c
  404d9a:	2e10      	cmp	r6, #16
  404d9c:	dd2c      	ble.n	404df8 <_svfprintf_r+0xd04>
  404d9e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404da2:	2710      	movs	r7, #16
  404da4:	46b0      	mov	r8, r6
  404da6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404daa:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404dac:	e006      	b.n	404dbc <_svfprintf_r+0xcc8>
  404dae:	f1a8 0810 	sub.w	r8, r8, #16
  404db2:	f1b8 0f10 	cmp.w	r8, #16
  404db6:	f109 0908 	add.w	r9, r9, #8
  404dba:	dd1a      	ble.n	404df2 <_svfprintf_r+0xcfe>
  404dbc:	3501      	adds	r5, #1
  404dbe:	3410      	adds	r4, #16
  404dc0:	2d07      	cmp	r5, #7
  404dc2:	9425      	str	r4, [sp, #148]	; 0x94
  404dc4:	9524      	str	r5, [sp, #144]	; 0x90
  404dc6:	f8c9 a000 	str.w	sl, [r9]
  404dca:	f8c9 7004 	str.w	r7, [r9, #4]
  404dce:	ddee      	ble.n	404dae <_svfprintf_r+0xcba>
  404dd0:	aa23      	add	r2, sp, #140	; 0x8c
  404dd2:	4631      	mov	r1, r6
  404dd4:	4658      	mov	r0, fp
  404dd6:	f002 fc41 	bl	40765c <__ssprint_r>
  404dda:	2800      	cmp	r0, #0
  404ddc:	f47f aa83 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404de0:	f1a8 0810 	sub.w	r8, r8, #16
  404de4:	f1b8 0f10 	cmp.w	r8, #16
  404de8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404dea:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404dec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404df0:	dce4      	bgt.n	404dbc <_svfprintf_r+0xcc8>
  404df2:	4646      	mov	r6, r8
  404df4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404df8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404dfa:	3501      	adds	r5, #1
  404dfc:	4434      	add	r4, r6
  404dfe:	2d07      	cmp	r5, #7
  404e00:	9425      	str	r4, [sp, #148]	; 0x94
  404e02:	9524      	str	r5, [sp, #144]	; 0x90
  404e04:	e889 0048 	stmia.w	r9, {r3, r6}
  404e08:	f77f af0b 	ble.w	404c22 <_svfprintf_r+0xb2e>
  404e0c:	aa23      	add	r2, sp, #140	; 0x8c
  404e0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e10:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e12:	f002 fc23 	bl	40765c <__ssprint_r>
  404e16:	2800      	cmp	r0, #0
  404e18:	f47f aa65 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404e1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e1e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404e20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e24:	e6ff      	b.n	404c26 <_svfprintf_r+0xb32>
  404e26:	9907      	ldr	r1, [sp, #28]
  404e28:	f011 0210 	ands.w	r2, r1, #16
  404e2c:	f000 8108 	beq.w	405040 <_svfprintf_r+0xf4c>
  404e30:	980e      	ldr	r0, [sp, #56]	; 0x38
  404e32:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404e36:	f1bb 0f00 	cmp.w	fp, #0
  404e3a:	6804      	ldr	r4, [r0, #0]
  404e3c:	f100 0704 	add.w	r7, r0, #4
  404e40:	f04f 0500 	mov.w	r5, #0
  404e44:	db26      	blt.n	404e94 <_svfprintf_r+0xda0>
  404e46:	460a      	mov	r2, r1
  404e48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404e4c:	9207      	str	r2, [sp, #28]
  404e4e:	ea54 0205 	orrs.w	r2, r4, r5
  404e52:	970e      	str	r7, [sp, #56]	; 0x38
  404e54:	461f      	mov	r7, r3
  404e56:	f47f aaef 	bne.w	404438 <_svfprintf_r+0x344>
  404e5a:	e4c8      	b.n	4047ee <_svfprintf_r+0x6fa>
  404e5c:	9b07      	ldr	r3, [sp, #28]
  404e5e:	06d9      	lsls	r1, r3, #27
  404e60:	d42a      	bmi.n	404eb8 <_svfprintf_r+0xdc4>
  404e62:	9b07      	ldr	r3, [sp, #28]
  404e64:	065a      	lsls	r2, r3, #25
  404e66:	d527      	bpl.n	404eb8 <_svfprintf_r+0xdc4>
  404e68:	990e      	ldr	r1, [sp, #56]	; 0x38
  404e6a:	f9b1 4000 	ldrsh.w	r4, [r1]
  404e6e:	3104      	adds	r1, #4
  404e70:	17e5      	asrs	r5, r4, #31
  404e72:	4622      	mov	r2, r4
  404e74:	462b      	mov	r3, r5
  404e76:	910e      	str	r1, [sp, #56]	; 0x38
  404e78:	f7ff bacb 	b.w	404412 <_svfprintf_r+0x31e>
  404e7c:	990e      	ldr	r1, [sp, #56]	; 0x38
  404e7e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404e82:	f1bb 0f00 	cmp.w	fp, #0
  404e86:	680c      	ldr	r4, [r1, #0]
  404e88:	f101 0704 	add.w	r7, r1, #4
  404e8c:	f04f 0500 	mov.w	r5, #0
  404e90:	f280 8247 	bge.w	405322 <_svfprintf_r+0x122e>
  404e94:	970e      	str	r7, [sp, #56]	; 0x38
  404e96:	461f      	mov	r7, r3
  404e98:	ea54 0305 	orrs.w	r3, r4, r5
  404e9c:	f47f aacc 	bne.w	404438 <_svfprintf_r+0x344>
  404ea0:	e4aa      	b.n	4047f8 <_svfprintf_r+0x704>
  404ea2:	3301      	adds	r3, #1
  404ea4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404ea6:	9324      	str	r3, [sp, #144]	; 0x90
  404ea8:	442c      	add	r4, r5
  404eaa:	2b07      	cmp	r3, #7
  404eac:	9425      	str	r4, [sp, #148]	; 0x94
  404eae:	e889 0024 	stmia.w	r9, {r2, r5}
  404eb2:	f77f abad 	ble.w	404610 <_svfprintf_r+0x51c>
  404eb6:	e6c3      	b.n	404c40 <_svfprintf_r+0xb4c>
  404eb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404eba:	6814      	ldr	r4, [r2, #0]
  404ebc:	4613      	mov	r3, r2
  404ebe:	3304      	adds	r3, #4
  404ec0:	17e5      	asrs	r5, r4, #31
  404ec2:	4622      	mov	r2, r4
  404ec4:	930e      	str	r3, [sp, #56]	; 0x38
  404ec6:	2a00      	cmp	r2, #0
  404ec8:	462b      	mov	r3, r5
  404eca:	f173 0300 	sbcs.w	r3, r3, #0
  404ece:	f6bf aaa5 	bge.w	40441c <_svfprintf_r+0x328>
  404ed2:	4264      	negs	r4, r4
  404ed4:	f04f 072d 	mov.w	r7, #45	; 0x2d
  404ed8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404edc:	f1bb 0f00 	cmp.w	fp, #0
  404ee0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404ee4:	f6ff aaa8 	blt.w	404438 <_svfprintf_r+0x344>
  404ee8:	9b07      	ldr	r3, [sp, #28]
  404eea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404eee:	9307      	str	r3, [sp, #28]
  404ef0:	f7ff baa2 	b.w	404438 <_svfprintf_r+0x344>
  404ef4:	aa23      	add	r2, sp, #140	; 0x8c
  404ef6:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ef8:	980a      	ldr	r0, [sp, #40]	; 0x28
  404efa:	f002 fbaf 	bl	40765c <__ssprint_r>
  404efe:	2800      	cmp	r0, #0
  404f00:	f47f a9f1 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404f04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f06:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f0a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404f0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f0e:	4432      	add	r2, r6
  404f10:	4617      	mov	r7, r2
  404f12:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f14:	4293      	cmp	r3, r2
  404f16:	db47      	blt.n	404fa8 <_svfprintf_r+0xeb4>
  404f18:	9a07      	ldr	r2, [sp, #28]
  404f1a:	07d5      	lsls	r5, r2, #31
  404f1c:	d444      	bmi.n	404fa8 <_svfprintf_r+0xeb4>
  404f1e:	9912      	ldr	r1, [sp, #72]	; 0x48
  404f20:	440e      	add	r6, r1
  404f22:	1bf5      	subs	r5, r6, r7
  404f24:	1acb      	subs	r3, r1, r3
  404f26:	429d      	cmp	r5, r3
  404f28:	bfa8      	it	ge
  404f2a:	461d      	movge	r5, r3
  404f2c:	2d00      	cmp	r5, #0
  404f2e:	462e      	mov	r6, r5
  404f30:	dd0d      	ble.n	404f4e <_svfprintf_r+0xe5a>
  404f32:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404f34:	f8c9 7000 	str.w	r7, [r9]
  404f38:	3201      	adds	r2, #1
  404f3a:	442c      	add	r4, r5
  404f3c:	2a07      	cmp	r2, #7
  404f3e:	9425      	str	r4, [sp, #148]	; 0x94
  404f40:	f8c9 5004 	str.w	r5, [r9, #4]
  404f44:	9224      	str	r2, [sp, #144]	; 0x90
  404f46:	f300 830b 	bgt.w	405560 <_svfprintf_r+0x146c>
  404f4a:	f109 0908 	add.w	r9, r9, #8
  404f4e:	2e00      	cmp	r6, #0
  404f50:	bfac      	ite	ge
  404f52:	1b9d      	subge	r5, r3, r6
  404f54:	461d      	movlt	r5, r3
  404f56:	2d00      	cmp	r5, #0
  404f58:	f77f ab5c 	ble.w	404614 <_svfprintf_r+0x520>
  404f5c:	4a2a      	ldr	r2, [pc, #168]	; (405008 <_svfprintf_r+0xf14>)
  404f5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f60:	920f      	str	r2, [sp, #60]	; 0x3c
  404f62:	2d10      	cmp	r5, #16
  404f64:	dd9d      	ble.n	404ea2 <_svfprintf_r+0xdae>
  404f66:	2610      	movs	r6, #16
  404f68:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404f6a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404f6e:	e004      	b.n	404f7a <_svfprintf_r+0xe86>
  404f70:	f109 0908 	add.w	r9, r9, #8
  404f74:	3d10      	subs	r5, #16
  404f76:	2d10      	cmp	r5, #16
  404f78:	dd93      	ble.n	404ea2 <_svfprintf_r+0xdae>
  404f7a:	3301      	adds	r3, #1
  404f7c:	3410      	adds	r4, #16
  404f7e:	2b07      	cmp	r3, #7
  404f80:	9425      	str	r4, [sp, #148]	; 0x94
  404f82:	9324      	str	r3, [sp, #144]	; 0x90
  404f84:	f8c9 a000 	str.w	sl, [r9]
  404f88:	f8c9 6004 	str.w	r6, [r9, #4]
  404f8c:	ddf0      	ble.n	404f70 <_svfprintf_r+0xe7c>
  404f8e:	aa23      	add	r2, sp, #140	; 0x8c
  404f90:	4659      	mov	r1, fp
  404f92:	4638      	mov	r0, r7
  404f94:	f002 fb62 	bl	40765c <__ssprint_r>
  404f98:	2800      	cmp	r0, #0
  404f9a:	f47f a9a4 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404f9e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404fa0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fa2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404fa6:	e7e5      	b.n	404f74 <_svfprintf_r+0xe80>
  404fa8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404faa:	9816      	ldr	r0, [sp, #88]	; 0x58
  404fac:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404fae:	f8c9 1000 	str.w	r1, [r9]
  404fb2:	3201      	adds	r2, #1
  404fb4:	4404      	add	r4, r0
  404fb6:	2a07      	cmp	r2, #7
  404fb8:	9425      	str	r4, [sp, #148]	; 0x94
  404fba:	f8c9 0004 	str.w	r0, [r9, #4]
  404fbe:	9224      	str	r2, [sp, #144]	; 0x90
  404fc0:	f300 82a9 	bgt.w	405516 <_svfprintf_r+0x1422>
  404fc4:	f109 0908 	add.w	r9, r9, #8
  404fc8:	e7a9      	b.n	404f1e <_svfprintf_r+0xe2a>
  404fca:	9b07      	ldr	r3, [sp, #28]
  404fcc:	07d8      	lsls	r0, r3, #31
  404fce:	f53f adf4 	bmi.w	404bba <_svfprintf_r+0xac6>
  404fd2:	3501      	adds	r5, #1
  404fd4:	3401      	adds	r4, #1
  404fd6:	2301      	movs	r3, #1
  404fd8:	2d07      	cmp	r5, #7
  404fda:	9425      	str	r4, [sp, #148]	; 0x94
  404fdc:	9524      	str	r5, [sp, #144]	; 0x90
  404fde:	f8c9 6000 	str.w	r6, [r9]
  404fe2:	f8c9 3004 	str.w	r3, [r9, #4]
  404fe6:	f77f ae1c 	ble.w	404c22 <_svfprintf_r+0xb2e>
  404fea:	e70f      	b.n	404e0c <_svfprintf_r+0xd18>
  404fec:	aa23      	add	r2, sp, #140	; 0x8c
  404fee:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ff0:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ff2:	f002 fb33 	bl	40765c <__ssprint_r>
  404ff6:	2800      	cmp	r0, #0
  404ff8:	f47f a975 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  404ffc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ffe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405000:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405004:	e5e7      	b.n	404bd6 <_svfprintf_r+0xae2>
  405006:	bf00      	nop
  405008:	004095c4 	.word	0x004095c4
  40500c:	aa23      	add	r2, sp, #140	; 0x8c
  40500e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405010:	980a      	ldr	r0, [sp, #40]	; 0x28
  405012:	f002 fb23 	bl	40765c <__ssprint_r>
  405016:	2800      	cmp	r0, #0
  405018:	f47f a965 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  40501c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40501e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405020:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405024:	e5e6      	b.n	404bf4 <_svfprintf_r+0xb00>
  405026:	aa23      	add	r2, sp, #140	; 0x8c
  405028:	9909      	ldr	r1, [sp, #36]	; 0x24
  40502a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40502c:	f002 fb16 	bl	40765c <__ssprint_r>
  405030:	2800      	cmp	r0, #0
  405032:	f47f a958 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405036:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405038:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40503c:	f7ff ba98 	b.w	404570 <_svfprintf_r+0x47c>
  405040:	9907      	ldr	r1, [sp, #28]
  405042:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  405046:	f43f af19 	beq.w	404e7c <_svfprintf_r+0xd88>
  40504a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40504c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405050:	f1bb 0f00 	cmp.w	fp, #0
  405054:	8804      	ldrh	r4, [r0, #0]
  405056:	f100 0704 	add.w	r7, r0, #4
  40505a:	f04f 0500 	mov.w	r5, #0
  40505e:	f2c0 81b9 	blt.w	4053d4 <_svfprintf_r+0x12e0>
  405062:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  405066:	9307      	str	r3, [sp, #28]
  405068:	ea54 0305 	orrs.w	r3, r4, r5
  40506c:	970e      	str	r7, [sp, #56]	; 0x38
  40506e:	4617      	mov	r7, r2
  405070:	f47f a9e2 	bne.w	404438 <_svfprintf_r+0x344>
  405074:	f7ff bbbb 	b.w	4047ee <_svfprintf_r+0x6fa>
  405078:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40507a:	4622      	mov	r2, r4
  40507c:	4620      	mov	r0, r4
  40507e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405080:	4623      	mov	r3, r4
  405082:	4621      	mov	r1, r4
  405084:	f003 fbc8 	bl	408818 <__aeabi_dcmpun>
  405088:	2800      	cmp	r0, #0
  40508a:	f040 8317 	bne.w	4056bc <_svfprintf_r+0x15c8>
  40508e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405090:	f1bb 3fff 	cmp.w	fp, #4294967295
  405094:	f023 0320 	bic.w	r3, r3, #32
  405098:	930d      	str	r3, [sp, #52]	; 0x34
  40509a:	f000 8270 	beq.w	40557e <_svfprintf_r+0x148a>
  40509e:	2b47      	cmp	r3, #71	; 0x47
  4050a0:	f000 8192 	beq.w	4053c8 <_svfprintf_r+0x12d4>
  4050a4:	9b07      	ldr	r3, [sp, #28]
  4050a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4050aa:	9310      	str	r3, [sp, #64]	; 0x40
  4050ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4050ae:	1e1f      	subs	r7, r3, #0
  4050b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4050b2:	9308      	str	r3, [sp, #32]
  4050b4:	bfbb      	ittet	lt
  4050b6:	463b      	movlt	r3, r7
  4050b8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4050bc:	2300      	movge	r3, #0
  4050be:	232d      	movlt	r3, #45	; 0x2d
  4050c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4050c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050c4:	2b66      	cmp	r3, #102	; 0x66
  4050c6:	f000 825d 	beq.w	405584 <_svfprintf_r+0x1490>
  4050ca:	2b46      	cmp	r3, #70	; 0x46
  4050cc:	f000 8151 	beq.w	405372 <_svfprintf_r+0x127e>
  4050d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050d2:	9a08      	ldr	r2, [sp, #32]
  4050d4:	2b45      	cmp	r3, #69	; 0x45
  4050d6:	a821      	add	r0, sp, #132	; 0x84
  4050d8:	a91e      	add	r1, sp, #120	; 0x78
  4050da:	bf0c      	ite	eq
  4050dc:	f10b 0501 	addeq.w	r5, fp, #1
  4050e0:	465d      	movne	r5, fp
  4050e2:	9004      	str	r0, [sp, #16]
  4050e4:	9103      	str	r1, [sp, #12]
  4050e6:	a81d      	add	r0, sp, #116	; 0x74
  4050e8:	2102      	movs	r1, #2
  4050ea:	463b      	mov	r3, r7
  4050ec:	9002      	str	r0, [sp, #8]
  4050ee:	9501      	str	r5, [sp, #4]
  4050f0:	9100      	str	r1, [sp, #0]
  4050f2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050f4:	f000 fbf0 	bl	4058d8 <_dtoa_r>
  4050f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050fa:	2b67      	cmp	r3, #103	; 0x67
  4050fc:	4606      	mov	r6, r0
  4050fe:	f040 8290 	bne.w	405622 <_svfprintf_r+0x152e>
  405102:	9b07      	ldr	r3, [sp, #28]
  405104:	07da      	lsls	r2, r3, #31
  405106:	f140 82af 	bpl.w	405668 <_svfprintf_r+0x1574>
  40510a:	1974      	adds	r4, r6, r5
  40510c:	9808      	ldr	r0, [sp, #32]
  40510e:	4639      	mov	r1, r7
  405110:	2200      	movs	r2, #0
  405112:	2300      	movs	r3, #0
  405114:	f003 fb4e 	bl	4087b4 <__aeabi_dcmpeq>
  405118:	2800      	cmp	r0, #0
  40511a:	f040 8190 	bne.w	40543e <_svfprintf_r+0x134a>
  40511e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405120:	429c      	cmp	r4, r3
  405122:	d906      	bls.n	405132 <_svfprintf_r+0x103e>
  405124:	2130      	movs	r1, #48	; 0x30
  405126:	1c5a      	adds	r2, r3, #1
  405128:	9221      	str	r2, [sp, #132]	; 0x84
  40512a:	7019      	strb	r1, [r3, #0]
  40512c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40512e:	429c      	cmp	r4, r3
  405130:	d8f9      	bhi.n	405126 <_svfprintf_r+0x1032>
  405132:	1b9b      	subs	r3, r3, r6
  405134:	9312      	str	r3, [sp, #72]	; 0x48
  405136:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405138:	2b47      	cmp	r3, #71	; 0x47
  40513a:	f000 8179 	beq.w	405430 <_svfprintf_r+0x133c>
  40513e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405140:	2b65      	cmp	r3, #101	; 0x65
  405142:	f340 827d 	ble.w	405640 <_svfprintf_r+0x154c>
  405146:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405148:	2b66      	cmp	r3, #102	; 0x66
  40514a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40514c:	9313      	str	r3, [sp, #76]	; 0x4c
  40514e:	f000 825b 	beq.w	405608 <_svfprintf_r+0x1514>
  405152:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405154:	9912      	ldr	r1, [sp, #72]	; 0x48
  405156:	428a      	cmp	r2, r1
  405158:	f2c0 8230 	blt.w	4055bc <_svfprintf_r+0x14c8>
  40515c:	9b07      	ldr	r3, [sp, #28]
  40515e:	07d9      	lsls	r1, r3, #31
  405160:	f100 8284 	bmi.w	40566c <_svfprintf_r+0x1578>
  405164:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405168:	920d      	str	r2, [sp, #52]	; 0x34
  40516a:	2267      	movs	r2, #103	; 0x67
  40516c:	9211      	str	r2, [sp, #68]	; 0x44
  40516e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405170:	2a00      	cmp	r2, #0
  405172:	f040 8153 	bne.w	40541c <_svfprintf_r+0x1328>
  405176:	9308      	str	r3, [sp, #32]
  405178:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40517a:	9307      	str	r3, [sp, #28]
  40517c:	4693      	mov	fp, r2
  40517e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405182:	f7ff b97d 	b.w	404480 <_svfprintf_r+0x38c>
  405186:	9907      	ldr	r1, [sp, #28]
  405188:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40518c:	d015      	beq.n	4051ba <_svfprintf_r+0x10c6>
  40518e:	980e      	ldr	r0, [sp, #56]	; 0x38
  405190:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405194:	f1bb 0f00 	cmp.w	fp, #0
  405198:	8804      	ldrh	r4, [r0, #0]
  40519a:	f100 0704 	add.w	r7, r0, #4
  40519e:	f04f 0500 	mov.w	r5, #0
  4051a2:	db16      	blt.n	4051d2 <_svfprintf_r+0x10de>
  4051a4:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4051a8:	9307      	str	r3, [sp, #28]
  4051aa:	ea54 0305 	orrs.w	r3, r4, r5
  4051ae:	970e      	str	r7, [sp, #56]	; 0x38
  4051b0:	f43f ac3a 	beq.w	404a28 <_svfprintf_r+0x934>
  4051b4:	4617      	mov	r7, r2
  4051b6:	f7ff b8c2 	b.w	40433e <_svfprintf_r+0x24a>
  4051ba:	990e      	ldr	r1, [sp, #56]	; 0x38
  4051bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4051c0:	f1bb 0f00 	cmp.w	fp, #0
  4051c4:	680c      	ldr	r4, [r1, #0]
  4051c6:	f101 0704 	add.w	r7, r1, #4
  4051ca:	f04f 0500 	mov.w	r5, #0
  4051ce:	f280 80a5 	bge.w	40531c <_svfprintf_r+0x1228>
  4051d2:	970e      	str	r7, [sp, #56]	; 0x38
  4051d4:	2700      	movs	r7, #0
  4051d6:	f7ff b8b2 	b.w	40433e <_svfprintf_r+0x24a>
  4051da:	9b07      	ldr	r3, [sp, #28]
  4051dc:	06df      	lsls	r7, r3, #27
  4051de:	d40b      	bmi.n	4051f8 <_svfprintf_r+0x1104>
  4051e0:	9b07      	ldr	r3, [sp, #28]
  4051e2:	065e      	lsls	r6, r3, #25
  4051e4:	d508      	bpl.n	4051f8 <_svfprintf_r+0x1104>
  4051e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4051e8:	6813      	ldr	r3, [r2, #0]
  4051ea:	3204      	adds	r2, #4
  4051ec:	920e      	str	r2, [sp, #56]	; 0x38
  4051ee:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4051f2:	801a      	strh	r2, [r3, #0]
  4051f4:	f7fe bfa4 	b.w	404140 <_svfprintf_r+0x4c>
  4051f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4051fa:	6813      	ldr	r3, [r2, #0]
  4051fc:	3204      	adds	r2, #4
  4051fe:	920e      	str	r2, [sp, #56]	; 0x38
  405200:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405202:	601a      	str	r2, [r3, #0]
  405204:	f7fe bf9c 	b.w	404140 <_svfprintf_r+0x4c>
  405208:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40520a:	9b07      	ldr	r3, [sp, #28]
  40520c:	f013 0f40 	tst.w	r3, #64	; 0x40
  405210:	4613      	mov	r3, r2
  405212:	f103 0304 	add.w	r3, r3, #4
  405216:	bf0c      	ite	eq
  405218:	6814      	ldreq	r4, [r2, #0]
  40521a:	8814      	ldrhne	r4, [r2, #0]
  40521c:	930e      	str	r3, [sp, #56]	; 0x38
  40521e:	2500      	movs	r5, #0
  405220:	f7ff bb02 	b.w	404828 <_svfprintf_r+0x734>
  405224:	2700      	movs	r7, #0
  405226:	45bb      	cmp	fp, r7
  405228:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40522c:	f6ff ac0e 	blt.w	404a4c <_svfprintf_r+0x958>
  405230:	9b07      	ldr	r3, [sp, #28]
  405232:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405236:	9307      	str	r3, [sp, #28]
  405238:	f7ff bbd6 	b.w	4049e8 <_svfprintf_r+0x8f4>
  40523c:	4614      	mov	r4, r2
  40523e:	3301      	adds	r3, #1
  405240:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405242:	9324      	str	r3, [sp, #144]	; 0x90
  405244:	442c      	add	r4, r5
  405246:	2b07      	cmp	r3, #7
  405248:	9425      	str	r4, [sp, #148]	; 0x94
  40524a:	e889 0024 	stmia.w	r9, {r2, r5}
  40524e:	f73f ae51 	bgt.w	404ef4 <_svfprintf_r+0xe00>
  405252:	f109 0908 	add.w	r9, r9, #8
  405256:	e658      	b.n	404f0a <_svfprintf_r+0xe16>
  405258:	aa23      	add	r2, sp, #140	; 0x8c
  40525a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40525c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40525e:	f002 f9fd 	bl	40765c <__ssprint_r>
  405262:	2800      	cmp	r0, #0
  405264:	f47f a83f 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405268:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40526a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40526e:	e40f      	b.n	404a90 <_svfprintf_r+0x99c>
  405270:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405272:	f7ff bbe4 	b.w	404a3e <_svfprintf_r+0x94a>
  405276:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405278:	4ab5      	ldr	r2, [pc, #724]	; (405550 <_svfprintf_r+0x145c>)
  40527a:	f8c9 2000 	str.w	r2, [r9]
  40527e:	3301      	adds	r3, #1
  405280:	3401      	adds	r4, #1
  405282:	2201      	movs	r2, #1
  405284:	2b07      	cmp	r3, #7
  405286:	9425      	str	r4, [sp, #148]	; 0x94
  405288:	9324      	str	r3, [sp, #144]	; 0x90
  40528a:	f8c9 2004 	str.w	r2, [r9, #4]
  40528e:	f300 808e 	bgt.w	4053ae <_svfprintf_r+0x12ba>
  405292:	f109 0908 	add.w	r9, r9, #8
  405296:	b92d      	cbnz	r5, 4052a4 <_svfprintf_r+0x11b0>
  405298:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40529a:	b91b      	cbnz	r3, 4052a4 <_svfprintf_r+0x11b0>
  40529c:	9b07      	ldr	r3, [sp, #28]
  40529e:	07df      	lsls	r7, r3, #31
  4052a0:	f57f a9b8 	bpl.w	404614 <_svfprintf_r+0x520>
  4052a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4052a6:	9916      	ldr	r1, [sp, #88]	; 0x58
  4052a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4052aa:	f8c9 2000 	str.w	r2, [r9]
  4052ae:	3301      	adds	r3, #1
  4052b0:	440c      	add	r4, r1
  4052b2:	2b07      	cmp	r3, #7
  4052b4:	9425      	str	r4, [sp, #148]	; 0x94
  4052b6:	f8c9 1004 	str.w	r1, [r9, #4]
  4052ba:	9324      	str	r3, [sp, #144]	; 0x90
  4052bc:	f300 81c2 	bgt.w	405644 <_svfprintf_r+0x1550>
  4052c0:	f109 0908 	add.w	r9, r9, #8
  4052c4:	426d      	negs	r5, r5
  4052c6:	2d00      	cmp	r5, #0
  4052c8:	f340 809b 	ble.w	405402 <_svfprintf_r+0x130e>
  4052cc:	4aa1      	ldr	r2, [pc, #644]	; (405554 <_svfprintf_r+0x1460>)
  4052ce:	920f      	str	r2, [sp, #60]	; 0x3c
  4052d0:	2d10      	cmp	r5, #16
  4052d2:	f340 80c3 	ble.w	40545c <_svfprintf_r+0x1368>
  4052d6:	4622      	mov	r2, r4
  4052d8:	2710      	movs	r7, #16
  4052da:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4052de:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4052e0:	e005      	b.n	4052ee <_svfprintf_r+0x11fa>
  4052e2:	f109 0908 	add.w	r9, r9, #8
  4052e6:	3d10      	subs	r5, #16
  4052e8:	2d10      	cmp	r5, #16
  4052ea:	f340 80b6 	ble.w	40545a <_svfprintf_r+0x1366>
  4052ee:	3301      	adds	r3, #1
  4052f0:	3210      	adds	r2, #16
  4052f2:	2b07      	cmp	r3, #7
  4052f4:	9225      	str	r2, [sp, #148]	; 0x94
  4052f6:	9324      	str	r3, [sp, #144]	; 0x90
  4052f8:	f8c9 a000 	str.w	sl, [r9]
  4052fc:	f8c9 7004 	str.w	r7, [r9, #4]
  405300:	ddef      	ble.n	4052e2 <_svfprintf_r+0x11ee>
  405302:	aa23      	add	r2, sp, #140	; 0x8c
  405304:	4621      	mov	r1, r4
  405306:	4658      	mov	r0, fp
  405308:	f002 f9a8 	bl	40765c <__ssprint_r>
  40530c:	2800      	cmp	r0, #0
  40530e:	f47e afea 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405312:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405314:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405316:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40531a:	e7e4      	b.n	4052e6 <_svfprintf_r+0x11f2>
  40531c:	9a07      	ldr	r2, [sp, #28]
  40531e:	f7ff ba38 	b.w	404792 <_svfprintf_r+0x69e>
  405322:	9a07      	ldr	r2, [sp, #28]
  405324:	e590      	b.n	404e48 <_svfprintf_r+0xd54>
  405326:	9b07      	ldr	r3, [sp, #28]
  405328:	f043 0320 	orr.w	r3, r3, #32
  40532c:	9307      	str	r3, [sp, #28]
  40532e:	f108 0801 	add.w	r8, r8, #1
  405332:	f898 3000 	ldrb.w	r3, [r8]
  405336:	f7fe bf36 	b.w	4041a6 <_svfprintf_r+0xb2>
  40533a:	aa23      	add	r2, sp, #140	; 0x8c
  40533c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40533e:	980a      	ldr	r0, [sp, #40]	; 0x28
  405340:	f002 f98c 	bl	40765c <__ssprint_r>
  405344:	2800      	cmp	r0, #0
  405346:	f47e afce 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  40534a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40534c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405350:	f7ff bbb6 	b.w	404ac0 <_svfprintf_r+0x9cc>
  405354:	2140      	movs	r1, #64	; 0x40
  405356:	980a      	ldr	r0, [sp, #40]	; 0x28
  405358:	f001 fa02 	bl	406760 <_malloc_r>
  40535c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40535e:	6010      	str	r0, [r2, #0]
  405360:	6110      	str	r0, [r2, #16]
  405362:	2800      	cmp	r0, #0
  405364:	f000 81e5 	beq.w	405732 <_svfprintf_r+0x163e>
  405368:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40536a:	2340      	movs	r3, #64	; 0x40
  40536c:	6153      	str	r3, [r2, #20]
  40536e:	f7fe bed8 	b.w	404122 <_svfprintf_r+0x2e>
  405372:	a821      	add	r0, sp, #132	; 0x84
  405374:	a91e      	add	r1, sp, #120	; 0x78
  405376:	9004      	str	r0, [sp, #16]
  405378:	9103      	str	r1, [sp, #12]
  40537a:	a81d      	add	r0, sp, #116	; 0x74
  40537c:	2103      	movs	r1, #3
  40537e:	9002      	str	r0, [sp, #8]
  405380:	9a08      	ldr	r2, [sp, #32]
  405382:	f8cd b004 	str.w	fp, [sp, #4]
  405386:	463b      	mov	r3, r7
  405388:	9100      	str	r1, [sp, #0]
  40538a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40538c:	f000 faa4 	bl	4058d8 <_dtoa_r>
  405390:	465d      	mov	r5, fp
  405392:	4606      	mov	r6, r0
  405394:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405396:	2b46      	cmp	r3, #70	; 0x46
  405398:	eb06 0405 	add.w	r4, r6, r5
  40539c:	f47f aeb6 	bne.w	40510c <_svfprintf_r+0x1018>
  4053a0:	7833      	ldrb	r3, [r6, #0]
  4053a2:	2b30      	cmp	r3, #48	; 0x30
  4053a4:	f000 817c 	beq.w	4056a0 <_svfprintf_r+0x15ac>
  4053a8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4053aa:	442c      	add	r4, r5
  4053ac:	e6ae      	b.n	40510c <_svfprintf_r+0x1018>
  4053ae:	aa23      	add	r2, sp, #140	; 0x8c
  4053b0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053b4:	f002 f952 	bl	40765c <__ssprint_r>
  4053b8:	2800      	cmp	r0, #0
  4053ba:	f47e af94 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  4053be:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4053c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053c2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4053c6:	e766      	b.n	405296 <_svfprintf_r+0x11a2>
  4053c8:	f1bb 0f00 	cmp.w	fp, #0
  4053cc:	bf08      	it	eq
  4053ce:	f04f 0b01 	moveq.w	fp, #1
  4053d2:	e667      	b.n	4050a4 <_svfprintf_r+0xfb0>
  4053d4:	970e      	str	r7, [sp, #56]	; 0x38
  4053d6:	4617      	mov	r7, r2
  4053d8:	e55e      	b.n	404e98 <_svfprintf_r+0xda4>
  4053da:	4630      	mov	r0, r6
  4053dc:	f002 f8d0 	bl	407580 <strlen>
  4053e0:	46a3      	mov	fp, r4
  4053e2:	4603      	mov	r3, r0
  4053e4:	900d      	str	r0, [sp, #52]	; 0x34
  4053e6:	f7ff baf4 	b.w	4049d2 <_svfprintf_r+0x8de>
  4053ea:	aa23      	add	r2, sp, #140	; 0x8c
  4053ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053ee:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053f0:	f002 f934 	bl	40765c <__ssprint_r>
  4053f4:	2800      	cmp	r0, #0
  4053f6:	f47e af76 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  4053fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405402:	9912      	ldr	r1, [sp, #72]	; 0x48
  405404:	f8c9 6000 	str.w	r6, [r9]
  405408:	3301      	adds	r3, #1
  40540a:	440c      	add	r4, r1
  40540c:	2b07      	cmp	r3, #7
  40540e:	9425      	str	r4, [sp, #148]	; 0x94
  405410:	9324      	str	r3, [sp, #144]	; 0x90
  405412:	f8c9 1004 	str.w	r1, [r9, #4]
  405416:	f77f a8fb 	ble.w	404610 <_svfprintf_r+0x51c>
  40541a:	e411      	b.n	404c40 <_svfprintf_r+0xb4c>
  40541c:	272d      	movs	r7, #45	; 0x2d
  40541e:	9308      	str	r3, [sp, #32]
  405420:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405422:	9307      	str	r3, [sp, #28]
  405424:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405428:	f04f 0b00 	mov.w	fp, #0
  40542c:	f7ff b829 	b.w	404482 <_svfprintf_r+0x38e>
  405430:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405432:	1cdd      	adds	r5, r3, #3
  405434:	db1e      	blt.n	405474 <_svfprintf_r+0x1380>
  405436:	459b      	cmp	fp, r3
  405438:	db1c      	blt.n	405474 <_svfprintf_r+0x1380>
  40543a:	9313      	str	r3, [sp, #76]	; 0x4c
  40543c:	e689      	b.n	405152 <_svfprintf_r+0x105e>
  40543e:	4623      	mov	r3, r4
  405440:	e677      	b.n	405132 <_svfprintf_r+0x103e>
  405442:	aa23      	add	r2, sp, #140	; 0x8c
  405444:	9909      	ldr	r1, [sp, #36]	; 0x24
  405446:	980a      	ldr	r0, [sp, #40]	; 0x28
  405448:	f002 f908 	bl	40765c <__ssprint_r>
  40544c:	2800      	cmp	r0, #0
  40544e:	f47e af4a 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405452:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405454:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405458:	e459      	b.n	404d0e <_svfprintf_r+0xc1a>
  40545a:	4614      	mov	r4, r2
  40545c:	3301      	adds	r3, #1
  40545e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405460:	9324      	str	r3, [sp, #144]	; 0x90
  405462:	442c      	add	r4, r5
  405464:	2b07      	cmp	r3, #7
  405466:	9425      	str	r4, [sp, #148]	; 0x94
  405468:	e889 0024 	stmia.w	r9, {r2, r5}
  40546c:	dcbd      	bgt.n	4053ea <_svfprintf_r+0x12f6>
  40546e:	f109 0908 	add.w	r9, r9, #8
  405472:	e7c6      	b.n	405402 <_svfprintf_r+0x130e>
  405474:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405476:	3a02      	subs	r2, #2
  405478:	9211      	str	r2, [sp, #68]	; 0x44
  40547a:	3b01      	subs	r3, #1
  40547c:	2b00      	cmp	r3, #0
  40547e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  405482:	931d      	str	r3, [sp, #116]	; 0x74
  405484:	bfb8      	it	lt
  405486:	425b      	neglt	r3, r3
  405488:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  40548c:	bfb4      	ite	lt
  40548e:	222d      	movlt	r2, #45	; 0x2d
  405490:	222b      	movge	r2, #43	; 0x2b
  405492:	2b09      	cmp	r3, #9
  405494:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405498:	f340 80f1 	ble.w	40567e <_svfprintf_r+0x158a>
  40549c:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4054a0:	4604      	mov	r4, r0
  4054a2:	4a2d      	ldr	r2, [pc, #180]	; (405558 <_svfprintf_r+0x1464>)
  4054a4:	fb82 2103 	smull	r2, r1, r2, r3
  4054a8:	17da      	asrs	r2, r3, #31
  4054aa:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4054ae:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4054b2:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4054b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4054ba:	2a09      	cmp	r2, #9
  4054bc:	4613      	mov	r3, r2
  4054be:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4054c2:	dcee      	bgt.n	4054a2 <_svfprintf_r+0x13ae>
  4054c4:	4621      	mov	r1, r4
  4054c6:	3330      	adds	r3, #48	; 0x30
  4054c8:	b2da      	uxtb	r2, r3
  4054ca:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4054ce:	4288      	cmp	r0, r1
  4054d0:	f240 813a 	bls.w	405748 <_svfprintf_r+0x1654>
  4054d4:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  4054d8:	4623      	mov	r3, r4
  4054da:	e001      	b.n	4054e0 <_svfprintf_r+0x13ec>
  4054dc:	f813 2b01 	ldrb.w	r2, [r3], #1
  4054e0:	f801 2b01 	strb.w	r2, [r1], #1
  4054e4:	4298      	cmp	r0, r3
  4054e6:	d1f9      	bne.n	4054dc <_svfprintf_r+0x13e8>
  4054e8:	1c43      	adds	r3, r0, #1
  4054ea:	1b1b      	subs	r3, r3, r4
  4054ec:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4054f0:	4413      	add	r3, r2
  4054f2:	aa1f      	add	r2, sp, #124	; 0x7c
  4054f4:	1a9b      	subs	r3, r3, r2
  4054f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4054f8:	9319      	str	r3, [sp, #100]	; 0x64
  4054fa:	2a01      	cmp	r2, #1
  4054fc:	4413      	add	r3, r2
  4054fe:	930d      	str	r3, [sp, #52]	; 0x34
  405500:	f340 80ea 	ble.w	4056d8 <_svfprintf_r+0x15e4>
  405504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405506:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405508:	4413      	add	r3, r2
  40550a:	2200      	movs	r2, #0
  40550c:	930d      	str	r3, [sp, #52]	; 0x34
  40550e:	9213      	str	r2, [sp, #76]	; 0x4c
  405510:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405514:	e62b      	b.n	40516e <_svfprintf_r+0x107a>
  405516:	aa23      	add	r2, sp, #140	; 0x8c
  405518:	9909      	ldr	r1, [sp, #36]	; 0x24
  40551a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40551c:	f002 f89e 	bl	40765c <__ssprint_r>
  405520:	2800      	cmp	r0, #0
  405522:	f47e aee0 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405526:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405528:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40552a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40552e:	e4f6      	b.n	404f1e <_svfprintf_r+0xe2a>
  405530:	2d06      	cmp	r5, #6
  405532:	462b      	mov	r3, r5
  405534:	bf28      	it	cs
  405536:	2306      	movcs	r3, #6
  405538:	930d      	str	r3, [sp, #52]	; 0x34
  40553a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40553e:	46b3      	mov	fp, r6
  405540:	970e      	str	r7, [sp, #56]	; 0x38
  405542:	9613      	str	r6, [sp, #76]	; 0x4c
  405544:	4637      	mov	r7, r6
  405546:	9308      	str	r3, [sp, #32]
  405548:	4e04      	ldr	r6, [pc, #16]	; (40555c <_svfprintf_r+0x1468>)
  40554a:	f7fe bf99 	b.w	404480 <_svfprintf_r+0x38c>
  40554e:	bf00      	nop
  405550:	00409614 	.word	0x00409614
  405554:	004095c4 	.word	0x004095c4
  405558:	66666667 	.word	0x66666667
  40555c:	0040960c 	.word	0x0040960c
  405560:	aa23      	add	r2, sp, #140	; 0x8c
  405562:	9909      	ldr	r1, [sp, #36]	; 0x24
  405564:	980a      	ldr	r0, [sp, #40]	; 0x28
  405566:	f002 f879 	bl	40765c <__ssprint_r>
  40556a:	2800      	cmp	r0, #0
  40556c:	f47e aebb 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405570:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405572:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405574:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405576:	1ad3      	subs	r3, r2, r3
  405578:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40557c:	e4e7      	b.n	404f4e <_svfprintf_r+0xe5a>
  40557e:	f04f 0b06 	mov.w	fp, #6
  405582:	e58f      	b.n	4050a4 <_svfprintf_r+0xfb0>
  405584:	a821      	add	r0, sp, #132	; 0x84
  405586:	a91e      	add	r1, sp, #120	; 0x78
  405588:	9004      	str	r0, [sp, #16]
  40558a:	9103      	str	r1, [sp, #12]
  40558c:	a81d      	add	r0, sp, #116	; 0x74
  40558e:	2103      	movs	r1, #3
  405590:	9002      	str	r0, [sp, #8]
  405592:	9a08      	ldr	r2, [sp, #32]
  405594:	f8cd b004 	str.w	fp, [sp, #4]
  405598:	463b      	mov	r3, r7
  40559a:	9100      	str	r1, [sp, #0]
  40559c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40559e:	f000 f99b 	bl	4058d8 <_dtoa_r>
  4055a2:	465d      	mov	r5, fp
  4055a4:	4606      	mov	r6, r0
  4055a6:	eb00 040b 	add.w	r4, r0, fp
  4055aa:	e6f9      	b.n	4053a0 <_svfprintf_r+0x12ac>
  4055ac:	9307      	str	r3, [sp, #28]
  4055ae:	f7ff b959 	b.w	404864 <_svfprintf_r+0x770>
  4055b2:	272d      	movs	r7, #45	; 0x2d
  4055b4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4055b8:	f7ff b8b2 	b.w	404720 <_svfprintf_r+0x62c>
  4055bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4055be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4055c0:	4413      	add	r3, r2
  4055c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4055c4:	930d      	str	r3, [sp, #52]	; 0x34
  4055c6:	2a00      	cmp	r2, #0
  4055c8:	dd7e      	ble.n	4056c8 <_svfprintf_r+0x15d4>
  4055ca:	2267      	movs	r2, #103	; 0x67
  4055cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4055d0:	9211      	str	r2, [sp, #68]	; 0x44
  4055d2:	e5cc      	b.n	40516e <_svfprintf_r+0x107a>
  4055d4:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4055d8:	970e      	str	r7, [sp, #56]	; 0x38
  4055da:	9308      	str	r3, [sp, #32]
  4055dc:	950d      	str	r5, [sp, #52]	; 0x34
  4055de:	4683      	mov	fp, r0
  4055e0:	9013      	str	r0, [sp, #76]	; 0x4c
  4055e2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4055e6:	f7fe bf4b 	b.w	404480 <_svfprintf_r+0x38c>
  4055ea:	9b07      	ldr	r3, [sp, #28]
  4055ec:	07db      	lsls	r3, r3, #31
  4055ee:	465f      	mov	r7, fp
  4055f0:	d505      	bpl.n	4055fe <_svfprintf_r+0x150a>
  4055f2:	ae40      	add	r6, sp, #256	; 0x100
  4055f4:	2330      	movs	r3, #48	; 0x30
  4055f6:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4055fa:	f7fe bf37 	b.w	40446c <_svfprintf_r+0x378>
  4055fe:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405602:	ae30      	add	r6, sp, #192	; 0xc0
  405604:	f7fe bf35 	b.w	404472 <_svfprintf_r+0x37e>
  405608:	2b00      	cmp	r3, #0
  40560a:	dd7d      	ble.n	405708 <_svfprintf_r+0x1614>
  40560c:	f1bb 0f00 	cmp.w	fp, #0
  405610:	d13d      	bne.n	40568e <_svfprintf_r+0x159a>
  405612:	9a07      	ldr	r2, [sp, #28]
  405614:	07d4      	lsls	r4, r2, #31
  405616:	d43a      	bmi.n	40568e <_svfprintf_r+0x159a>
  405618:	461a      	mov	r2, r3
  40561a:	920d      	str	r2, [sp, #52]	; 0x34
  40561c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405620:	e5a5      	b.n	40516e <_svfprintf_r+0x107a>
  405622:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405624:	2b47      	cmp	r3, #71	; 0x47
  405626:	f47f ad70 	bne.w	40510a <_svfprintf_r+0x1016>
  40562a:	9b07      	ldr	r3, [sp, #28]
  40562c:	07db      	lsls	r3, r3, #31
  40562e:	f53f aeb1 	bmi.w	405394 <_svfprintf_r+0x12a0>
  405632:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405634:	1b9b      	subs	r3, r3, r6
  405636:	9312      	str	r3, [sp, #72]	; 0x48
  405638:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40563a:	2b47      	cmp	r3, #71	; 0x47
  40563c:	f43f aef8 	beq.w	405430 <_svfprintf_r+0x133c>
  405640:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405642:	e71a      	b.n	40547a <_svfprintf_r+0x1386>
  405644:	aa23      	add	r2, sp, #140	; 0x8c
  405646:	9909      	ldr	r1, [sp, #36]	; 0x24
  405648:	980a      	ldr	r0, [sp, #40]	; 0x28
  40564a:	f002 f807 	bl	40765c <__ssprint_r>
  40564e:	2800      	cmp	r0, #0
  405650:	f47e ae49 	bne.w	4042e6 <_svfprintf_r+0x1f2>
  405654:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405656:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405658:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40565a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40565e:	e631      	b.n	4052c4 <_svfprintf_r+0x11d0>
  405660:	46a0      	mov	r8, r4
  405662:	2500      	movs	r5, #0
  405664:	f7fe bda1 	b.w	4041aa <_svfprintf_r+0xb6>
  405668:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40566a:	e562      	b.n	405132 <_svfprintf_r+0x103e>
  40566c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40566e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405670:	4413      	add	r3, r2
  405672:	2267      	movs	r2, #103	; 0x67
  405674:	930d      	str	r3, [sp, #52]	; 0x34
  405676:	9211      	str	r2, [sp, #68]	; 0x44
  405678:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40567c:	e577      	b.n	40516e <_svfprintf_r+0x107a>
  40567e:	3330      	adds	r3, #48	; 0x30
  405680:	2230      	movs	r2, #48	; 0x30
  405682:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405686:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40568a:	ab20      	add	r3, sp, #128	; 0x80
  40568c:	e731      	b.n	4054f2 <_svfprintf_r+0x13fe>
  40568e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405690:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405692:	189d      	adds	r5, r3, r2
  405694:	eb05 030b 	add.w	r3, r5, fp
  405698:	930d      	str	r3, [sp, #52]	; 0x34
  40569a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40569e:	e566      	b.n	40516e <_svfprintf_r+0x107a>
  4056a0:	9808      	ldr	r0, [sp, #32]
  4056a2:	4639      	mov	r1, r7
  4056a4:	2200      	movs	r2, #0
  4056a6:	2300      	movs	r3, #0
  4056a8:	f003 f884 	bl	4087b4 <__aeabi_dcmpeq>
  4056ac:	2800      	cmp	r0, #0
  4056ae:	f47f ae7b 	bne.w	4053a8 <_svfprintf_r+0x12b4>
  4056b2:	f1c5 0501 	rsb	r5, r5, #1
  4056b6:	951d      	str	r5, [sp, #116]	; 0x74
  4056b8:	442c      	add	r4, r5
  4056ba:	e527      	b.n	40510c <_svfprintf_r+0x1018>
  4056bc:	4e32      	ldr	r6, [pc, #200]	; (405788 <_svfprintf_r+0x1694>)
  4056be:	4b33      	ldr	r3, [pc, #204]	; (40578c <_svfprintf_r+0x1698>)
  4056c0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4056c4:	f7ff b82e 	b.w	404724 <_svfprintf_r+0x630>
  4056c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4056ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4056cc:	f1c3 0301 	rsb	r3, r3, #1
  4056d0:	441a      	add	r2, r3
  4056d2:	4613      	mov	r3, r2
  4056d4:	920d      	str	r2, [sp, #52]	; 0x34
  4056d6:	e778      	b.n	4055ca <_svfprintf_r+0x14d6>
  4056d8:	9b07      	ldr	r3, [sp, #28]
  4056da:	f013 0301 	ands.w	r3, r3, #1
  4056de:	f47f af11 	bne.w	405504 <_svfprintf_r+0x1410>
  4056e2:	9313      	str	r3, [sp, #76]	; 0x4c
  4056e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4056ea:	e540      	b.n	40516e <_svfprintf_r+0x107a>
  4056ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4056ee:	f898 3001 	ldrb.w	r3, [r8, #1]
  4056f2:	6805      	ldr	r5, [r0, #0]
  4056f4:	3004      	adds	r0, #4
  4056f6:	2d00      	cmp	r5, #0
  4056f8:	900e      	str	r0, [sp, #56]	; 0x38
  4056fa:	46a0      	mov	r8, r4
  4056fc:	f6be ad53 	bge.w	4041a6 <_svfprintf_r+0xb2>
  405700:	f04f 35ff 	mov.w	r5, #4294967295
  405704:	f7fe bd4f 	b.w	4041a6 <_svfprintf_r+0xb2>
  405708:	f1bb 0f00 	cmp.w	fp, #0
  40570c:	d102      	bne.n	405714 <_svfprintf_r+0x1620>
  40570e:	9b07      	ldr	r3, [sp, #28]
  405710:	07d8      	lsls	r0, r3, #31
  405712:	d507      	bpl.n	405724 <_svfprintf_r+0x1630>
  405714:	9b16      	ldr	r3, [sp, #88]	; 0x58
  405716:	1c5d      	adds	r5, r3, #1
  405718:	eb05 030b 	add.w	r3, r5, fp
  40571c:	930d      	str	r3, [sp, #52]	; 0x34
  40571e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405722:	e524      	b.n	40516e <_svfprintf_r+0x107a>
  405724:	2301      	movs	r3, #1
  405726:	930d      	str	r3, [sp, #52]	; 0x34
  405728:	e521      	b.n	40516e <_svfprintf_r+0x107a>
  40572a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40572e:	f7ff b921 	b.w	404974 <_svfprintf_r+0x880>
  405732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405734:	230c      	movs	r3, #12
  405736:	6013      	str	r3, [r2, #0]
  405738:	f04f 30ff 	mov.w	r0, #4294967295
  40573c:	f7fe bddc 	b.w	4042f8 <_svfprintf_r+0x204>
  405740:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405744:	f7ff b8f9 	b.w	40493a <_svfprintf_r+0x846>
  405748:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40574c:	e6d1      	b.n	4054f2 <_svfprintf_r+0x13fe>
  40574e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405752:	f7fe bdd9 	b.w	404308 <_svfprintf_r+0x214>
  405756:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40575a:	f7ff b857 	b.w	40480c <_svfprintf_r+0x718>
  40575e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405762:	f7ff b825 	b.w	4047b0 <_svfprintf_r+0x6bc>
  405766:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40576a:	f7ff b94c 	b.w	404a06 <_svfprintf_r+0x912>
  40576e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405772:	f7fe bff3 	b.w	40475c <_svfprintf_r+0x668>
  405776:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40577a:	f7fe bfa3 	b.w	4046c4 <_svfprintf_r+0x5d0>
  40577e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405782:	f7fe be33 	b.w	4043ec <_svfprintf_r+0x2f8>
  405786:	bf00      	nop
  405788:	004095e0 	.word	0x004095e0
  40578c:	004095dc 	.word	0x004095dc

00405790 <register_fini>:
  405790:	4b02      	ldr	r3, [pc, #8]	; (40579c <register_fini+0xc>)
  405792:	b113      	cbz	r3, 40579a <register_fini+0xa>
  405794:	4802      	ldr	r0, [pc, #8]	; (4057a0 <register_fini+0x10>)
  405796:	f000 b805 	b.w	4057a4 <atexit>
  40579a:	4770      	bx	lr
  40579c:	00000000 	.word	0x00000000
  4057a0:	00406731 	.word	0x00406731

004057a4 <atexit>:
  4057a4:	2300      	movs	r3, #0
  4057a6:	4601      	mov	r1, r0
  4057a8:	461a      	mov	r2, r3
  4057aa:	4618      	mov	r0, r3
  4057ac:	f001 bfd6 	b.w	40775c <__register_exitproc>

004057b0 <quorem>:
  4057b0:	6902      	ldr	r2, [r0, #16]
  4057b2:	690b      	ldr	r3, [r1, #16]
  4057b4:	4293      	cmp	r3, r2
  4057b6:	f300 808d 	bgt.w	4058d4 <quorem+0x124>
  4057ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057be:	f103 38ff 	add.w	r8, r3, #4294967295
  4057c2:	f101 0714 	add.w	r7, r1, #20
  4057c6:	f100 0b14 	add.w	fp, r0, #20
  4057ca:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4057ce:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4057d2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4057d6:	b083      	sub	sp, #12
  4057d8:	3201      	adds	r2, #1
  4057da:	fbb3 f9f2 	udiv	r9, r3, r2
  4057de:	eb0b 0304 	add.w	r3, fp, r4
  4057e2:	9400      	str	r4, [sp, #0]
  4057e4:	eb07 0a04 	add.w	sl, r7, r4
  4057e8:	9301      	str	r3, [sp, #4]
  4057ea:	f1b9 0f00 	cmp.w	r9, #0
  4057ee:	d039      	beq.n	405864 <quorem+0xb4>
  4057f0:	2500      	movs	r5, #0
  4057f2:	46bc      	mov	ip, r7
  4057f4:	46de      	mov	lr, fp
  4057f6:	462b      	mov	r3, r5
  4057f8:	f85c 6b04 	ldr.w	r6, [ip], #4
  4057fc:	f8de 2000 	ldr.w	r2, [lr]
  405800:	b2b4      	uxth	r4, r6
  405802:	fb09 5504 	mla	r5, r9, r4, r5
  405806:	0c36      	lsrs	r6, r6, #16
  405808:	0c2c      	lsrs	r4, r5, #16
  40580a:	fb09 4406 	mla	r4, r9, r6, r4
  40580e:	b2ad      	uxth	r5, r5
  405810:	1b5b      	subs	r3, r3, r5
  405812:	b2a6      	uxth	r6, r4
  405814:	fa13 f382 	uxtah	r3, r3, r2
  405818:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  40581c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405820:	b29b      	uxth	r3, r3
  405822:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405826:	45e2      	cmp	sl, ip
  405828:	f84e 3b04 	str.w	r3, [lr], #4
  40582c:	ea4f 4514 	mov.w	r5, r4, lsr #16
  405830:	ea4f 4326 	mov.w	r3, r6, asr #16
  405834:	d2e0      	bcs.n	4057f8 <quorem+0x48>
  405836:	9b00      	ldr	r3, [sp, #0]
  405838:	f85b 3003 	ldr.w	r3, [fp, r3]
  40583c:	b993      	cbnz	r3, 405864 <quorem+0xb4>
  40583e:	9c01      	ldr	r4, [sp, #4]
  405840:	1f23      	subs	r3, r4, #4
  405842:	459b      	cmp	fp, r3
  405844:	d20c      	bcs.n	405860 <quorem+0xb0>
  405846:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40584a:	b94b      	cbnz	r3, 405860 <quorem+0xb0>
  40584c:	f1a4 0308 	sub.w	r3, r4, #8
  405850:	e002      	b.n	405858 <quorem+0xa8>
  405852:	681a      	ldr	r2, [r3, #0]
  405854:	3b04      	subs	r3, #4
  405856:	b91a      	cbnz	r2, 405860 <quorem+0xb0>
  405858:	459b      	cmp	fp, r3
  40585a:	f108 38ff 	add.w	r8, r8, #4294967295
  40585e:	d3f8      	bcc.n	405852 <quorem+0xa2>
  405860:	f8c0 8010 	str.w	r8, [r0, #16]
  405864:	4604      	mov	r4, r0
  405866:	f001 fd5b 	bl	407320 <__mcmp>
  40586a:	2800      	cmp	r0, #0
  40586c:	db2e      	blt.n	4058cc <quorem+0x11c>
  40586e:	f109 0901 	add.w	r9, r9, #1
  405872:	465d      	mov	r5, fp
  405874:	2300      	movs	r3, #0
  405876:	f857 1b04 	ldr.w	r1, [r7], #4
  40587a:	6828      	ldr	r0, [r5, #0]
  40587c:	b28a      	uxth	r2, r1
  40587e:	1a9a      	subs	r2, r3, r2
  405880:	0c09      	lsrs	r1, r1, #16
  405882:	fa12 f280 	uxtah	r2, r2, r0
  405886:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40588a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40588e:	b291      	uxth	r1, r2
  405890:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405894:	45ba      	cmp	sl, r7
  405896:	f845 1b04 	str.w	r1, [r5], #4
  40589a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40589e:	d2ea      	bcs.n	405876 <quorem+0xc6>
  4058a0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4058a4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4058a8:	b982      	cbnz	r2, 4058cc <quorem+0x11c>
  4058aa:	1f1a      	subs	r2, r3, #4
  4058ac:	4593      	cmp	fp, r2
  4058ae:	d20b      	bcs.n	4058c8 <quorem+0x118>
  4058b0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4058b4:	b942      	cbnz	r2, 4058c8 <quorem+0x118>
  4058b6:	3b08      	subs	r3, #8
  4058b8:	e002      	b.n	4058c0 <quorem+0x110>
  4058ba:	681a      	ldr	r2, [r3, #0]
  4058bc:	3b04      	subs	r3, #4
  4058be:	b91a      	cbnz	r2, 4058c8 <quorem+0x118>
  4058c0:	459b      	cmp	fp, r3
  4058c2:	f108 38ff 	add.w	r8, r8, #4294967295
  4058c6:	d3f8      	bcc.n	4058ba <quorem+0x10a>
  4058c8:	f8c4 8010 	str.w	r8, [r4, #16]
  4058cc:	4648      	mov	r0, r9
  4058ce:	b003      	add	sp, #12
  4058d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058d4:	2000      	movs	r0, #0
  4058d6:	4770      	bx	lr

004058d8 <_dtoa_r>:
  4058d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4058dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4058de:	b097      	sub	sp, #92	; 0x5c
  4058e0:	4681      	mov	r9, r0
  4058e2:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4058e4:	4692      	mov	sl, r2
  4058e6:	469b      	mov	fp, r3
  4058e8:	b149      	cbz	r1, 4058fe <_dtoa_r+0x26>
  4058ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4058ec:	604a      	str	r2, [r1, #4]
  4058ee:	2301      	movs	r3, #1
  4058f0:	4093      	lsls	r3, r2
  4058f2:	608b      	str	r3, [r1, #8]
  4058f4:	f001 fb32 	bl	406f5c <_Bfree>
  4058f8:	2300      	movs	r3, #0
  4058fa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4058fe:	f1bb 0f00 	cmp.w	fp, #0
  405902:	46d8      	mov	r8, fp
  405904:	db33      	blt.n	40596e <_dtoa_r+0x96>
  405906:	2300      	movs	r3, #0
  405908:	6023      	str	r3, [r4, #0]
  40590a:	4ba5      	ldr	r3, [pc, #660]	; (405ba0 <_dtoa_r+0x2c8>)
  40590c:	461a      	mov	r2, r3
  40590e:	ea08 0303 	and.w	r3, r8, r3
  405912:	4293      	cmp	r3, r2
  405914:	d014      	beq.n	405940 <_dtoa_r+0x68>
  405916:	4650      	mov	r0, sl
  405918:	4659      	mov	r1, fp
  40591a:	2200      	movs	r2, #0
  40591c:	2300      	movs	r3, #0
  40591e:	f002 ff49 	bl	4087b4 <__aeabi_dcmpeq>
  405922:	4605      	mov	r5, r0
  405924:	b348      	cbz	r0, 40597a <_dtoa_r+0xa2>
  405926:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405928:	2301      	movs	r3, #1
  40592a:	6013      	str	r3, [r2, #0]
  40592c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40592e:	2b00      	cmp	r3, #0
  405930:	f000 80c5 	beq.w	405abe <_dtoa_r+0x1e6>
  405934:	489b      	ldr	r0, [pc, #620]	; (405ba4 <_dtoa_r+0x2cc>)
  405936:	6018      	str	r0, [r3, #0]
  405938:	3801      	subs	r0, #1
  40593a:	b017      	add	sp, #92	; 0x5c
  40593c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405940:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405942:	f242 730f 	movw	r3, #9999	; 0x270f
  405946:	6013      	str	r3, [r2, #0]
  405948:	f1ba 0f00 	cmp.w	sl, #0
  40594c:	f000 80a2 	beq.w	405a94 <_dtoa_r+0x1bc>
  405950:	4895      	ldr	r0, [pc, #596]	; (405ba8 <_dtoa_r+0x2d0>)
  405952:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405954:	2b00      	cmp	r3, #0
  405956:	d0f0      	beq.n	40593a <_dtoa_r+0x62>
  405958:	78c3      	ldrb	r3, [r0, #3]
  40595a:	2b00      	cmp	r3, #0
  40595c:	f000 80b1 	beq.w	405ac2 <_dtoa_r+0x1ea>
  405960:	f100 0308 	add.w	r3, r0, #8
  405964:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405966:	6013      	str	r3, [r2, #0]
  405968:	b017      	add	sp, #92	; 0x5c
  40596a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40596e:	2301      	movs	r3, #1
  405970:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  405974:	6023      	str	r3, [r4, #0]
  405976:	46c3      	mov	fp, r8
  405978:	e7c7      	b.n	40590a <_dtoa_r+0x32>
  40597a:	aa14      	add	r2, sp, #80	; 0x50
  40597c:	ab15      	add	r3, sp, #84	; 0x54
  40597e:	9201      	str	r2, [sp, #4]
  405980:	9300      	str	r3, [sp, #0]
  405982:	4652      	mov	r2, sl
  405984:	465b      	mov	r3, fp
  405986:	4648      	mov	r0, r9
  405988:	f001 fd74 	bl	407474 <__d2b>
  40598c:	ea5f 5418 	movs.w	r4, r8, lsr #20
  405990:	9008      	str	r0, [sp, #32]
  405992:	f040 8088 	bne.w	405aa6 <_dtoa_r+0x1ce>
  405996:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405998:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40599a:	442c      	add	r4, r5
  40599c:	f204 4332 	addw	r3, r4, #1074	; 0x432
  4059a0:	2b20      	cmp	r3, #32
  4059a2:	f340 8291 	ble.w	405ec8 <_dtoa_r+0x5f0>
  4059a6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4059aa:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4059ae:	fa08 f803 	lsl.w	r8, r8, r3
  4059b2:	fa2a f000 	lsr.w	r0, sl, r0
  4059b6:	ea40 0008 	orr.w	r0, r0, r8
  4059ba:	f002 fc1d 	bl	4081f8 <__aeabi_ui2d>
  4059be:	2301      	movs	r3, #1
  4059c0:	3c01      	subs	r4, #1
  4059c2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4059c6:	9310      	str	r3, [sp, #64]	; 0x40
  4059c8:	2200      	movs	r2, #0
  4059ca:	4b78      	ldr	r3, [pc, #480]	; (405bac <_dtoa_r+0x2d4>)
  4059cc:	f002 fad6 	bl	407f7c <__aeabi_dsub>
  4059d0:	a36d      	add	r3, pc, #436	; (adr r3, 405b88 <_dtoa_r+0x2b0>)
  4059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4059d6:	f002 fc85 	bl	4082e4 <__aeabi_dmul>
  4059da:	a36d      	add	r3, pc, #436	; (adr r3, 405b90 <_dtoa_r+0x2b8>)
  4059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4059e0:	f002 face 	bl	407f80 <__adddf3>
  4059e4:	4606      	mov	r6, r0
  4059e6:	4620      	mov	r0, r4
  4059e8:	460f      	mov	r7, r1
  4059ea:	f002 fc15 	bl	408218 <__aeabi_i2d>
  4059ee:	a36a      	add	r3, pc, #424	; (adr r3, 405b98 <_dtoa_r+0x2c0>)
  4059f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4059f4:	f002 fc76 	bl	4082e4 <__aeabi_dmul>
  4059f8:	4602      	mov	r2, r0
  4059fa:	460b      	mov	r3, r1
  4059fc:	4630      	mov	r0, r6
  4059fe:	4639      	mov	r1, r7
  405a00:	f002 fabe 	bl	407f80 <__adddf3>
  405a04:	4606      	mov	r6, r0
  405a06:	460f      	mov	r7, r1
  405a08:	f002 ff1c 	bl	408844 <__aeabi_d2iz>
  405a0c:	2200      	movs	r2, #0
  405a0e:	9004      	str	r0, [sp, #16]
  405a10:	2300      	movs	r3, #0
  405a12:	4630      	mov	r0, r6
  405a14:	4639      	mov	r1, r7
  405a16:	f002 fed7 	bl	4087c8 <__aeabi_dcmplt>
  405a1a:	2800      	cmp	r0, #0
  405a1c:	f040 8230 	bne.w	405e80 <_dtoa_r+0x5a8>
  405a20:	9e04      	ldr	r6, [sp, #16]
  405a22:	2e16      	cmp	r6, #22
  405a24:	f200 8229 	bhi.w	405e7a <_dtoa_r+0x5a2>
  405a28:	4b61      	ldr	r3, [pc, #388]	; (405bb0 <_dtoa_r+0x2d8>)
  405a2a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405a2e:	e9d3 0100 	ldrd	r0, r1, [r3]
  405a32:	4652      	mov	r2, sl
  405a34:	465b      	mov	r3, fp
  405a36:	f002 fee5 	bl	408804 <__aeabi_dcmpgt>
  405a3a:	2800      	cmp	r0, #0
  405a3c:	f000 8249 	beq.w	405ed2 <_dtoa_r+0x5fa>
  405a40:	1e73      	subs	r3, r6, #1
  405a42:	9304      	str	r3, [sp, #16]
  405a44:	2300      	movs	r3, #0
  405a46:	930c      	str	r3, [sp, #48]	; 0x30
  405a48:	1b2c      	subs	r4, r5, r4
  405a4a:	1e63      	subs	r3, r4, #1
  405a4c:	9302      	str	r3, [sp, #8]
  405a4e:	f100 8232 	bmi.w	405eb6 <_dtoa_r+0x5de>
  405a52:	2300      	movs	r3, #0
  405a54:	9305      	str	r3, [sp, #20]
  405a56:	9b04      	ldr	r3, [sp, #16]
  405a58:	2b00      	cmp	r3, #0
  405a5a:	f2c0 8223 	blt.w	405ea4 <_dtoa_r+0x5cc>
  405a5e:	9a02      	ldr	r2, [sp, #8]
  405a60:	930b      	str	r3, [sp, #44]	; 0x2c
  405a62:	4611      	mov	r1, r2
  405a64:	4419      	add	r1, r3
  405a66:	2300      	movs	r3, #0
  405a68:	9102      	str	r1, [sp, #8]
  405a6a:	930a      	str	r3, [sp, #40]	; 0x28
  405a6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a6e:	2b09      	cmp	r3, #9
  405a70:	d829      	bhi.n	405ac6 <_dtoa_r+0x1ee>
  405a72:	2b05      	cmp	r3, #5
  405a74:	f340 8658 	ble.w	406728 <_dtoa_r+0xe50>
  405a78:	3b04      	subs	r3, #4
  405a7a:	9320      	str	r3, [sp, #128]	; 0x80
  405a7c:	2500      	movs	r5, #0
  405a7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a80:	3b02      	subs	r3, #2
  405a82:	2b03      	cmp	r3, #3
  405a84:	f200 8635 	bhi.w	4066f2 <_dtoa_r+0xe1a>
  405a88:	e8df f013 	tbh	[pc, r3, lsl #1]
  405a8c:	0228032c 	.word	0x0228032c
  405a90:	04590337 	.word	0x04590337
  405a94:	4b44      	ldr	r3, [pc, #272]	; (405ba8 <_dtoa_r+0x2d0>)
  405a96:	4a47      	ldr	r2, [pc, #284]	; (405bb4 <_dtoa_r+0x2dc>)
  405a98:	f3c8 0013 	ubfx	r0, r8, #0, #20
  405a9c:	2800      	cmp	r0, #0
  405a9e:	bf14      	ite	ne
  405aa0:	4618      	movne	r0, r3
  405aa2:	4610      	moveq	r0, r2
  405aa4:	e755      	b.n	405952 <_dtoa_r+0x7a>
  405aa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405aaa:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405aae:	9510      	str	r5, [sp, #64]	; 0x40
  405ab0:	4650      	mov	r0, sl
  405ab2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  405ab6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405aba:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405abc:	e784      	b.n	4059c8 <_dtoa_r+0xf0>
  405abe:	483e      	ldr	r0, [pc, #248]	; (405bb8 <_dtoa_r+0x2e0>)
  405ac0:	e73b      	b.n	40593a <_dtoa_r+0x62>
  405ac2:	1cc3      	adds	r3, r0, #3
  405ac4:	e74e      	b.n	405964 <_dtoa_r+0x8c>
  405ac6:	2100      	movs	r1, #0
  405ac8:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405acc:	4648      	mov	r0, r9
  405ace:	9120      	str	r1, [sp, #128]	; 0x80
  405ad0:	f001 fa1e 	bl	406f10 <_Balloc>
  405ad4:	f04f 33ff 	mov.w	r3, #4294967295
  405ad8:	9306      	str	r3, [sp, #24]
  405ada:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405adc:	930d      	str	r3, [sp, #52]	; 0x34
  405ade:	2301      	movs	r3, #1
  405ae0:	9007      	str	r0, [sp, #28]
  405ae2:	9221      	str	r2, [sp, #132]	; 0x84
  405ae4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405ae8:	9309      	str	r3, [sp, #36]	; 0x24
  405aea:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405aec:	2b00      	cmp	r3, #0
  405aee:	f2c0 80d1 	blt.w	405c94 <_dtoa_r+0x3bc>
  405af2:	9a04      	ldr	r2, [sp, #16]
  405af4:	2a0e      	cmp	r2, #14
  405af6:	f300 80cd 	bgt.w	405c94 <_dtoa_r+0x3bc>
  405afa:	4b2d      	ldr	r3, [pc, #180]	; (405bb0 <_dtoa_r+0x2d8>)
  405afc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405b00:	e9d3 3400 	ldrd	r3, r4, [r3]
  405b04:	e9cd 3402 	strd	r3, r4, [sp, #8]
  405b08:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405b0a:	2b00      	cmp	r3, #0
  405b0c:	f2c0 8300 	blt.w	406110 <_dtoa_r+0x838>
  405b10:	4656      	mov	r6, sl
  405b12:	465f      	mov	r7, fp
  405b14:	4650      	mov	r0, sl
  405b16:	4659      	mov	r1, fp
  405b18:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  405b1c:	4652      	mov	r2, sl
  405b1e:	465b      	mov	r3, fp
  405b20:	f002 fd0a 	bl	408538 <__aeabi_ddiv>
  405b24:	f002 fe8e 	bl	408844 <__aeabi_d2iz>
  405b28:	4604      	mov	r4, r0
  405b2a:	f002 fb75 	bl	408218 <__aeabi_i2d>
  405b2e:	4652      	mov	r2, sl
  405b30:	465b      	mov	r3, fp
  405b32:	f002 fbd7 	bl	4082e4 <__aeabi_dmul>
  405b36:	460b      	mov	r3, r1
  405b38:	4602      	mov	r2, r0
  405b3a:	4639      	mov	r1, r7
  405b3c:	4630      	mov	r0, r6
  405b3e:	f002 fa1d 	bl	407f7c <__aeabi_dsub>
  405b42:	9d07      	ldr	r5, [sp, #28]
  405b44:	f104 0330 	add.w	r3, r4, #48	; 0x30
  405b48:	702b      	strb	r3, [r5, #0]
  405b4a:	9b06      	ldr	r3, [sp, #24]
  405b4c:	2b01      	cmp	r3, #1
  405b4e:	4606      	mov	r6, r0
  405b50:	460f      	mov	r7, r1
  405b52:	f105 0501 	add.w	r5, r5, #1
  405b56:	d062      	beq.n	405c1e <_dtoa_r+0x346>
  405b58:	2200      	movs	r2, #0
  405b5a:	4b18      	ldr	r3, [pc, #96]	; (405bbc <_dtoa_r+0x2e4>)
  405b5c:	f002 fbc2 	bl	4082e4 <__aeabi_dmul>
  405b60:	2200      	movs	r2, #0
  405b62:	2300      	movs	r3, #0
  405b64:	4606      	mov	r6, r0
  405b66:	460f      	mov	r7, r1
  405b68:	f002 fe24 	bl	4087b4 <__aeabi_dcmpeq>
  405b6c:	2800      	cmp	r0, #0
  405b6e:	d17e      	bne.n	405c6e <_dtoa_r+0x396>
  405b70:	f8cd 9014 	str.w	r9, [sp, #20]
  405b74:	f8dd a018 	ldr.w	sl, [sp, #24]
  405b78:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405b7c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  405b80:	e029      	b.n	405bd6 <_dtoa_r+0x2fe>
  405b82:	bf00      	nop
  405b84:	f3af 8000 	nop.w
  405b88:	636f4361 	.word	0x636f4361
  405b8c:	3fd287a7 	.word	0x3fd287a7
  405b90:	8b60c8b3 	.word	0x8b60c8b3
  405b94:	3fc68a28 	.word	0x3fc68a28
  405b98:	509f79fb 	.word	0x509f79fb
  405b9c:	3fd34413 	.word	0x3fd34413
  405ba0:	7ff00000 	.word	0x7ff00000
  405ba4:	00409615 	.word	0x00409615
  405ba8:	00409634 	.word	0x00409634
  405bac:	3ff80000 	.word	0x3ff80000
  405bb0:	00409648 	.word	0x00409648
  405bb4:	00409628 	.word	0x00409628
  405bb8:	00409614 	.word	0x00409614
  405bbc:	40240000 	.word	0x40240000
  405bc0:	f002 fb90 	bl	4082e4 <__aeabi_dmul>
  405bc4:	2200      	movs	r2, #0
  405bc6:	2300      	movs	r3, #0
  405bc8:	4606      	mov	r6, r0
  405bca:	460f      	mov	r7, r1
  405bcc:	f002 fdf2 	bl	4087b4 <__aeabi_dcmpeq>
  405bd0:	2800      	cmp	r0, #0
  405bd2:	f040 83b7 	bne.w	406344 <_dtoa_r+0xa6c>
  405bd6:	4642      	mov	r2, r8
  405bd8:	464b      	mov	r3, r9
  405bda:	4630      	mov	r0, r6
  405bdc:	4639      	mov	r1, r7
  405bde:	f002 fcab 	bl	408538 <__aeabi_ddiv>
  405be2:	f002 fe2f 	bl	408844 <__aeabi_d2iz>
  405be6:	4604      	mov	r4, r0
  405be8:	f002 fb16 	bl	408218 <__aeabi_i2d>
  405bec:	4642      	mov	r2, r8
  405bee:	464b      	mov	r3, r9
  405bf0:	f002 fb78 	bl	4082e4 <__aeabi_dmul>
  405bf4:	4602      	mov	r2, r0
  405bf6:	460b      	mov	r3, r1
  405bf8:	4630      	mov	r0, r6
  405bfa:	4639      	mov	r1, r7
  405bfc:	f002 f9be 	bl	407f7c <__aeabi_dsub>
  405c00:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405c04:	f805 eb01 	strb.w	lr, [r5], #1
  405c08:	ebcb 0e05 	rsb	lr, fp, r5
  405c0c:	45d6      	cmp	lr, sl
  405c0e:	4606      	mov	r6, r0
  405c10:	460f      	mov	r7, r1
  405c12:	f04f 0200 	mov.w	r2, #0
  405c16:	4bb0      	ldr	r3, [pc, #704]	; (405ed8 <_dtoa_r+0x600>)
  405c18:	d1d2      	bne.n	405bc0 <_dtoa_r+0x2e8>
  405c1a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405c1e:	4632      	mov	r2, r6
  405c20:	463b      	mov	r3, r7
  405c22:	4630      	mov	r0, r6
  405c24:	4639      	mov	r1, r7
  405c26:	f002 f9ab 	bl	407f80 <__adddf3>
  405c2a:	4606      	mov	r6, r0
  405c2c:	460f      	mov	r7, r1
  405c2e:	4602      	mov	r2, r0
  405c30:	460b      	mov	r3, r1
  405c32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405c36:	f002 fdc7 	bl	4087c8 <__aeabi_dcmplt>
  405c3a:	b940      	cbnz	r0, 405c4e <_dtoa_r+0x376>
  405c3c:	4632      	mov	r2, r6
  405c3e:	463b      	mov	r3, r7
  405c40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405c44:	f002 fdb6 	bl	4087b4 <__aeabi_dcmpeq>
  405c48:	b188      	cbz	r0, 405c6e <_dtoa_r+0x396>
  405c4a:	07e3      	lsls	r3, r4, #31
  405c4c:	d50f      	bpl.n	405c6e <_dtoa_r+0x396>
  405c4e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  405c52:	9a07      	ldr	r2, [sp, #28]
  405c54:	1e6b      	subs	r3, r5, #1
  405c56:	e004      	b.n	405c62 <_dtoa_r+0x38a>
  405c58:	429a      	cmp	r2, r3
  405c5a:	f000 842c 	beq.w	4064b6 <_dtoa_r+0xbde>
  405c5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405c62:	2c39      	cmp	r4, #57	; 0x39
  405c64:	f103 0501 	add.w	r5, r3, #1
  405c68:	d0f6      	beq.n	405c58 <_dtoa_r+0x380>
  405c6a:	3401      	adds	r4, #1
  405c6c:	701c      	strb	r4, [r3, #0]
  405c6e:	9908      	ldr	r1, [sp, #32]
  405c70:	4648      	mov	r0, r9
  405c72:	f001 f973 	bl	406f5c <_Bfree>
  405c76:	2200      	movs	r2, #0
  405c78:	9b04      	ldr	r3, [sp, #16]
  405c7a:	702a      	strb	r2, [r5, #0]
  405c7c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405c7e:	3301      	adds	r3, #1
  405c80:	6013      	str	r3, [r2, #0]
  405c82:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c84:	2b00      	cmp	r3, #0
  405c86:	f000 83a7 	beq.w	4063d8 <_dtoa_r+0xb00>
  405c8a:	9807      	ldr	r0, [sp, #28]
  405c8c:	601d      	str	r5, [r3, #0]
  405c8e:	b017      	add	sp, #92	; 0x5c
  405c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c94:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405c96:	2a00      	cmp	r2, #0
  405c98:	f000 8112 	beq.w	405ec0 <_dtoa_r+0x5e8>
  405c9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405c9e:	2a01      	cmp	r2, #1
  405ca0:	f340 8258 	ble.w	406154 <_dtoa_r+0x87c>
  405ca4:	9b06      	ldr	r3, [sp, #24]
  405ca6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405ca8:	1e5f      	subs	r7, r3, #1
  405caa:	42ba      	cmp	r2, r7
  405cac:	f2c0 8397 	blt.w	4063de <_dtoa_r+0xb06>
  405cb0:	1bd7      	subs	r7, r2, r7
  405cb2:	9b06      	ldr	r3, [sp, #24]
  405cb4:	2b00      	cmp	r3, #0
  405cb6:	f2c0 848a 	blt.w	4065ce <_dtoa_r+0xcf6>
  405cba:	9d05      	ldr	r5, [sp, #20]
  405cbc:	9b06      	ldr	r3, [sp, #24]
  405cbe:	9a05      	ldr	r2, [sp, #20]
  405cc0:	441a      	add	r2, r3
  405cc2:	9205      	str	r2, [sp, #20]
  405cc4:	9a02      	ldr	r2, [sp, #8]
  405cc6:	2101      	movs	r1, #1
  405cc8:	441a      	add	r2, r3
  405cca:	4648      	mov	r0, r9
  405ccc:	9202      	str	r2, [sp, #8]
  405cce:	f001 f9dd 	bl	40708c <__i2b>
  405cd2:	4606      	mov	r6, r0
  405cd4:	b165      	cbz	r5, 405cf0 <_dtoa_r+0x418>
  405cd6:	9902      	ldr	r1, [sp, #8]
  405cd8:	2900      	cmp	r1, #0
  405cda:	460b      	mov	r3, r1
  405cdc:	dd08      	ble.n	405cf0 <_dtoa_r+0x418>
  405cde:	42a9      	cmp	r1, r5
  405ce0:	9a05      	ldr	r2, [sp, #20]
  405ce2:	bfa8      	it	ge
  405ce4:	462b      	movge	r3, r5
  405ce6:	1ad2      	subs	r2, r2, r3
  405ce8:	1aed      	subs	r5, r5, r3
  405cea:	1acb      	subs	r3, r1, r3
  405cec:	9205      	str	r2, [sp, #20]
  405cee:	9302      	str	r3, [sp, #8]
  405cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405cf2:	2b00      	cmp	r3, #0
  405cf4:	f340 82fc 	ble.w	4062f0 <_dtoa_r+0xa18>
  405cf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405cfa:	2a00      	cmp	r2, #0
  405cfc:	f000 8201 	beq.w	406102 <_dtoa_r+0x82a>
  405d00:	2f00      	cmp	r7, #0
  405d02:	f000 81fe 	beq.w	406102 <_dtoa_r+0x82a>
  405d06:	4631      	mov	r1, r6
  405d08:	463a      	mov	r2, r7
  405d0a:	4648      	mov	r0, r9
  405d0c:	f001 fa60 	bl	4071d0 <__pow5mult>
  405d10:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405d14:	4601      	mov	r1, r0
  405d16:	4642      	mov	r2, r8
  405d18:	4606      	mov	r6, r0
  405d1a:	4648      	mov	r0, r9
  405d1c:	f001 f9c0 	bl	4070a0 <__multiply>
  405d20:	4641      	mov	r1, r8
  405d22:	4604      	mov	r4, r0
  405d24:	4648      	mov	r0, r9
  405d26:	f001 f919 	bl	406f5c <_Bfree>
  405d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d2c:	1bdb      	subs	r3, r3, r7
  405d2e:	930a      	str	r3, [sp, #40]	; 0x28
  405d30:	f040 81e6 	bne.w	406100 <_dtoa_r+0x828>
  405d34:	2101      	movs	r1, #1
  405d36:	4648      	mov	r0, r9
  405d38:	f001 f9a8 	bl	40708c <__i2b>
  405d3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d3e:	4680      	mov	r8, r0
  405d40:	2b00      	cmp	r3, #0
  405d42:	f000 8219 	beq.w	406178 <_dtoa_r+0x8a0>
  405d46:	4601      	mov	r1, r0
  405d48:	461a      	mov	r2, r3
  405d4a:	4648      	mov	r0, r9
  405d4c:	f001 fa40 	bl	4071d0 <__pow5mult>
  405d50:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405d52:	2b01      	cmp	r3, #1
  405d54:	4680      	mov	r8, r0
  405d56:	f340 82f8 	ble.w	40634a <_dtoa_r+0xa72>
  405d5a:	2700      	movs	r7, #0
  405d5c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405d60:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405d64:	6918      	ldr	r0, [r3, #16]
  405d66:	f001 f943 	bl	406ff0 <__hi0bits>
  405d6a:	f1c0 0020 	rsb	r0, r0, #32
  405d6e:	9a02      	ldr	r2, [sp, #8]
  405d70:	4410      	add	r0, r2
  405d72:	f010 001f 	ands.w	r0, r0, #31
  405d76:	f000 81f6 	beq.w	406166 <_dtoa_r+0x88e>
  405d7a:	f1c0 0320 	rsb	r3, r0, #32
  405d7e:	2b04      	cmp	r3, #4
  405d80:	f340 84ca 	ble.w	406718 <_dtoa_r+0xe40>
  405d84:	9b05      	ldr	r3, [sp, #20]
  405d86:	f1c0 001c 	rsb	r0, r0, #28
  405d8a:	4403      	add	r3, r0
  405d8c:	9305      	str	r3, [sp, #20]
  405d8e:	4613      	mov	r3, r2
  405d90:	4403      	add	r3, r0
  405d92:	4405      	add	r5, r0
  405d94:	9302      	str	r3, [sp, #8]
  405d96:	9b05      	ldr	r3, [sp, #20]
  405d98:	2b00      	cmp	r3, #0
  405d9a:	dd05      	ble.n	405da8 <_dtoa_r+0x4d0>
  405d9c:	4621      	mov	r1, r4
  405d9e:	461a      	mov	r2, r3
  405da0:	4648      	mov	r0, r9
  405da2:	f001 fa65 	bl	407270 <__lshift>
  405da6:	4604      	mov	r4, r0
  405da8:	9b02      	ldr	r3, [sp, #8]
  405daa:	2b00      	cmp	r3, #0
  405dac:	dd05      	ble.n	405dba <_dtoa_r+0x4e2>
  405dae:	4641      	mov	r1, r8
  405db0:	461a      	mov	r2, r3
  405db2:	4648      	mov	r0, r9
  405db4:	f001 fa5c 	bl	407270 <__lshift>
  405db8:	4680      	mov	r8, r0
  405dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405dbc:	2b00      	cmp	r3, #0
  405dbe:	f040 827c 	bne.w	4062ba <_dtoa_r+0x9e2>
  405dc2:	9b06      	ldr	r3, [sp, #24]
  405dc4:	2b00      	cmp	r3, #0
  405dc6:	f340 8295 	ble.w	4062f4 <_dtoa_r+0xa1c>
  405dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405dcc:	2b00      	cmp	r3, #0
  405dce:	f040 81f5 	bne.w	4061bc <_dtoa_r+0x8e4>
  405dd2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405dd6:	9f06      	ldr	r7, [sp, #24]
  405dd8:	465d      	mov	r5, fp
  405dda:	e002      	b.n	405de2 <_dtoa_r+0x50a>
  405ddc:	f001 f8c8 	bl	406f70 <__multadd>
  405de0:	4604      	mov	r4, r0
  405de2:	4641      	mov	r1, r8
  405de4:	4620      	mov	r0, r4
  405de6:	f7ff fce3 	bl	4057b0 <quorem>
  405dea:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405dee:	f805 ab01 	strb.w	sl, [r5], #1
  405df2:	ebcb 0305 	rsb	r3, fp, r5
  405df6:	42bb      	cmp	r3, r7
  405df8:	f04f 020a 	mov.w	r2, #10
  405dfc:	f04f 0300 	mov.w	r3, #0
  405e00:	4621      	mov	r1, r4
  405e02:	4648      	mov	r0, r9
  405e04:	dbea      	blt.n	405ddc <_dtoa_r+0x504>
  405e06:	9b07      	ldr	r3, [sp, #28]
  405e08:	9a06      	ldr	r2, [sp, #24]
  405e0a:	2a01      	cmp	r2, #1
  405e0c:	bfac      	ite	ge
  405e0e:	189b      	addge	r3, r3, r2
  405e10:	3301      	addlt	r3, #1
  405e12:	461d      	mov	r5, r3
  405e14:	f04f 0b00 	mov.w	fp, #0
  405e18:	4621      	mov	r1, r4
  405e1a:	2201      	movs	r2, #1
  405e1c:	4648      	mov	r0, r9
  405e1e:	f001 fa27 	bl	407270 <__lshift>
  405e22:	4641      	mov	r1, r8
  405e24:	9008      	str	r0, [sp, #32]
  405e26:	f001 fa7b 	bl	407320 <__mcmp>
  405e2a:	2800      	cmp	r0, #0
  405e2c:	f340 830d 	ble.w	40644a <_dtoa_r+0xb72>
  405e30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405e34:	9907      	ldr	r1, [sp, #28]
  405e36:	1e6b      	subs	r3, r5, #1
  405e38:	e004      	b.n	405e44 <_dtoa_r+0x56c>
  405e3a:	428b      	cmp	r3, r1
  405e3c:	f000 8278 	beq.w	406330 <_dtoa_r+0xa58>
  405e40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405e44:	2a39      	cmp	r2, #57	; 0x39
  405e46:	f103 0501 	add.w	r5, r3, #1
  405e4a:	d0f6      	beq.n	405e3a <_dtoa_r+0x562>
  405e4c:	3201      	adds	r2, #1
  405e4e:	701a      	strb	r2, [r3, #0]
  405e50:	4641      	mov	r1, r8
  405e52:	4648      	mov	r0, r9
  405e54:	f001 f882 	bl	406f5c <_Bfree>
  405e58:	2e00      	cmp	r6, #0
  405e5a:	f43f af08 	beq.w	405c6e <_dtoa_r+0x396>
  405e5e:	f1bb 0f00 	cmp.w	fp, #0
  405e62:	d005      	beq.n	405e70 <_dtoa_r+0x598>
  405e64:	45b3      	cmp	fp, r6
  405e66:	d003      	beq.n	405e70 <_dtoa_r+0x598>
  405e68:	4659      	mov	r1, fp
  405e6a:	4648      	mov	r0, r9
  405e6c:	f001 f876 	bl	406f5c <_Bfree>
  405e70:	4631      	mov	r1, r6
  405e72:	4648      	mov	r0, r9
  405e74:	f001 f872 	bl	406f5c <_Bfree>
  405e78:	e6f9      	b.n	405c6e <_dtoa_r+0x396>
  405e7a:	2301      	movs	r3, #1
  405e7c:	930c      	str	r3, [sp, #48]	; 0x30
  405e7e:	e5e3      	b.n	405a48 <_dtoa_r+0x170>
  405e80:	f8dd 8010 	ldr.w	r8, [sp, #16]
  405e84:	4640      	mov	r0, r8
  405e86:	f002 f9c7 	bl	408218 <__aeabi_i2d>
  405e8a:	4602      	mov	r2, r0
  405e8c:	460b      	mov	r3, r1
  405e8e:	4630      	mov	r0, r6
  405e90:	4639      	mov	r1, r7
  405e92:	f002 fc8f 	bl	4087b4 <__aeabi_dcmpeq>
  405e96:	2800      	cmp	r0, #0
  405e98:	f47f adc2 	bne.w	405a20 <_dtoa_r+0x148>
  405e9c:	f108 33ff 	add.w	r3, r8, #4294967295
  405ea0:	9304      	str	r3, [sp, #16]
  405ea2:	e5bd      	b.n	405a20 <_dtoa_r+0x148>
  405ea4:	9a05      	ldr	r2, [sp, #20]
  405ea6:	9b04      	ldr	r3, [sp, #16]
  405ea8:	1ad2      	subs	r2, r2, r3
  405eaa:	425b      	negs	r3, r3
  405eac:	930a      	str	r3, [sp, #40]	; 0x28
  405eae:	2300      	movs	r3, #0
  405eb0:	9205      	str	r2, [sp, #20]
  405eb2:	930b      	str	r3, [sp, #44]	; 0x2c
  405eb4:	e5da      	b.n	405a6c <_dtoa_r+0x194>
  405eb6:	425b      	negs	r3, r3
  405eb8:	9305      	str	r3, [sp, #20]
  405eba:	2300      	movs	r3, #0
  405ebc:	9302      	str	r3, [sp, #8]
  405ebe:	e5ca      	b.n	405a56 <_dtoa_r+0x17e>
  405ec0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405ec2:	9d05      	ldr	r5, [sp, #20]
  405ec4:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405ec6:	e705      	b.n	405cd4 <_dtoa_r+0x3fc>
  405ec8:	f1c3 0820 	rsb	r8, r3, #32
  405ecc:	fa0a f008 	lsl.w	r0, sl, r8
  405ed0:	e573      	b.n	4059ba <_dtoa_r+0xe2>
  405ed2:	900c      	str	r0, [sp, #48]	; 0x30
  405ed4:	e5b8      	b.n	405a48 <_dtoa_r+0x170>
  405ed6:	bf00      	nop
  405ed8:	40240000 	.word	0x40240000
  405edc:	2300      	movs	r3, #0
  405ede:	9309      	str	r3, [sp, #36]	; 0x24
  405ee0:	9b04      	ldr	r3, [sp, #16]
  405ee2:	9a21      	ldr	r2, [sp, #132]	; 0x84
  405ee4:	4413      	add	r3, r2
  405ee6:	930d      	str	r3, [sp, #52]	; 0x34
  405ee8:	3301      	adds	r3, #1
  405eea:	2b00      	cmp	r3, #0
  405eec:	9306      	str	r3, [sp, #24]
  405eee:	f340 8283 	ble.w	4063f8 <_dtoa_r+0xb20>
  405ef2:	9c06      	ldr	r4, [sp, #24]
  405ef4:	4626      	mov	r6, r4
  405ef6:	2100      	movs	r1, #0
  405ef8:	2e17      	cmp	r6, #23
  405efa:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405efe:	d90b      	bls.n	405f18 <_dtoa_r+0x640>
  405f00:	2201      	movs	r2, #1
  405f02:	2304      	movs	r3, #4
  405f04:	005b      	lsls	r3, r3, #1
  405f06:	f103 0014 	add.w	r0, r3, #20
  405f0a:	42b0      	cmp	r0, r6
  405f0c:	4611      	mov	r1, r2
  405f0e:	f102 0201 	add.w	r2, r2, #1
  405f12:	d9f7      	bls.n	405f04 <_dtoa_r+0x62c>
  405f14:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405f18:	4648      	mov	r0, r9
  405f1a:	f000 fff9 	bl	406f10 <_Balloc>
  405f1e:	2c0e      	cmp	r4, #14
  405f20:	9007      	str	r0, [sp, #28]
  405f22:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  405f26:	f63f ade0 	bhi.w	405aea <_dtoa_r+0x212>
  405f2a:	2d00      	cmp	r5, #0
  405f2c:	f43f addd 	beq.w	405aea <_dtoa_r+0x212>
  405f30:	9904      	ldr	r1, [sp, #16]
  405f32:	4657      	mov	r7, sl
  405f34:	46d8      	mov	r8, fp
  405f36:	2900      	cmp	r1, #0
  405f38:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  405f3c:	f340 8292 	ble.w	406464 <_dtoa_r+0xb8c>
  405f40:	4b91      	ldr	r3, [pc, #580]	; (406188 <_dtoa_r+0x8b0>)
  405f42:	f001 020f 	and.w	r2, r1, #15
  405f46:	110e      	asrs	r6, r1, #4
  405f48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f4c:	06f0      	lsls	r0, r6, #27
  405f4e:	e9d3 4500 	ldrd	r4, r5, [r3]
  405f52:	f140 824c 	bpl.w	4063ee <_dtoa_r+0xb16>
  405f56:	4b8d      	ldr	r3, [pc, #564]	; (40618c <_dtoa_r+0x8b4>)
  405f58:	4650      	mov	r0, sl
  405f5a:	4659      	mov	r1, fp
  405f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405f60:	f002 faea 	bl	408538 <__aeabi_ddiv>
  405f64:	f006 060f 	and.w	r6, r6, #15
  405f68:	4682      	mov	sl, r0
  405f6a:	468b      	mov	fp, r1
  405f6c:	f04f 0803 	mov.w	r8, #3
  405f70:	b186      	cbz	r6, 405f94 <_dtoa_r+0x6bc>
  405f72:	4f86      	ldr	r7, [pc, #536]	; (40618c <_dtoa_r+0x8b4>)
  405f74:	07f1      	lsls	r1, r6, #31
  405f76:	d509      	bpl.n	405f8c <_dtoa_r+0x6b4>
  405f78:	4620      	mov	r0, r4
  405f7a:	4629      	mov	r1, r5
  405f7c:	e9d7 2300 	ldrd	r2, r3, [r7]
  405f80:	f002 f9b0 	bl	4082e4 <__aeabi_dmul>
  405f84:	f108 0801 	add.w	r8, r8, #1
  405f88:	4604      	mov	r4, r0
  405f8a:	460d      	mov	r5, r1
  405f8c:	1076      	asrs	r6, r6, #1
  405f8e:	f107 0708 	add.w	r7, r7, #8
  405f92:	d1ef      	bne.n	405f74 <_dtoa_r+0x69c>
  405f94:	4622      	mov	r2, r4
  405f96:	462b      	mov	r3, r5
  405f98:	4650      	mov	r0, sl
  405f9a:	4659      	mov	r1, fp
  405f9c:	f002 facc 	bl	408538 <__aeabi_ddiv>
  405fa0:	4606      	mov	r6, r0
  405fa2:	460f      	mov	r7, r1
  405fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405fa6:	b143      	cbz	r3, 405fba <_dtoa_r+0x6e2>
  405fa8:	2200      	movs	r2, #0
  405faa:	4b79      	ldr	r3, [pc, #484]	; (406190 <_dtoa_r+0x8b8>)
  405fac:	4630      	mov	r0, r6
  405fae:	4639      	mov	r1, r7
  405fb0:	f002 fc0a 	bl	4087c8 <__aeabi_dcmplt>
  405fb4:	2800      	cmp	r0, #0
  405fb6:	f040 8320 	bne.w	4065fa <_dtoa_r+0xd22>
  405fba:	4640      	mov	r0, r8
  405fbc:	f002 f92c 	bl	408218 <__aeabi_i2d>
  405fc0:	4632      	mov	r2, r6
  405fc2:	463b      	mov	r3, r7
  405fc4:	f002 f98e 	bl	4082e4 <__aeabi_dmul>
  405fc8:	4b72      	ldr	r3, [pc, #456]	; (406194 <_dtoa_r+0x8bc>)
  405fca:	2200      	movs	r2, #0
  405fcc:	f001 ffd8 	bl	407f80 <__adddf3>
  405fd0:	9b06      	ldr	r3, [sp, #24]
  405fd2:	4604      	mov	r4, r0
  405fd4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405fd8:	2b00      	cmp	r3, #0
  405fda:	f000 81df 	beq.w	40639c <_dtoa_r+0xac4>
  405fde:	9b04      	ldr	r3, [sp, #16]
  405fe0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405fe4:	9311      	str	r3, [sp, #68]	; 0x44
  405fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405fe8:	2b00      	cmp	r3, #0
  405fea:	f000 8297 	beq.w	40651c <_dtoa_r+0xc44>
  405fee:	4b66      	ldr	r3, [pc, #408]	; (406188 <_dtoa_r+0x8b0>)
  405ff0:	4969      	ldr	r1, [pc, #420]	; (406198 <_dtoa_r+0x8c0>)
  405ff2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  405ff6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405ffa:	2000      	movs	r0, #0
  405ffc:	f002 fa9c 	bl	408538 <__aeabi_ddiv>
  406000:	4622      	mov	r2, r4
  406002:	462b      	mov	r3, r5
  406004:	f001 ffba 	bl	407f7c <__aeabi_dsub>
  406008:	4682      	mov	sl, r0
  40600a:	468b      	mov	fp, r1
  40600c:	4630      	mov	r0, r6
  40600e:	4639      	mov	r1, r7
  406010:	f002 fc18 	bl	408844 <__aeabi_d2iz>
  406014:	4604      	mov	r4, r0
  406016:	f002 f8ff 	bl	408218 <__aeabi_i2d>
  40601a:	4602      	mov	r2, r0
  40601c:	460b      	mov	r3, r1
  40601e:	4630      	mov	r0, r6
  406020:	4639      	mov	r1, r7
  406022:	f001 ffab 	bl	407f7c <__aeabi_dsub>
  406026:	3430      	adds	r4, #48	; 0x30
  406028:	9d07      	ldr	r5, [sp, #28]
  40602a:	b2e4      	uxtb	r4, r4
  40602c:	4606      	mov	r6, r0
  40602e:	460f      	mov	r7, r1
  406030:	702c      	strb	r4, [r5, #0]
  406032:	4602      	mov	r2, r0
  406034:	460b      	mov	r3, r1
  406036:	4650      	mov	r0, sl
  406038:	4659      	mov	r1, fp
  40603a:	3501      	adds	r5, #1
  40603c:	f002 fbe2 	bl	408804 <__aeabi_dcmpgt>
  406040:	2800      	cmp	r0, #0
  406042:	d14c      	bne.n	4060de <_dtoa_r+0x806>
  406044:	4632      	mov	r2, r6
  406046:	463b      	mov	r3, r7
  406048:	2000      	movs	r0, #0
  40604a:	4951      	ldr	r1, [pc, #324]	; (406190 <_dtoa_r+0x8b8>)
  40604c:	f001 ff96 	bl	407f7c <__aeabi_dsub>
  406050:	4602      	mov	r2, r0
  406052:	460b      	mov	r3, r1
  406054:	4650      	mov	r0, sl
  406056:	4659      	mov	r1, fp
  406058:	f002 fbd4 	bl	408804 <__aeabi_dcmpgt>
  40605c:	2800      	cmp	r0, #0
  40605e:	f040 830d 	bne.w	40667c <_dtoa_r+0xda4>
  406062:	f1b8 0f01 	cmp.w	r8, #1
  406066:	f340 81b3 	ble.w	4063d0 <_dtoa_r+0xaf8>
  40606a:	9b07      	ldr	r3, [sp, #28]
  40606c:	4498      	add	r8, r3
  40606e:	e00d      	b.n	40608c <_dtoa_r+0x7b4>
  406070:	2000      	movs	r0, #0
  406072:	4947      	ldr	r1, [pc, #284]	; (406190 <_dtoa_r+0x8b8>)
  406074:	f001 ff82 	bl	407f7c <__aeabi_dsub>
  406078:	4652      	mov	r2, sl
  40607a:	465b      	mov	r3, fp
  40607c:	f002 fba4 	bl	4087c8 <__aeabi_dcmplt>
  406080:	2800      	cmp	r0, #0
  406082:	f040 82fb 	bne.w	40667c <_dtoa_r+0xda4>
  406086:	4545      	cmp	r5, r8
  406088:	f000 81a2 	beq.w	4063d0 <_dtoa_r+0xaf8>
  40608c:	4650      	mov	r0, sl
  40608e:	4659      	mov	r1, fp
  406090:	2200      	movs	r2, #0
  406092:	4b42      	ldr	r3, [pc, #264]	; (40619c <_dtoa_r+0x8c4>)
  406094:	f002 f926 	bl	4082e4 <__aeabi_dmul>
  406098:	2200      	movs	r2, #0
  40609a:	4b40      	ldr	r3, [pc, #256]	; (40619c <_dtoa_r+0x8c4>)
  40609c:	4682      	mov	sl, r0
  40609e:	468b      	mov	fp, r1
  4060a0:	4630      	mov	r0, r6
  4060a2:	4639      	mov	r1, r7
  4060a4:	f002 f91e 	bl	4082e4 <__aeabi_dmul>
  4060a8:	460f      	mov	r7, r1
  4060aa:	4606      	mov	r6, r0
  4060ac:	f002 fbca 	bl	408844 <__aeabi_d2iz>
  4060b0:	4604      	mov	r4, r0
  4060b2:	f002 f8b1 	bl	408218 <__aeabi_i2d>
  4060b6:	4602      	mov	r2, r0
  4060b8:	460b      	mov	r3, r1
  4060ba:	4630      	mov	r0, r6
  4060bc:	4639      	mov	r1, r7
  4060be:	f001 ff5d 	bl	407f7c <__aeabi_dsub>
  4060c2:	3430      	adds	r4, #48	; 0x30
  4060c4:	b2e4      	uxtb	r4, r4
  4060c6:	4652      	mov	r2, sl
  4060c8:	465b      	mov	r3, fp
  4060ca:	f805 4b01 	strb.w	r4, [r5], #1
  4060ce:	4606      	mov	r6, r0
  4060d0:	460f      	mov	r7, r1
  4060d2:	f002 fb79 	bl	4087c8 <__aeabi_dcmplt>
  4060d6:	4632      	mov	r2, r6
  4060d8:	463b      	mov	r3, r7
  4060da:	2800      	cmp	r0, #0
  4060dc:	d0c8      	beq.n	406070 <_dtoa_r+0x798>
  4060de:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4060e0:	9304      	str	r3, [sp, #16]
  4060e2:	e5c4      	b.n	405c6e <_dtoa_r+0x396>
  4060e4:	2300      	movs	r3, #0
  4060e6:	9309      	str	r3, [sp, #36]	; 0x24
  4060e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4060ea:	2b00      	cmp	r3, #0
  4060ec:	f340 8189 	ble.w	406402 <_dtoa_r+0xb2a>
  4060f0:	461e      	mov	r6, r3
  4060f2:	461c      	mov	r4, r3
  4060f4:	930d      	str	r3, [sp, #52]	; 0x34
  4060f6:	9306      	str	r3, [sp, #24]
  4060f8:	e6fd      	b.n	405ef6 <_dtoa_r+0x61e>
  4060fa:	2301      	movs	r3, #1
  4060fc:	9309      	str	r3, [sp, #36]	; 0x24
  4060fe:	e7f3      	b.n	4060e8 <_dtoa_r+0x810>
  406100:	9408      	str	r4, [sp, #32]
  406102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406104:	9908      	ldr	r1, [sp, #32]
  406106:	4648      	mov	r0, r9
  406108:	f001 f862 	bl	4071d0 <__pow5mult>
  40610c:	4604      	mov	r4, r0
  40610e:	e611      	b.n	405d34 <_dtoa_r+0x45c>
  406110:	9b06      	ldr	r3, [sp, #24]
  406112:	2b00      	cmp	r3, #0
  406114:	f73f acfc 	bgt.w	405b10 <_dtoa_r+0x238>
  406118:	f040 82da 	bne.w	4066d0 <_dtoa_r+0xdf8>
  40611c:	2200      	movs	r2, #0
  40611e:	4b20      	ldr	r3, [pc, #128]	; (4061a0 <_dtoa_r+0x8c8>)
  406120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406124:	f002 f8de 	bl	4082e4 <__aeabi_dmul>
  406128:	4652      	mov	r2, sl
  40612a:	465b      	mov	r3, fp
  40612c:	f002 fb60 	bl	4087f0 <__aeabi_dcmpge>
  406130:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406134:	4646      	mov	r6, r8
  406136:	2800      	cmp	r0, #0
  406138:	f000 80f2 	beq.w	406320 <_dtoa_r+0xa48>
  40613c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40613e:	9d07      	ldr	r5, [sp, #28]
  406140:	43db      	mvns	r3, r3
  406142:	9304      	str	r3, [sp, #16]
  406144:	4641      	mov	r1, r8
  406146:	4648      	mov	r0, r9
  406148:	f000 ff08 	bl	406f5c <_Bfree>
  40614c:	2e00      	cmp	r6, #0
  40614e:	f43f ad8e 	beq.w	405c6e <_dtoa_r+0x396>
  406152:	e68d      	b.n	405e70 <_dtoa_r+0x598>
  406154:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406156:	2a00      	cmp	r2, #0
  406158:	f000 8241 	beq.w	4065de <_dtoa_r+0xd06>
  40615c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406160:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406162:	9d05      	ldr	r5, [sp, #20]
  406164:	e5ab      	b.n	405cbe <_dtoa_r+0x3e6>
  406166:	201c      	movs	r0, #28
  406168:	9b05      	ldr	r3, [sp, #20]
  40616a:	4403      	add	r3, r0
  40616c:	9305      	str	r3, [sp, #20]
  40616e:	9b02      	ldr	r3, [sp, #8]
  406170:	4403      	add	r3, r0
  406172:	4405      	add	r5, r0
  406174:	9302      	str	r3, [sp, #8]
  406176:	e60e      	b.n	405d96 <_dtoa_r+0x4be>
  406178:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40617a:	2b01      	cmp	r3, #1
  40617c:	f340 8282 	ble.w	406684 <_dtoa_r+0xdac>
  406180:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  406182:	2001      	movs	r0, #1
  406184:	e5f3      	b.n	405d6e <_dtoa_r+0x496>
  406186:	bf00      	nop
  406188:	00409648 	.word	0x00409648
  40618c:	00409710 	.word	0x00409710
  406190:	3ff00000 	.word	0x3ff00000
  406194:	401c0000 	.word	0x401c0000
  406198:	3fe00000 	.word	0x3fe00000
  40619c:	40240000 	.word	0x40240000
  4061a0:	40140000 	.word	0x40140000
  4061a4:	4631      	mov	r1, r6
  4061a6:	2300      	movs	r3, #0
  4061a8:	220a      	movs	r2, #10
  4061aa:	4648      	mov	r0, r9
  4061ac:	f000 fee0 	bl	406f70 <__multadd>
  4061b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4061b2:	2b00      	cmp	r3, #0
  4061b4:	4606      	mov	r6, r0
  4061b6:	f340 8297 	ble.w	4066e8 <_dtoa_r+0xe10>
  4061ba:	9306      	str	r3, [sp, #24]
  4061bc:	2d00      	cmp	r5, #0
  4061be:	dd05      	ble.n	4061cc <_dtoa_r+0x8f4>
  4061c0:	4631      	mov	r1, r6
  4061c2:	462a      	mov	r2, r5
  4061c4:	4648      	mov	r0, r9
  4061c6:	f001 f853 	bl	407270 <__lshift>
  4061ca:	4606      	mov	r6, r0
  4061cc:	2f00      	cmp	r7, #0
  4061ce:	f040 817c 	bne.w	4064ca <_dtoa_r+0xbf2>
  4061d2:	9605      	str	r6, [sp, #20]
  4061d4:	9b06      	ldr	r3, [sp, #24]
  4061d6:	9a07      	ldr	r2, [sp, #28]
  4061d8:	f8dd b014 	ldr.w	fp, [sp, #20]
  4061dc:	3b01      	subs	r3, #1
  4061de:	18d3      	adds	r3, r2, r3
  4061e0:	9308      	str	r3, [sp, #32]
  4061e2:	f00a 0301 	and.w	r3, sl, #1
  4061e6:	9309      	str	r3, [sp, #36]	; 0x24
  4061e8:	4617      	mov	r7, r2
  4061ea:	46c2      	mov	sl, r8
  4061ec:	4651      	mov	r1, sl
  4061ee:	4620      	mov	r0, r4
  4061f0:	f7ff fade 	bl	4057b0 <quorem>
  4061f4:	4631      	mov	r1, r6
  4061f6:	4605      	mov	r5, r0
  4061f8:	4620      	mov	r0, r4
  4061fa:	f001 f891 	bl	407320 <__mcmp>
  4061fe:	465a      	mov	r2, fp
  406200:	9002      	str	r0, [sp, #8]
  406202:	4651      	mov	r1, sl
  406204:	4648      	mov	r0, r9
  406206:	f001 f8ab 	bl	407360 <__mdiff>
  40620a:	68c2      	ldr	r2, [r0, #12]
  40620c:	4680      	mov	r8, r0
  40620e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406212:	2a00      	cmp	r2, #0
  406214:	d149      	bne.n	4062aa <_dtoa_r+0x9d2>
  406216:	4601      	mov	r1, r0
  406218:	4620      	mov	r0, r4
  40621a:	9306      	str	r3, [sp, #24]
  40621c:	f001 f880 	bl	407320 <__mcmp>
  406220:	4641      	mov	r1, r8
  406222:	9005      	str	r0, [sp, #20]
  406224:	4648      	mov	r0, r9
  406226:	f000 fe99 	bl	406f5c <_Bfree>
  40622a:	9a05      	ldr	r2, [sp, #20]
  40622c:	9b06      	ldr	r3, [sp, #24]
  40622e:	b92a      	cbnz	r2, 40623c <_dtoa_r+0x964>
  406230:	9920      	ldr	r1, [sp, #128]	; 0x80
  406232:	b919      	cbnz	r1, 40623c <_dtoa_r+0x964>
  406234:	9909      	ldr	r1, [sp, #36]	; 0x24
  406236:	2900      	cmp	r1, #0
  406238:	f000 8236 	beq.w	4066a8 <_dtoa_r+0xdd0>
  40623c:	9902      	ldr	r1, [sp, #8]
  40623e:	2900      	cmp	r1, #0
  406240:	f2c0 80e4 	blt.w	40640c <_dtoa_r+0xb34>
  406244:	d105      	bne.n	406252 <_dtoa_r+0x97a>
  406246:	9920      	ldr	r1, [sp, #128]	; 0x80
  406248:	b919      	cbnz	r1, 406252 <_dtoa_r+0x97a>
  40624a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40624c:	2900      	cmp	r1, #0
  40624e:	f000 80dd 	beq.w	40640c <_dtoa_r+0xb34>
  406252:	2a00      	cmp	r2, #0
  406254:	f300 814d 	bgt.w	4064f2 <_dtoa_r+0xc1a>
  406258:	9a08      	ldr	r2, [sp, #32]
  40625a:	703b      	strb	r3, [r7, #0]
  40625c:	f107 0801 	add.w	r8, r7, #1
  406260:	4297      	cmp	r7, r2
  406262:	4645      	mov	r5, r8
  406264:	f000 8154 	beq.w	406510 <_dtoa_r+0xc38>
  406268:	4621      	mov	r1, r4
  40626a:	2300      	movs	r3, #0
  40626c:	220a      	movs	r2, #10
  40626e:	4648      	mov	r0, r9
  406270:	f000 fe7e 	bl	406f70 <__multadd>
  406274:	455e      	cmp	r6, fp
  406276:	4604      	mov	r4, r0
  406278:	4631      	mov	r1, r6
  40627a:	f04f 0300 	mov.w	r3, #0
  40627e:	f04f 020a 	mov.w	r2, #10
  406282:	4648      	mov	r0, r9
  406284:	d00b      	beq.n	40629e <_dtoa_r+0x9c6>
  406286:	f000 fe73 	bl	406f70 <__multadd>
  40628a:	4659      	mov	r1, fp
  40628c:	4606      	mov	r6, r0
  40628e:	2300      	movs	r3, #0
  406290:	220a      	movs	r2, #10
  406292:	4648      	mov	r0, r9
  406294:	f000 fe6c 	bl	406f70 <__multadd>
  406298:	4647      	mov	r7, r8
  40629a:	4683      	mov	fp, r0
  40629c:	e7a6      	b.n	4061ec <_dtoa_r+0x914>
  40629e:	f000 fe67 	bl	406f70 <__multadd>
  4062a2:	4647      	mov	r7, r8
  4062a4:	4606      	mov	r6, r0
  4062a6:	4683      	mov	fp, r0
  4062a8:	e7a0      	b.n	4061ec <_dtoa_r+0x914>
  4062aa:	4601      	mov	r1, r0
  4062ac:	4648      	mov	r0, r9
  4062ae:	9305      	str	r3, [sp, #20]
  4062b0:	f000 fe54 	bl	406f5c <_Bfree>
  4062b4:	2201      	movs	r2, #1
  4062b6:	9b05      	ldr	r3, [sp, #20]
  4062b8:	e7c0      	b.n	40623c <_dtoa_r+0x964>
  4062ba:	4641      	mov	r1, r8
  4062bc:	4620      	mov	r0, r4
  4062be:	f001 f82f 	bl	407320 <__mcmp>
  4062c2:	2800      	cmp	r0, #0
  4062c4:	f6bf ad7d 	bge.w	405dc2 <_dtoa_r+0x4ea>
  4062c8:	4621      	mov	r1, r4
  4062ca:	9c04      	ldr	r4, [sp, #16]
  4062cc:	2300      	movs	r3, #0
  4062ce:	3c01      	subs	r4, #1
  4062d0:	220a      	movs	r2, #10
  4062d2:	4648      	mov	r0, r9
  4062d4:	9404      	str	r4, [sp, #16]
  4062d6:	f000 fe4b 	bl	406f70 <__multadd>
  4062da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4062dc:	4604      	mov	r4, r0
  4062de:	2b00      	cmp	r3, #0
  4062e0:	f47f af60 	bne.w	4061a4 <_dtoa_r+0x8cc>
  4062e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062e6:	2b00      	cmp	r3, #0
  4062e8:	f340 81f6 	ble.w	4066d8 <_dtoa_r+0xe00>
  4062ec:	9306      	str	r3, [sp, #24]
  4062ee:	e570      	b.n	405dd2 <_dtoa_r+0x4fa>
  4062f0:	9c08      	ldr	r4, [sp, #32]
  4062f2:	e51f      	b.n	405d34 <_dtoa_r+0x45c>
  4062f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4062f6:	2b02      	cmp	r3, #2
  4062f8:	f77f ad67 	ble.w	405dca <_dtoa_r+0x4f2>
  4062fc:	9b06      	ldr	r3, [sp, #24]
  4062fe:	2b00      	cmp	r3, #0
  406300:	f040 8179 	bne.w	4065f6 <_dtoa_r+0xd1e>
  406304:	4641      	mov	r1, r8
  406306:	2205      	movs	r2, #5
  406308:	4648      	mov	r0, r9
  40630a:	f000 fe31 	bl	406f70 <__multadd>
  40630e:	4601      	mov	r1, r0
  406310:	4680      	mov	r8, r0
  406312:	4620      	mov	r0, r4
  406314:	f001 f804 	bl	407320 <__mcmp>
  406318:	2800      	cmp	r0, #0
  40631a:	9408      	str	r4, [sp, #32]
  40631c:	f77f af0e 	ble.w	40613c <_dtoa_r+0x864>
  406320:	9a04      	ldr	r2, [sp, #16]
  406322:	9907      	ldr	r1, [sp, #28]
  406324:	2331      	movs	r3, #49	; 0x31
  406326:	3201      	adds	r2, #1
  406328:	9204      	str	r2, [sp, #16]
  40632a:	700b      	strb	r3, [r1, #0]
  40632c:	1c4d      	adds	r5, r1, #1
  40632e:	e709      	b.n	406144 <_dtoa_r+0x86c>
  406330:	9a04      	ldr	r2, [sp, #16]
  406332:	3201      	adds	r2, #1
  406334:	9204      	str	r2, [sp, #16]
  406336:	9a07      	ldr	r2, [sp, #28]
  406338:	2331      	movs	r3, #49	; 0x31
  40633a:	7013      	strb	r3, [r2, #0]
  40633c:	e588      	b.n	405e50 <_dtoa_r+0x578>
  40633e:	2301      	movs	r3, #1
  406340:	9309      	str	r3, [sp, #36]	; 0x24
  406342:	e5cd      	b.n	405ee0 <_dtoa_r+0x608>
  406344:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406348:	e491      	b.n	405c6e <_dtoa_r+0x396>
  40634a:	f1ba 0f00 	cmp.w	sl, #0
  40634e:	f47f ad04 	bne.w	405d5a <_dtoa_r+0x482>
  406352:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406356:	2b00      	cmp	r3, #0
  406358:	f040 813f 	bne.w	4065da <_dtoa_r+0xd02>
  40635c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406360:	0d3f      	lsrs	r7, r7, #20
  406362:	053f      	lsls	r7, r7, #20
  406364:	b137      	cbz	r7, 406374 <_dtoa_r+0xa9c>
  406366:	9b05      	ldr	r3, [sp, #20]
  406368:	3301      	adds	r3, #1
  40636a:	9305      	str	r3, [sp, #20]
  40636c:	9b02      	ldr	r3, [sp, #8]
  40636e:	3301      	adds	r3, #1
  406370:	9302      	str	r3, [sp, #8]
  406372:	2701      	movs	r7, #1
  406374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406376:	2001      	movs	r0, #1
  406378:	2b00      	cmp	r3, #0
  40637a:	f43f acf8 	beq.w	405d6e <_dtoa_r+0x496>
  40637e:	e4ed      	b.n	405d5c <_dtoa_r+0x484>
  406380:	4640      	mov	r0, r8
  406382:	f001 ff49 	bl	408218 <__aeabi_i2d>
  406386:	4632      	mov	r2, r6
  406388:	463b      	mov	r3, r7
  40638a:	f001 ffab 	bl	4082e4 <__aeabi_dmul>
  40638e:	2200      	movs	r2, #0
  406390:	4bbf      	ldr	r3, [pc, #764]	; (406690 <_dtoa_r+0xdb8>)
  406392:	f001 fdf5 	bl	407f80 <__adddf3>
  406396:	4604      	mov	r4, r0
  406398:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40639c:	4630      	mov	r0, r6
  40639e:	4639      	mov	r1, r7
  4063a0:	2200      	movs	r2, #0
  4063a2:	4bbc      	ldr	r3, [pc, #752]	; (406694 <_dtoa_r+0xdbc>)
  4063a4:	f001 fdea 	bl	407f7c <__aeabi_dsub>
  4063a8:	4622      	mov	r2, r4
  4063aa:	462b      	mov	r3, r5
  4063ac:	4606      	mov	r6, r0
  4063ae:	460f      	mov	r7, r1
  4063b0:	f002 fa28 	bl	408804 <__aeabi_dcmpgt>
  4063b4:	4680      	mov	r8, r0
  4063b6:	2800      	cmp	r0, #0
  4063b8:	f040 8105 	bne.w	4065c6 <_dtoa_r+0xcee>
  4063bc:	4622      	mov	r2, r4
  4063be:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4063c2:	4630      	mov	r0, r6
  4063c4:	4639      	mov	r1, r7
  4063c6:	f002 f9ff 	bl	4087c8 <__aeabi_dcmplt>
  4063ca:	b108      	cbz	r0, 4063d0 <_dtoa_r+0xaf8>
  4063cc:	4646      	mov	r6, r8
  4063ce:	e6b5      	b.n	40613c <_dtoa_r+0x864>
  4063d0:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4063d4:	f7ff bb89 	b.w	405aea <_dtoa_r+0x212>
  4063d8:	9807      	ldr	r0, [sp, #28]
  4063da:	f7ff baae 	b.w	40593a <_dtoa_r+0x62>
  4063de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4063e2:	970a      	str	r7, [sp, #40]	; 0x28
  4063e4:	1afb      	subs	r3, r7, r3
  4063e6:	441a      	add	r2, r3
  4063e8:	920b      	str	r2, [sp, #44]	; 0x2c
  4063ea:	2700      	movs	r7, #0
  4063ec:	e461      	b.n	405cb2 <_dtoa_r+0x3da>
  4063ee:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4063f2:	f04f 0802 	mov.w	r8, #2
  4063f6:	e5bb      	b.n	405f70 <_dtoa_r+0x698>
  4063f8:	461c      	mov	r4, r3
  4063fa:	2100      	movs	r1, #0
  4063fc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406400:	e58a      	b.n	405f18 <_dtoa_r+0x640>
  406402:	2401      	movs	r4, #1
  406404:	9421      	str	r4, [sp, #132]	; 0x84
  406406:	940d      	str	r4, [sp, #52]	; 0x34
  406408:	9406      	str	r4, [sp, #24]
  40640a:	e7f6      	b.n	4063fa <_dtoa_r+0xb22>
  40640c:	2a00      	cmp	r2, #0
  40640e:	46d0      	mov	r8, sl
  406410:	f8cd b014 	str.w	fp, [sp, #20]
  406414:	469a      	mov	sl, r3
  406416:	dd11      	ble.n	40643c <_dtoa_r+0xb64>
  406418:	4621      	mov	r1, r4
  40641a:	2201      	movs	r2, #1
  40641c:	4648      	mov	r0, r9
  40641e:	f000 ff27 	bl	407270 <__lshift>
  406422:	4641      	mov	r1, r8
  406424:	4604      	mov	r4, r0
  406426:	f000 ff7b 	bl	407320 <__mcmp>
  40642a:	2800      	cmp	r0, #0
  40642c:	f340 8149 	ble.w	4066c2 <_dtoa_r+0xdea>
  406430:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406434:	f000 8106 	beq.w	406644 <_dtoa_r+0xd6c>
  406438:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40643c:	46b3      	mov	fp, r6
  40643e:	f887 a000 	strb.w	sl, [r7]
  406442:	1c7d      	adds	r5, r7, #1
  406444:	9e05      	ldr	r6, [sp, #20]
  406446:	9408      	str	r4, [sp, #32]
  406448:	e502      	b.n	405e50 <_dtoa_r+0x578>
  40644a:	d104      	bne.n	406456 <_dtoa_r+0xb7e>
  40644c:	f01a 0f01 	tst.w	sl, #1
  406450:	d001      	beq.n	406456 <_dtoa_r+0xb7e>
  406452:	e4ed      	b.n	405e30 <_dtoa_r+0x558>
  406454:	4615      	mov	r5, r2
  406456:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40645a:	2b30      	cmp	r3, #48	; 0x30
  40645c:	f105 32ff 	add.w	r2, r5, #4294967295
  406460:	d0f8      	beq.n	406454 <_dtoa_r+0xb7c>
  406462:	e4f5      	b.n	405e50 <_dtoa_r+0x578>
  406464:	9b04      	ldr	r3, [sp, #16]
  406466:	425c      	negs	r4, r3
  406468:	2c00      	cmp	r4, #0
  40646a:	f000 80bf 	beq.w	4065ec <_dtoa_r+0xd14>
  40646e:	4b8a      	ldr	r3, [pc, #552]	; (406698 <_dtoa_r+0xdc0>)
  406470:	f004 020f 	and.w	r2, r4, #15
  406474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406478:	e9d3 2300 	ldrd	r2, r3, [r3]
  40647c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406480:	f001 ff30 	bl	4082e4 <__aeabi_dmul>
  406484:	1124      	asrs	r4, r4, #4
  406486:	4606      	mov	r6, r0
  406488:	460f      	mov	r7, r1
  40648a:	f000 812a 	beq.w	4066e2 <_dtoa_r+0xe0a>
  40648e:	4d83      	ldr	r5, [pc, #524]	; (40669c <_dtoa_r+0xdc4>)
  406490:	f04f 0802 	mov.w	r8, #2
  406494:	07e2      	lsls	r2, r4, #31
  406496:	d509      	bpl.n	4064ac <_dtoa_r+0xbd4>
  406498:	4630      	mov	r0, r6
  40649a:	4639      	mov	r1, r7
  40649c:	e9d5 2300 	ldrd	r2, r3, [r5]
  4064a0:	f001 ff20 	bl	4082e4 <__aeabi_dmul>
  4064a4:	f108 0801 	add.w	r8, r8, #1
  4064a8:	4606      	mov	r6, r0
  4064aa:	460f      	mov	r7, r1
  4064ac:	1064      	asrs	r4, r4, #1
  4064ae:	f105 0508 	add.w	r5, r5, #8
  4064b2:	d1ef      	bne.n	406494 <_dtoa_r+0xbbc>
  4064b4:	e576      	b.n	405fa4 <_dtoa_r+0x6cc>
  4064b6:	9907      	ldr	r1, [sp, #28]
  4064b8:	2230      	movs	r2, #48	; 0x30
  4064ba:	700a      	strb	r2, [r1, #0]
  4064bc:	9a04      	ldr	r2, [sp, #16]
  4064be:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4064c2:	3201      	adds	r2, #1
  4064c4:	9204      	str	r2, [sp, #16]
  4064c6:	f7ff bbd0 	b.w	405c6a <_dtoa_r+0x392>
  4064ca:	6871      	ldr	r1, [r6, #4]
  4064cc:	4648      	mov	r0, r9
  4064ce:	f000 fd1f 	bl	406f10 <_Balloc>
  4064d2:	6933      	ldr	r3, [r6, #16]
  4064d4:	1c9a      	adds	r2, r3, #2
  4064d6:	4605      	mov	r5, r0
  4064d8:	0092      	lsls	r2, r2, #2
  4064da:	f106 010c 	add.w	r1, r6, #12
  4064de:	300c      	adds	r0, #12
  4064e0:	f000 fc78 	bl	406dd4 <memcpy>
  4064e4:	4629      	mov	r1, r5
  4064e6:	2201      	movs	r2, #1
  4064e8:	4648      	mov	r0, r9
  4064ea:	f000 fec1 	bl	407270 <__lshift>
  4064ee:	9005      	str	r0, [sp, #20]
  4064f0:	e670      	b.n	4061d4 <_dtoa_r+0x8fc>
  4064f2:	2b39      	cmp	r3, #57	; 0x39
  4064f4:	f8cd b014 	str.w	fp, [sp, #20]
  4064f8:	46d0      	mov	r8, sl
  4064fa:	f000 80a3 	beq.w	406644 <_dtoa_r+0xd6c>
  4064fe:	f103 0a01 	add.w	sl, r3, #1
  406502:	46b3      	mov	fp, r6
  406504:	f887 a000 	strb.w	sl, [r7]
  406508:	1c7d      	adds	r5, r7, #1
  40650a:	9e05      	ldr	r6, [sp, #20]
  40650c:	9408      	str	r4, [sp, #32]
  40650e:	e49f      	b.n	405e50 <_dtoa_r+0x578>
  406510:	465a      	mov	r2, fp
  406512:	46d0      	mov	r8, sl
  406514:	46b3      	mov	fp, r6
  406516:	469a      	mov	sl, r3
  406518:	4616      	mov	r6, r2
  40651a:	e47d      	b.n	405e18 <_dtoa_r+0x540>
  40651c:	495e      	ldr	r1, [pc, #376]	; (406698 <_dtoa_r+0xdc0>)
  40651e:	f108 3aff 	add.w	sl, r8, #4294967295
  406522:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  406526:	4622      	mov	r2, r4
  406528:	462b      	mov	r3, r5
  40652a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40652e:	f001 fed9 	bl	4082e4 <__aeabi_dmul>
  406532:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406536:	4639      	mov	r1, r7
  406538:	4630      	mov	r0, r6
  40653a:	f002 f983 	bl	408844 <__aeabi_d2iz>
  40653e:	4604      	mov	r4, r0
  406540:	f001 fe6a 	bl	408218 <__aeabi_i2d>
  406544:	4602      	mov	r2, r0
  406546:	460b      	mov	r3, r1
  406548:	4630      	mov	r0, r6
  40654a:	4639      	mov	r1, r7
  40654c:	f001 fd16 	bl	407f7c <__aeabi_dsub>
  406550:	9a07      	ldr	r2, [sp, #28]
  406552:	3430      	adds	r4, #48	; 0x30
  406554:	f1b8 0f01 	cmp.w	r8, #1
  406558:	4606      	mov	r6, r0
  40655a:	460f      	mov	r7, r1
  40655c:	7014      	strb	r4, [r2, #0]
  40655e:	f102 0501 	add.w	r5, r2, #1
  406562:	d01e      	beq.n	4065a2 <_dtoa_r+0xcca>
  406564:	9b07      	ldr	r3, [sp, #28]
  406566:	eb03 0b08 	add.w	fp, r3, r8
  40656a:	46a8      	mov	r8, r5
  40656c:	2200      	movs	r2, #0
  40656e:	4b4c      	ldr	r3, [pc, #304]	; (4066a0 <_dtoa_r+0xdc8>)
  406570:	4630      	mov	r0, r6
  406572:	4639      	mov	r1, r7
  406574:	f001 feb6 	bl	4082e4 <__aeabi_dmul>
  406578:	460f      	mov	r7, r1
  40657a:	4606      	mov	r6, r0
  40657c:	f002 f962 	bl	408844 <__aeabi_d2iz>
  406580:	4604      	mov	r4, r0
  406582:	f001 fe49 	bl	408218 <__aeabi_i2d>
  406586:	3430      	adds	r4, #48	; 0x30
  406588:	4602      	mov	r2, r0
  40658a:	460b      	mov	r3, r1
  40658c:	4630      	mov	r0, r6
  40658e:	4639      	mov	r1, r7
  406590:	f001 fcf4 	bl	407f7c <__aeabi_dsub>
  406594:	f808 4b01 	strb.w	r4, [r8], #1
  406598:	45c3      	cmp	fp, r8
  40659a:	4606      	mov	r6, r0
  40659c:	460f      	mov	r7, r1
  40659e:	d1e5      	bne.n	40656c <_dtoa_r+0xc94>
  4065a0:	4455      	add	r5, sl
  4065a2:	2200      	movs	r2, #0
  4065a4:	4b3f      	ldr	r3, [pc, #252]	; (4066a4 <_dtoa_r+0xdcc>)
  4065a6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4065aa:	f001 fce9 	bl	407f80 <__adddf3>
  4065ae:	4632      	mov	r2, r6
  4065b0:	463b      	mov	r3, r7
  4065b2:	f002 f909 	bl	4087c8 <__aeabi_dcmplt>
  4065b6:	2800      	cmp	r0, #0
  4065b8:	d04c      	beq.n	406654 <_dtoa_r+0xd7c>
  4065ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4065bc:	9304      	str	r3, [sp, #16]
  4065be:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4065c2:	f7ff bb46 	b.w	405c52 <_dtoa_r+0x37a>
  4065c6:	f04f 0800 	mov.w	r8, #0
  4065ca:	4646      	mov	r6, r8
  4065cc:	e6a8      	b.n	406320 <_dtoa_r+0xa48>
  4065ce:	9b05      	ldr	r3, [sp, #20]
  4065d0:	9a06      	ldr	r2, [sp, #24]
  4065d2:	1a9d      	subs	r5, r3, r2
  4065d4:	2300      	movs	r3, #0
  4065d6:	f7ff bb72 	b.w	405cbe <_dtoa_r+0x3e6>
  4065da:	2700      	movs	r7, #0
  4065dc:	e6ca      	b.n	406374 <_dtoa_r+0xa9c>
  4065de:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4065e0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4065e2:	9d05      	ldr	r5, [sp, #20]
  4065e4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4065e8:	f7ff bb69 	b.w	405cbe <_dtoa_r+0x3e6>
  4065ec:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  4065f0:	f04f 0802 	mov.w	r8, #2
  4065f4:	e4d6      	b.n	405fa4 <_dtoa_r+0x6cc>
  4065f6:	9408      	str	r4, [sp, #32]
  4065f8:	e5a0      	b.n	40613c <_dtoa_r+0x864>
  4065fa:	9b06      	ldr	r3, [sp, #24]
  4065fc:	2b00      	cmp	r3, #0
  4065fe:	f43f aebf 	beq.w	406380 <_dtoa_r+0xaa8>
  406602:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406604:	2b00      	cmp	r3, #0
  406606:	f77f aee3 	ble.w	4063d0 <_dtoa_r+0xaf8>
  40660a:	2200      	movs	r2, #0
  40660c:	4b24      	ldr	r3, [pc, #144]	; (4066a0 <_dtoa_r+0xdc8>)
  40660e:	4630      	mov	r0, r6
  406610:	4639      	mov	r1, r7
  406612:	f001 fe67 	bl	4082e4 <__aeabi_dmul>
  406616:	4606      	mov	r6, r0
  406618:	460f      	mov	r7, r1
  40661a:	f108 0001 	add.w	r0, r8, #1
  40661e:	f001 fdfb 	bl	408218 <__aeabi_i2d>
  406622:	4632      	mov	r2, r6
  406624:	463b      	mov	r3, r7
  406626:	f001 fe5d 	bl	4082e4 <__aeabi_dmul>
  40662a:	2200      	movs	r2, #0
  40662c:	4b18      	ldr	r3, [pc, #96]	; (406690 <_dtoa_r+0xdb8>)
  40662e:	f001 fca7 	bl	407f80 <__adddf3>
  406632:	9a04      	ldr	r2, [sp, #16]
  406634:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406638:	3a01      	subs	r2, #1
  40663a:	4604      	mov	r4, r0
  40663c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406640:	9211      	str	r2, [sp, #68]	; 0x44
  406642:	e4d0      	b.n	405fe6 <_dtoa_r+0x70e>
  406644:	2239      	movs	r2, #57	; 0x39
  406646:	46b3      	mov	fp, r6
  406648:	9408      	str	r4, [sp, #32]
  40664a:	9e05      	ldr	r6, [sp, #20]
  40664c:	703a      	strb	r2, [r7, #0]
  40664e:	1c7d      	adds	r5, r7, #1
  406650:	f7ff bbf0 	b.w	405e34 <_dtoa_r+0x55c>
  406654:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406658:	2000      	movs	r0, #0
  40665a:	4912      	ldr	r1, [pc, #72]	; (4066a4 <_dtoa_r+0xdcc>)
  40665c:	f001 fc8e 	bl	407f7c <__aeabi_dsub>
  406660:	4632      	mov	r2, r6
  406662:	463b      	mov	r3, r7
  406664:	f002 f8ce 	bl	408804 <__aeabi_dcmpgt>
  406668:	b908      	cbnz	r0, 40666e <_dtoa_r+0xd96>
  40666a:	e6b1      	b.n	4063d0 <_dtoa_r+0xaf8>
  40666c:	4615      	mov	r5, r2
  40666e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406672:	2b30      	cmp	r3, #48	; 0x30
  406674:	f105 32ff 	add.w	r2, r5, #4294967295
  406678:	d0f8      	beq.n	40666c <_dtoa_r+0xd94>
  40667a:	e530      	b.n	4060de <_dtoa_r+0x806>
  40667c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40667e:	9304      	str	r3, [sp, #16]
  406680:	f7ff bae7 	b.w	405c52 <_dtoa_r+0x37a>
  406684:	f1ba 0f00 	cmp.w	sl, #0
  406688:	f47f ad7a 	bne.w	406180 <_dtoa_r+0x8a8>
  40668c:	e661      	b.n	406352 <_dtoa_r+0xa7a>
  40668e:	bf00      	nop
  406690:	401c0000 	.word	0x401c0000
  406694:	40140000 	.word	0x40140000
  406698:	00409648 	.word	0x00409648
  40669c:	00409710 	.word	0x00409710
  4066a0:	40240000 	.word	0x40240000
  4066a4:	3fe00000 	.word	0x3fe00000
  4066a8:	2b39      	cmp	r3, #57	; 0x39
  4066aa:	f8cd b014 	str.w	fp, [sp, #20]
  4066ae:	46d0      	mov	r8, sl
  4066b0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4066b4:	469a      	mov	sl, r3
  4066b6:	d0c5      	beq.n	406644 <_dtoa_r+0xd6c>
  4066b8:	f1bb 0f00 	cmp.w	fp, #0
  4066bc:	f73f aebc 	bgt.w	406438 <_dtoa_r+0xb60>
  4066c0:	e6bc      	b.n	40643c <_dtoa_r+0xb64>
  4066c2:	f47f aebb 	bne.w	40643c <_dtoa_r+0xb64>
  4066c6:	f01a 0f01 	tst.w	sl, #1
  4066ca:	f43f aeb7 	beq.w	40643c <_dtoa_r+0xb64>
  4066ce:	e6af      	b.n	406430 <_dtoa_r+0xb58>
  4066d0:	f04f 0800 	mov.w	r8, #0
  4066d4:	4646      	mov	r6, r8
  4066d6:	e531      	b.n	40613c <_dtoa_r+0x864>
  4066d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4066da:	2b02      	cmp	r3, #2
  4066dc:	dc21      	bgt.n	406722 <_dtoa_r+0xe4a>
  4066de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4066e0:	e604      	b.n	4062ec <_dtoa_r+0xa14>
  4066e2:	f04f 0802 	mov.w	r8, #2
  4066e6:	e45d      	b.n	405fa4 <_dtoa_r+0x6cc>
  4066e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4066ea:	2b02      	cmp	r3, #2
  4066ec:	dc19      	bgt.n	406722 <_dtoa_r+0xe4a>
  4066ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4066f0:	e563      	b.n	4061ba <_dtoa_r+0x8e2>
  4066f2:	2400      	movs	r4, #0
  4066f4:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4066f8:	4621      	mov	r1, r4
  4066fa:	4648      	mov	r0, r9
  4066fc:	f000 fc08 	bl	406f10 <_Balloc>
  406700:	f04f 33ff 	mov.w	r3, #4294967295
  406704:	9306      	str	r3, [sp, #24]
  406706:	930d      	str	r3, [sp, #52]	; 0x34
  406708:	2301      	movs	r3, #1
  40670a:	9007      	str	r0, [sp, #28]
  40670c:	9421      	str	r4, [sp, #132]	; 0x84
  40670e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406712:	9309      	str	r3, [sp, #36]	; 0x24
  406714:	f7ff b9e9 	b.w	405aea <_dtoa_r+0x212>
  406718:	f43f ab3d 	beq.w	405d96 <_dtoa_r+0x4be>
  40671c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406720:	e522      	b.n	406168 <_dtoa_r+0x890>
  406722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406724:	9306      	str	r3, [sp, #24]
  406726:	e5e9      	b.n	4062fc <_dtoa_r+0xa24>
  406728:	2501      	movs	r5, #1
  40672a:	f7ff b9a8 	b.w	405a7e <_dtoa_r+0x1a6>
  40672e:	bf00      	nop

00406730 <__libc_fini_array>:
  406730:	b538      	push	{r3, r4, r5, lr}
  406732:	4d07      	ldr	r5, [pc, #28]	; (406750 <__libc_fini_array+0x20>)
  406734:	4c07      	ldr	r4, [pc, #28]	; (406754 <__libc_fini_array+0x24>)
  406736:	1b2c      	subs	r4, r5, r4
  406738:	10a4      	asrs	r4, r4, #2
  40673a:	d005      	beq.n	406748 <__libc_fini_array+0x18>
  40673c:	3c01      	subs	r4, #1
  40673e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406742:	4798      	blx	r3
  406744:	2c00      	cmp	r4, #0
  406746:	d1f9      	bne.n	40673c <__libc_fini_array+0xc>
  406748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40674c:	f003 b804 	b.w	409758 <_fini>
  406750:	00409768 	.word	0x00409768
  406754:	00409764 	.word	0x00409764

00406758 <_localeconv_r>:
  406758:	4800      	ldr	r0, [pc, #0]	; (40675c <_localeconv_r+0x4>)
  40675a:	4770      	bx	lr
  40675c:	2000043c 	.word	0x2000043c

00406760 <_malloc_r>:
  406760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406764:	f101 050b 	add.w	r5, r1, #11
  406768:	2d16      	cmp	r5, #22
  40676a:	b083      	sub	sp, #12
  40676c:	4606      	mov	r6, r0
  40676e:	f240 809f 	bls.w	4068b0 <_malloc_r+0x150>
  406772:	f035 0507 	bics.w	r5, r5, #7
  406776:	f100 80bf 	bmi.w	4068f8 <_malloc_r+0x198>
  40677a:	42a9      	cmp	r1, r5
  40677c:	f200 80bc 	bhi.w	4068f8 <_malloc_r+0x198>
  406780:	f000 fbc2 	bl	406f08 <__malloc_lock>
  406784:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  406788:	f0c0 829c 	bcc.w	406cc4 <_malloc_r+0x564>
  40678c:	0a6b      	lsrs	r3, r5, #9
  40678e:	f000 80ba 	beq.w	406906 <_malloc_r+0x1a6>
  406792:	2b04      	cmp	r3, #4
  406794:	f200 8183 	bhi.w	406a9e <_malloc_r+0x33e>
  406798:	09a8      	lsrs	r0, r5, #6
  40679a:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40679e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4067a2:	3038      	adds	r0, #56	; 0x38
  4067a4:	4fc4      	ldr	r7, [pc, #784]	; (406ab8 <_malloc_r+0x358>)
  4067a6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4067aa:	f1a3 0108 	sub.w	r1, r3, #8
  4067ae:	685c      	ldr	r4, [r3, #4]
  4067b0:	42a1      	cmp	r1, r4
  4067b2:	d107      	bne.n	4067c4 <_malloc_r+0x64>
  4067b4:	e0ac      	b.n	406910 <_malloc_r+0x1b0>
  4067b6:	2a00      	cmp	r2, #0
  4067b8:	f280 80ac 	bge.w	406914 <_malloc_r+0x1b4>
  4067bc:	68e4      	ldr	r4, [r4, #12]
  4067be:	42a1      	cmp	r1, r4
  4067c0:	f000 80a6 	beq.w	406910 <_malloc_r+0x1b0>
  4067c4:	6863      	ldr	r3, [r4, #4]
  4067c6:	f023 0303 	bic.w	r3, r3, #3
  4067ca:	1b5a      	subs	r2, r3, r5
  4067cc:	2a0f      	cmp	r2, #15
  4067ce:	ddf2      	ble.n	4067b6 <_malloc_r+0x56>
  4067d0:	49b9      	ldr	r1, [pc, #740]	; (406ab8 <_malloc_r+0x358>)
  4067d2:	693c      	ldr	r4, [r7, #16]
  4067d4:	f101 0e08 	add.w	lr, r1, #8
  4067d8:	4574      	cmp	r4, lr
  4067da:	f000 81b3 	beq.w	406b44 <_malloc_r+0x3e4>
  4067de:	6863      	ldr	r3, [r4, #4]
  4067e0:	f023 0303 	bic.w	r3, r3, #3
  4067e4:	1b5a      	subs	r2, r3, r5
  4067e6:	2a0f      	cmp	r2, #15
  4067e8:	f300 8199 	bgt.w	406b1e <_malloc_r+0x3be>
  4067ec:	2a00      	cmp	r2, #0
  4067ee:	f8c1 e014 	str.w	lr, [r1, #20]
  4067f2:	f8c1 e010 	str.w	lr, [r1, #16]
  4067f6:	f280 809e 	bge.w	406936 <_malloc_r+0x1d6>
  4067fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4067fe:	f080 8167 	bcs.w	406ad0 <_malloc_r+0x370>
  406802:	08db      	lsrs	r3, r3, #3
  406804:	f103 0c01 	add.w	ip, r3, #1
  406808:	2201      	movs	r2, #1
  40680a:	109b      	asrs	r3, r3, #2
  40680c:	fa02 f303 	lsl.w	r3, r2, r3
  406810:	684a      	ldr	r2, [r1, #4]
  406812:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  406816:	f8c4 8008 	str.w	r8, [r4, #8]
  40681a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40681e:	431a      	orrs	r2, r3
  406820:	f1a9 0308 	sub.w	r3, r9, #8
  406824:	60e3      	str	r3, [r4, #12]
  406826:	604a      	str	r2, [r1, #4]
  406828:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40682c:	f8c8 400c 	str.w	r4, [r8, #12]
  406830:	1083      	asrs	r3, r0, #2
  406832:	2401      	movs	r4, #1
  406834:	409c      	lsls	r4, r3
  406836:	4294      	cmp	r4, r2
  406838:	f200 808a 	bhi.w	406950 <_malloc_r+0x1f0>
  40683c:	4214      	tst	r4, r2
  40683e:	d106      	bne.n	40684e <_malloc_r+0xee>
  406840:	f020 0003 	bic.w	r0, r0, #3
  406844:	0064      	lsls	r4, r4, #1
  406846:	4214      	tst	r4, r2
  406848:	f100 0004 	add.w	r0, r0, #4
  40684c:	d0fa      	beq.n	406844 <_malloc_r+0xe4>
  40684e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406852:	46cc      	mov	ip, r9
  406854:	4680      	mov	r8, r0
  406856:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40685a:	458c      	cmp	ip, r1
  40685c:	d107      	bne.n	40686e <_malloc_r+0x10e>
  40685e:	e173      	b.n	406b48 <_malloc_r+0x3e8>
  406860:	2a00      	cmp	r2, #0
  406862:	f280 8181 	bge.w	406b68 <_malloc_r+0x408>
  406866:	68c9      	ldr	r1, [r1, #12]
  406868:	458c      	cmp	ip, r1
  40686a:	f000 816d 	beq.w	406b48 <_malloc_r+0x3e8>
  40686e:	684b      	ldr	r3, [r1, #4]
  406870:	f023 0303 	bic.w	r3, r3, #3
  406874:	1b5a      	subs	r2, r3, r5
  406876:	2a0f      	cmp	r2, #15
  406878:	ddf2      	ble.n	406860 <_malloc_r+0x100>
  40687a:	460c      	mov	r4, r1
  40687c:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406880:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406884:	194b      	adds	r3, r1, r5
  406886:	f045 0501 	orr.w	r5, r5, #1
  40688a:	604d      	str	r5, [r1, #4]
  40688c:	f042 0101 	orr.w	r1, r2, #1
  406890:	f8c8 c00c 	str.w	ip, [r8, #12]
  406894:	4630      	mov	r0, r6
  406896:	f8cc 8008 	str.w	r8, [ip, #8]
  40689a:	617b      	str	r3, [r7, #20]
  40689c:	613b      	str	r3, [r7, #16]
  40689e:	f8c3 e00c 	str.w	lr, [r3, #12]
  4068a2:	f8c3 e008 	str.w	lr, [r3, #8]
  4068a6:	6059      	str	r1, [r3, #4]
  4068a8:	509a      	str	r2, [r3, r2]
  4068aa:	f000 fb2f 	bl	406f0c <__malloc_unlock>
  4068ae:	e01f      	b.n	4068f0 <_malloc_r+0x190>
  4068b0:	2910      	cmp	r1, #16
  4068b2:	d821      	bhi.n	4068f8 <_malloc_r+0x198>
  4068b4:	f000 fb28 	bl	406f08 <__malloc_lock>
  4068b8:	2510      	movs	r5, #16
  4068ba:	2306      	movs	r3, #6
  4068bc:	2002      	movs	r0, #2
  4068be:	4f7e      	ldr	r7, [pc, #504]	; (406ab8 <_malloc_r+0x358>)
  4068c0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4068c4:	f1a3 0208 	sub.w	r2, r3, #8
  4068c8:	685c      	ldr	r4, [r3, #4]
  4068ca:	4294      	cmp	r4, r2
  4068cc:	f000 8145 	beq.w	406b5a <_malloc_r+0x3fa>
  4068d0:	6863      	ldr	r3, [r4, #4]
  4068d2:	68e1      	ldr	r1, [r4, #12]
  4068d4:	68a5      	ldr	r5, [r4, #8]
  4068d6:	f023 0303 	bic.w	r3, r3, #3
  4068da:	4423      	add	r3, r4
  4068dc:	4630      	mov	r0, r6
  4068de:	685a      	ldr	r2, [r3, #4]
  4068e0:	60e9      	str	r1, [r5, #12]
  4068e2:	f042 0201 	orr.w	r2, r2, #1
  4068e6:	608d      	str	r5, [r1, #8]
  4068e8:	605a      	str	r2, [r3, #4]
  4068ea:	f000 fb0f 	bl	406f0c <__malloc_unlock>
  4068ee:	3408      	adds	r4, #8
  4068f0:	4620      	mov	r0, r4
  4068f2:	b003      	add	sp, #12
  4068f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068f8:	2400      	movs	r4, #0
  4068fa:	230c      	movs	r3, #12
  4068fc:	4620      	mov	r0, r4
  4068fe:	6033      	str	r3, [r6, #0]
  406900:	b003      	add	sp, #12
  406902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406906:	2380      	movs	r3, #128	; 0x80
  406908:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40690c:	203f      	movs	r0, #63	; 0x3f
  40690e:	e749      	b.n	4067a4 <_malloc_r+0x44>
  406910:	4670      	mov	r0, lr
  406912:	e75d      	b.n	4067d0 <_malloc_r+0x70>
  406914:	4423      	add	r3, r4
  406916:	68e1      	ldr	r1, [r4, #12]
  406918:	685a      	ldr	r2, [r3, #4]
  40691a:	68a5      	ldr	r5, [r4, #8]
  40691c:	f042 0201 	orr.w	r2, r2, #1
  406920:	60e9      	str	r1, [r5, #12]
  406922:	4630      	mov	r0, r6
  406924:	608d      	str	r5, [r1, #8]
  406926:	605a      	str	r2, [r3, #4]
  406928:	f000 faf0 	bl	406f0c <__malloc_unlock>
  40692c:	3408      	adds	r4, #8
  40692e:	4620      	mov	r0, r4
  406930:	b003      	add	sp, #12
  406932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406936:	4423      	add	r3, r4
  406938:	4630      	mov	r0, r6
  40693a:	685a      	ldr	r2, [r3, #4]
  40693c:	f042 0201 	orr.w	r2, r2, #1
  406940:	605a      	str	r2, [r3, #4]
  406942:	f000 fae3 	bl	406f0c <__malloc_unlock>
  406946:	3408      	adds	r4, #8
  406948:	4620      	mov	r0, r4
  40694a:	b003      	add	sp, #12
  40694c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406950:	68bc      	ldr	r4, [r7, #8]
  406952:	6863      	ldr	r3, [r4, #4]
  406954:	f023 0803 	bic.w	r8, r3, #3
  406958:	45a8      	cmp	r8, r5
  40695a:	d304      	bcc.n	406966 <_malloc_r+0x206>
  40695c:	ebc5 0308 	rsb	r3, r5, r8
  406960:	2b0f      	cmp	r3, #15
  406962:	f300 808c 	bgt.w	406a7e <_malloc_r+0x31e>
  406966:	4b55      	ldr	r3, [pc, #340]	; (406abc <_malloc_r+0x35c>)
  406968:	f8df 9160 	ldr.w	r9, [pc, #352]	; 406acc <_malloc_r+0x36c>
  40696c:	681a      	ldr	r2, [r3, #0]
  40696e:	f8d9 3000 	ldr.w	r3, [r9]
  406972:	3301      	adds	r3, #1
  406974:	442a      	add	r2, r5
  406976:	eb04 0a08 	add.w	sl, r4, r8
  40697a:	f000 8160 	beq.w	406c3e <_malloc_r+0x4de>
  40697e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  406982:	320f      	adds	r2, #15
  406984:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  406988:	f022 020f 	bic.w	r2, r2, #15
  40698c:	4611      	mov	r1, r2
  40698e:	4630      	mov	r0, r6
  406990:	9201      	str	r2, [sp, #4]
  406992:	f000 fdcb 	bl	40752c <_sbrk_r>
  406996:	f1b0 3fff 	cmp.w	r0, #4294967295
  40699a:	4683      	mov	fp, r0
  40699c:	9a01      	ldr	r2, [sp, #4]
  40699e:	f000 8158 	beq.w	406c52 <_malloc_r+0x4f2>
  4069a2:	4582      	cmp	sl, r0
  4069a4:	f200 80fc 	bhi.w	406ba0 <_malloc_r+0x440>
  4069a8:	4b45      	ldr	r3, [pc, #276]	; (406ac0 <_malloc_r+0x360>)
  4069aa:	6819      	ldr	r1, [r3, #0]
  4069ac:	45da      	cmp	sl, fp
  4069ae:	4411      	add	r1, r2
  4069b0:	6019      	str	r1, [r3, #0]
  4069b2:	f000 8153 	beq.w	406c5c <_malloc_r+0x4fc>
  4069b6:	f8d9 0000 	ldr.w	r0, [r9]
  4069ba:	f8df e110 	ldr.w	lr, [pc, #272]	; 406acc <_malloc_r+0x36c>
  4069be:	3001      	adds	r0, #1
  4069c0:	bf1b      	ittet	ne
  4069c2:	ebca 0a0b 	rsbne	sl, sl, fp
  4069c6:	4451      	addne	r1, sl
  4069c8:	f8ce b000 	streq.w	fp, [lr]
  4069cc:	6019      	strne	r1, [r3, #0]
  4069ce:	f01b 0107 	ands.w	r1, fp, #7
  4069d2:	f000 8117 	beq.w	406c04 <_malloc_r+0x4a4>
  4069d6:	f1c1 0008 	rsb	r0, r1, #8
  4069da:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4069de:	4483      	add	fp, r0
  4069e0:	3108      	adds	r1, #8
  4069e2:	445a      	add	r2, fp
  4069e4:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4069e8:	ebc2 0901 	rsb	r9, r2, r1
  4069ec:	4649      	mov	r1, r9
  4069ee:	4630      	mov	r0, r6
  4069f0:	9301      	str	r3, [sp, #4]
  4069f2:	f000 fd9b 	bl	40752c <_sbrk_r>
  4069f6:	1c43      	adds	r3, r0, #1
  4069f8:	9b01      	ldr	r3, [sp, #4]
  4069fa:	f000 813f 	beq.w	406c7c <_malloc_r+0x51c>
  4069fe:	ebcb 0200 	rsb	r2, fp, r0
  406a02:	444a      	add	r2, r9
  406a04:	f042 0201 	orr.w	r2, r2, #1
  406a08:	6819      	ldr	r1, [r3, #0]
  406a0a:	f8c7 b008 	str.w	fp, [r7, #8]
  406a0e:	4449      	add	r1, r9
  406a10:	42bc      	cmp	r4, r7
  406a12:	f8cb 2004 	str.w	r2, [fp, #4]
  406a16:	6019      	str	r1, [r3, #0]
  406a18:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 406ac0 <_malloc_r+0x360>
  406a1c:	d016      	beq.n	406a4c <_malloc_r+0x2ec>
  406a1e:	f1b8 0f0f 	cmp.w	r8, #15
  406a22:	f240 80fd 	bls.w	406c20 <_malloc_r+0x4c0>
  406a26:	6862      	ldr	r2, [r4, #4]
  406a28:	f1a8 030c 	sub.w	r3, r8, #12
  406a2c:	f023 0307 	bic.w	r3, r3, #7
  406a30:	18e0      	adds	r0, r4, r3
  406a32:	f002 0201 	and.w	r2, r2, #1
  406a36:	f04f 0e05 	mov.w	lr, #5
  406a3a:	431a      	orrs	r2, r3
  406a3c:	2b0f      	cmp	r3, #15
  406a3e:	6062      	str	r2, [r4, #4]
  406a40:	f8c0 e004 	str.w	lr, [r0, #4]
  406a44:	f8c0 e008 	str.w	lr, [r0, #8]
  406a48:	f200 811c 	bhi.w	406c84 <_malloc_r+0x524>
  406a4c:	4b1d      	ldr	r3, [pc, #116]	; (406ac4 <_malloc_r+0x364>)
  406a4e:	68bc      	ldr	r4, [r7, #8]
  406a50:	681a      	ldr	r2, [r3, #0]
  406a52:	4291      	cmp	r1, r2
  406a54:	bf88      	it	hi
  406a56:	6019      	strhi	r1, [r3, #0]
  406a58:	4b1b      	ldr	r3, [pc, #108]	; (406ac8 <_malloc_r+0x368>)
  406a5a:	681a      	ldr	r2, [r3, #0]
  406a5c:	4291      	cmp	r1, r2
  406a5e:	6862      	ldr	r2, [r4, #4]
  406a60:	bf88      	it	hi
  406a62:	6019      	strhi	r1, [r3, #0]
  406a64:	f022 0203 	bic.w	r2, r2, #3
  406a68:	4295      	cmp	r5, r2
  406a6a:	eba2 0305 	sub.w	r3, r2, r5
  406a6e:	d801      	bhi.n	406a74 <_malloc_r+0x314>
  406a70:	2b0f      	cmp	r3, #15
  406a72:	dc04      	bgt.n	406a7e <_malloc_r+0x31e>
  406a74:	4630      	mov	r0, r6
  406a76:	f000 fa49 	bl	406f0c <__malloc_unlock>
  406a7a:	2400      	movs	r4, #0
  406a7c:	e738      	b.n	4068f0 <_malloc_r+0x190>
  406a7e:	1962      	adds	r2, r4, r5
  406a80:	f043 0301 	orr.w	r3, r3, #1
  406a84:	f045 0501 	orr.w	r5, r5, #1
  406a88:	6065      	str	r5, [r4, #4]
  406a8a:	4630      	mov	r0, r6
  406a8c:	60ba      	str	r2, [r7, #8]
  406a8e:	6053      	str	r3, [r2, #4]
  406a90:	f000 fa3c 	bl	406f0c <__malloc_unlock>
  406a94:	3408      	adds	r4, #8
  406a96:	4620      	mov	r0, r4
  406a98:	b003      	add	sp, #12
  406a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a9e:	2b14      	cmp	r3, #20
  406aa0:	d971      	bls.n	406b86 <_malloc_r+0x426>
  406aa2:	2b54      	cmp	r3, #84	; 0x54
  406aa4:	f200 80a4 	bhi.w	406bf0 <_malloc_r+0x490>
  406aa8:	0b28      	lsrs	r0, r5, #12
  406aaa:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  406aae:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406ab2:	306e      	adds	r0, #110	; 0x6e
  406ab4:	e676      	b.n	4067a4 <_malloc_r+0x44>
  406ab6:	bf00      	nop
  406ab8:	20000474 	.word	0x20000474
  406abc:	200191e4 	.word	0x200191e4
  406ac0:	200191e8 	.word	0x200191e8
  406ac4:	200191e0 	.word	0x200191e0
  406ac8:	200191dc 	.word	0x200191dc
  406acc:	20000880 	.word	0x20000880
  406ad0:	0a5a      	lsrs	r2, r3, #9
  406ad2:	2a04      	cmp	r2, #4
  406ad4:	d95e      	bls.n	406b94 <_malloc_r+0x434>
  406ad6:	2a14      	cmp	r2, #20
  406ad8:	f200 80b3 	bhi.w	406c42 <_malloc_r+0x4e2>
  406adc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406ae0:	0049      	lsls	r1, r1, #1
  406ae2:	325b      	adds	r2, #91	; 0x5b
  406ae4:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  406ae8:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  406aec:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 406ccc <_malloc_r+0x56c>
  406af0:	f1ac 0c08 	sub.w	ip, ip, #8
  406af4:	458c      	cmp	ip, r1
  406af6:	f000 8088 	beq.w	406c0a <_malloc_r+0x4aa>
  406afa:	684a      	ldr	r2, [r1, #4]
  406afc:	f022 0203 	bic.w	r2, r2, #3
  406b00:	4293      	cmp	r3, r2
  406b02:	d202      	bcs.n	406b0a <_malloc_r+0x3aa>
  406b04:	6889      	ldr	r1, [r1, #8]
  406b06:	458c      	cmp	ip, r1
  406b08:	d1f7      	bne.n	406afa <_malloc_r+0x39a>
  406b0a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406b0e:	687a      	ldr	r2, [r7, #4]
  406b10:	f8c4 c00c 	str.w	ip, [r4, #12]
  406b14:	60a1      	str	r1, [r4, #8]
  406b16:	f8cc 4008 	str.w	r4, [ip, #8]
  406b1a:	60cc      	str	r4, [r1, #12]
  406b1c:	e688      	b.n	406830 <_malloc_r+0xd0>
  406b1e:	1963      	adds	r3, r4, r5
  406b20:	f042 0701 	orr.w	r7, r2, #1
  406b24:	f045 0501 	orr.w	r5, r5, #1
  406b28:	6065      	str	r5, [r4, #4]
  406b2a:	4630      	mov	r0, r6
  406b2c:	614b      	str	r3, [r1, #20]
  406b2e:	610b      	str	r3, [r1, #16]
  406b30:	f8c3 e00c 	str.w	lr, [r3, #12]
  406b34:	f8c3 e008 	str.w	lr, [r3, #8]
  406b38:	605f      	str	r7, [r3, #4]
  406b3a:	509a      	str	r2, [r3, r2]
  406b3c:	3408      	adds	r4, #8
  406b3e:	f000 f9e5 	bl	406f0c <__malloc_unlock>
  406b42:	e6d5      	b.n	4068f0 <_malloc_r+0x190>
  406b44:	684a      	ldr	r2, [r1, #4]
  406b46:	e673      	b.n	406830 <_malloc_r+0xd0>
  406b48:	f108 0801 	add.w	r8, r8, #1
  406b4c:	f018 0f03 	tst.w	r8, #3
  406b50:	f10c 0c08 	add.w	ip, ip, #8
  406b54:	f47f ae7f 	bne.w	406856 <_malloc_r+0xf6>
  406b58:	e030      	b.n	406bbc <_malloc_r+0x45c>
  406b5a:	68dc      	ldr	r4, [r3, #12]
  406b5c:	42a3      	cmp	r3, r4
  406b5e:	bf08      	it	eq
  406b60:	3002      	addeq	r0, #2
  406b62:	f43f ae35 	beq.w	4067d0 <_malloc_r+0x70>
  406b66:	e6b3      	b.n	4068d0 <_malloc_r+0x170>
  406b68:	440b      	add	r3, r1
  406b6a:	460c      	mov	r4, r1
  406b6c:	685a      	ldr	r2, [r3, #4]
  406b6e:	68c9      	ldr	r1, [r1, #12]
  406b70:	f854 5f08 	ldr.w	r5, [r4, #8]!
  406b74:	f042 0201 	orr.w	r2, r2, #1
  406b78:	605a      	str	r2, [r3, #4]
  406b7a:	4630      	mov	r0, r6
  406b7c:	60e9      	str	r1, [r5, #12]
  406b7e:	608d      	str	r5, [r1, #8]
  406b80:	f000 f9c4 	bl	406f0c <__malloc_unlock>
  406b84:	e6b4      	b.n	4068f0 <_malloc_r+0x190>
  406b86:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  406b8a:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  406b8e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406b92:	e607      	b.n	4067a4 <_malloc_r+0x44>
  406b94:	099a      	lsrs	r2, r3, #6
  406b96:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406b9a:	0049      	lsls	r1, r1, #1
  406b9c:	3238      	adds	r2, #56	; 0x38
  406b9e:	e7a1      	b.n	406ae4 <_malloc_r+0x384>
  406ba0:	42bc      	cmp	r4, r7
  406ba2:	4b4a      	ldr	r3, [pc, #296]	; (406ccc <_malloc_r+0x56c>)
  406ba4:	f43f af00 	beq.w	4069a8 <_malloc_r+0x248>
  406ba8:	689c      	ldr	r4, [r3, #8]
  406baa:	6862      	ldr	r2, [r4, #4]
  406bac:	f022 0203 	bic.w	r2, r2, #3
  406bb0:	e75a      	b.n	406a68 <_malloc_r+0x308>
  406bb2:	f859 3908 	ldr.w	r3, [r9], #-8
  406bb6:	4599      	cmp	r9, r3
  406bb8:	f040 8082 	bne.w	406cc0 <_malloc_r+0x560>
  406bbc:	f010 0f03 	tst.w	r0, #3
  406bc0:	f100 30ff 	add.w	r0, r0, #4294967295
  406bc4:	d1f5      	bne.n	406bb2 <_malloc_r+0x452>
  406bc6:	687b      	ldr	r3, [r7, #4]
  406bc8:	ea23 0304 	bic.w	r3, r3, r4
  406bcc:	607b      	str	r3, [r7, #4]
  406bce:	0064      	lsls	r4, r4, #1
  406bd0:	429c      	cmp	r4, r3
  406bd2:	f63f aebd 	bhi.w	406950 <_malloc_r+0x1f0>
  406bd6:	2c00      	cmp	r4, #0
  406bd8:	f43f aeba 	beq.w	406950 <_malloc_r+0x1f0>
  406bdc:	421c      	tst	r4, r3
  406bde:	4640      	mov	r0, r8
  406be0:	f47f ae35 	bne.w	40684e <_malloc_r+0xee>
  406be4:	0064      	lsls	r4, r4, #1
  406be6:	421c      	tst	r4, r3
  406be8:	f100 0004 	add.w	r0, r0, #4
  406bec:	d0fa      	beq.n	406be4 <_malloc_r+0x484>
  406bee:	e62e      	b.n	40684e <_malloc_r+0xee>
  406bf0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406bf4:	d818      	bhi.n	406c28 <_malloc_r+0x4c8>
  406bf6:	0be8      	lsrs	r0, r5, #15
  406bf8:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  406bfc:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406c00:	3077      	adds	r0, #119	; 0x77
  406c02:	e5cf      	b.n	4067a4 <_malloc_r+0x44>
  406c04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406c08:	e6eb      	b.n	4069e2 <_malloc_r+0x282>
  406c0a:	2101      	movs	r1, #1
  406c0c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406c10:	1092      	asrs	r2, r2, #2
  406c12:	fa01 f202 	lsl.w	r2, r1, r2
  406c16:	431a      	orrs	r2, r3
  406c18:	f8c8 2004 	str.w	r2, [r8, #4]
  406c1c:	4661      	mov	r1, ip
  406c1e:	e777      	b.n	406b10 <_malloc_r+0x3b0>
  406c20:	2301      	movs	r3, #1
  406c22:	f8cb 3004 	str.w	r3, [fp, #4]
  406c26:	e725      	b.n	406a74 <_malloc_r+0x314>
  406c28:	f240 5254 	movw	r2, #1364	; 0x554
  406c2c:	4293      	cmp	r3, r2
  406c2e:	d820      	bhi.n	406c72 <_malloc_r+0x512>
  406c30:	0ca8      	lsrs	r0, r5, #18
  406c32:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  406c36:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406c3a:	307c      	adds	r0, #124	; 0x7c
  406c3c:	e5b2      	b.n	4067a4 <_malloc_r+0x44>
  406c3e:	3210      	adds	r2, #16
  406c40:	e6a4      	b.n	40698c <_malloc_r+0x22c>
  406c42:	2a54      	cmp	r2, #84	; 0x54
  406c44:	d826      	bhi.n	406c94 <_malloc_r+0x534>
  406c46:	0b1a      	lsrs	r2, r3, #12
  406c48:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406c4c:	0049      	lsls	r1, r1, #1
  406c4e:	326e      	adds	r2, #110	; 0x6e
  406c50:	e748      	b.n	406ae4 <_malloc_r+0x384>
  406c52:	68bc      	ldr	r4, [r7, #8]
  406c54:	6862      	ldr	r2, [r4, #4]
  406c56:	f022 0203 	bic.w	r2, r2, #3
  406c5a:	e705      	b.n	406a68 <_malloc_r+0x308>
  406c5c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406c60:	2800      	cmp	r0, #0
  406c62:	f47f aea8 	bne.w	4069b6 <_malloc_r+0x256>
  406c66:	4442      	add	r2, r8
  406c68:	68bb      	ldr	r3, [r7, #8]
  406c6a:	f042 0201 	orr.w	r2, r2, #1
  406c6e:	605a      	str	r2, [r3, #4]
  406c70:	e6ec      	b.n	406a4c <_malloc_r+0x2ec>
  406c72:	23fe      	movs	r3, #254	; 0xfe
  406c74:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  406c78:	207e      	movs	r0, #126	; 0x7e
  406c7a:	e593      	b.n	4067a4 <_malloc_r+0x44>
  406c7c:	2201      	movs	r2, #1
  406c7e:	f04f 0900 	mov.w	r9, #0
  406c82:	e6c1      	b.n	406a08 <_malloc_r+0x2a8>
  406c84:	f104 0108 	add.w	r1, r4, #8
  406c88:	4630      	mov	r0, r6
  406c8a:	f000 fe37 	bl	4078fc <_free_r>
  406c8e:	f8d9 1000 	ldr.w	r1, [r9]
  406c92:	e6db      	b.n	406a4c <_malloc_r+0x2ec>
  406c94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406c98:	d805      	bhi.n	406ca6 <_malloc_r+0x546>
  406c9a:	0bda      	lsrs	r2, r3, #15
  406c9c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406ca0:	0049      	lsls	r1, r1, #1
  406ca2:	3277      	adds	r2, #119	; 0x77
  406ca4:	e71e      	b.n	406ae4 <_malloc_r+0x384>
  406ca6:	f240 5154 	movw	r1, #1364	; 0x554
  406caa:	428a      	cmp	r2, r1
  406cac:	d805      	bhi.n	406cba <_malloc_r+0x55a>
  406cae:	0c9a      	lsrs	r2, r3, #18
  406cb0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406cb4:	0049      	lsls	r1, r1, #1
  406cb6:	327c      	adds	r2, #124	; 0x7c
  406cb8:	e714      	b.n	406ae4 <_malloc_r+0x384>
  406cba:	21fe      	movs	r1, #254	; 0xfe
  406cbc:	227e      	movs	r2, #126	; 0x7e
  406cbe:	e711      	b.n	406ae4 <_malloc_r+0x384>
  406cc0:	687b      	ldr	r3, [r7, #4]
  406cc2:	e784      	b.n	406bce <_malloc_r+0x46e>
  406cc4:	08e8      	lsrs	r0, r5, #3
  406cc6:	1c43      	adds	r3, r0, #1
  406cc8:	005b      	lsls	r3, r3, #1
  406cca:	e5f8      	b.n	4068be <_malloc_r+0x15e>
  406ccc:	20000474 	.word	0x20000474

00406cd0 <memchr>:
  406cd0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406cd4:	2a10      	cmp	r2, #16
  406cd6:	db2b      	blt.n	406d30 <memchr+0x60>
  406cd8:	f010 0f07 	tst.w	r0, #7
  406cdc:	d008      	beq.n	406cf0 <memchr+0x20>
  406cde:	f810 3b01 	ldrb.w	r3, [r0], #1
  406ce2:	3a01      	subs	r2, #1
  406ce4:	428b      	cmp	r3, r1
  406ce6:	d02d      	beq.n	406d44 <memchr+0x74>
  406ce8:	f010 0f07 	tst.w	r0, #7
  406cec:	b342      	cbz	r2, 406d40 <memchr+0x70>
  406cee:	d1f6      	bne.n	406cde <memchr+0xe>
  406cf0:	b4f0      	push	{r4, r5, r6, r7}
  406cf2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406cf6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406cfa:	f022 0407 	bic.w	r4, r2, #7
  406cfe:	f07f 0700 	mvns.w	r7, #0
  406d02:	2300      	movs	r3, #0
  406d04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406d08:	3c08      	subs	r4, #8
  406d0a:	ea85 0501 	eor.w	r5, r5, r1
  406d0e:	ea86 0601 	eor.w	r6, r6, r1
  406d12:	fa85 f547 	uadd8	r5, r5, r7
  406d16:	faa3 f587 	sel	r5, r3, r7
  406d1a:	fa86 f647 	uadd8	r6, r6, r7
  406d1e:	faa5 f687 	sel	r6, r5, r7
  406d22:	b98e      	cbnz	r6, 406d48 <memchr+0x78>
  406d24:	d1ee      	bne.n	406d04 <memchr+0x34>
  406d26:	bcf0      	pop	{r4, r5, r6, r7}
  406d28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406d2c:	f002 0207 	and.w	r2, r2, #7
  406d30:	b132      	cbz	r2, 406d40 <memchr+0x70>
  406d32:	f810 3b01 	ldrb.w	r3, [r0], #1
  406d36:	3a01      	subs	r2, #1
  406d38:	ea83 0301 	eor.w	r3, r3, r1
  406d3c:	b113      	cbz	r3, 406d44 <memchr+0x74>
  406d3e:	d1f8      	bne.n	406d32 <memchr+0x62>
  406d40:	2000      	movs	r0, #0
  406d42:	4770      	bx	lr
  406d44:	3801      	subs	r0, #1
  406d46:	4770      	bx	lr
  406d48:	2d00      	cmp	r5, #0
  406d4a:	bf06      	itte	eq
  406d4c:	4635      	moveq	r5, r6
  406d4e:	3803      	subeq	r0, #3
  406d50:	3807      	subne	r0, #7
  406d52:	f015 0f01 	tst.w	r5, #1
  406d56:	d107      	bne.n	406d68 <memchr+0x98>
  406d58:	3001      	adds	r0, #1
  406d5a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406d5e:	bf02      	ittt	eq
  406d60:	3001      	addeq	r0, #1
  406d62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406d66:	3001      	addeq	r0, #1
  406d68:	bcf0      	pop	{r4, r5, r6, r7}
  406d6a:	3801      	subs	r0, #1
  406d6c:	4770      	bx	lr
  406d6e:	bf00      	nop

00406d70 <memcmp>:
  406d70:	2a03      	cmp	r2, #3
  406d72:	b470      	push	{r4, r5, r6}
  406d74:	d926      	bls.n	406dc4 <memcmp+0x54>
  406d76:	ea40 0301 	orr.w	r3, r0, r1
  406d7a:	079b      	lsls	r3, r3, #30
  406d7c:	d011      	beq.n	406da2 <memcmp+0x32>
  406d7e:	7804      	ldrb	r4, [r0, #0]
  406d80:	780d      	ldrb	r5, [r1, #0]
  406d82:	42ac      	cmp	r4, r5
  406d84:	d122      	bne.n	406dcc <memcmp+0x5c>
  406d86:	4402      	add	r2, r0
  406d88:	1c43      	adds	r3, r0, #1
  406d8a:	e005      	b.n	406d98 <memcmp+0x28>
  406d8c:	f813 4b01 	ldrb.w	r4, [r3], #1
  406d90:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  406d94:	42ac      	cmp	r4, r5
  406d96:	d119      	bne.n	406dcc <memcmp+0x5c>
  406d98:	4293      	cmp	r3, r2
  406d9a:	d1f7      	bne.n	406d8c <memcmp+0x1c>
  406d9c:	2000      	movs	r0, #0
  406d9e:	bc70      	pop	{r4, r5, r6}
  406da0:	4770      	bx	lr
  406da2:	460c      	mov	r4, r1
  406da4:	4603      	mov	r3, r0
  406da6:	681e      	ldr	r6, [r3, #0]
  406da8:	6825      	ldr	r5, [r4, #0]
  406daa:	42ae      	cmp	r6, r5
  406dac:	4618      	mov	r0, r3
  406dae:	4621      	mov	r1, r4
  406db0:	f103 0304 	add.w	r3, r3, #4
  406db4:	f104 0404 	add.w	r4, r4, #4
  406db8:	d1e1      	bne.n	406d7e <memcmp+0xe>
  406dba:	3a04      	subs	r2, #4
  406dbc:	2a03      	cmp	r2, #3
  406dbe:	4618      	mov	r0, r3
  406dc0:	4621      	mov	r1, r4
  406dc2:	d8f0      	bhi.n	406da6 <memcmp+0x36>
  406dc4:	2a00      	cmp	r2, #0
  406dc6:	d1da      	bne.n	406d7e <memcmp+0xe>
  406dc8:	4610      	mov	r0, r2
  406dca:	e7e8      	b.n	406d9e <memcmp+0x2e>
  406dcc:	1b60      	subs	r0, r4, r5
  406dce:	bc70      	pop	{r4, r5, r6}
  406dd0:	4770      	bx	lr
  406dd2:	bf00      	nop

00406dd4 <memcpy>:
  406dd4:	4684      	mov	ip, r0
  406dd6:	ea41 0300 	orr.w	r3, r1, r0
  406dda:	f013 0303 	ands.w	r3, r3, #3
  406dde:	d16d      	bne.n	406ebc <memcpy+0xe8>
  406de0:	3a40      	subs	r2, #64	; 0x40
  406de2:	d341      	bcc.n	406e68 <memcpy+0x94>
  406de4:	f851 3b04 	ldr.w	r3, [r1], #4
  406de8:	f840 3b04 	str.w	r3, [r0], #4
  406dec:	f851 3b04 	ldr.w	r3, [r1], #4
  406df0:	f840 3b04 	str.w	r3, [r0], #4
  406df4:	f851 3b04 	ldr.w	r3, [r1], #4
  406df8:	f840 3b04 	str.w	r3, [r0], #4
  406dfc:	f851 3b04 	ldr.w	r3, [r1], #4
  406e00:	f840 3b04 	str.w	r3, [r0], #4
  406e04:	f851 3b04 	ldr.w	r3, [r1], #4
  406e08:	f840 3b04 	str.w	r3, [r0], #4
  406e0c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e10:	f840 3b04 	str.w	r3, [r0], #4
  406e14:	f851 3b04 	ldr.w	r3, [r1], #4
  406e18:	f840 3b04 	str.w	r3, [r0], #4
  406e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e20:	f840 3b04 	str.w	r3, [r0], #4
  406e24:	f851 3b04 	ldr.w	r3, [r1], #4
  406e28:	f840 3b04 	str.w	r3, [r0], #4
  406e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e30:	f840 3b04 	str.w	r3, [r0], #4
  406e34:	f851 3b04 	ldr.w	r3, [r1], #4
  406e38:	f840 3b04 	str.w	r3, [r0], #4
  406e3c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e40:	f840 3b04 	str.w	r3, [r0], #4
  406e44:	f851 3b04 	ldr.w	r3, [r1], #4
  406e48:	f840 3b04 	str.w	r3, [r0], #4
  406e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e50:	f840 3b04 	str.w	r3, [r0], #4
  406e54:	f851 3b04 	ldr.w	r3, [r1], #4
  406e58:	f840 3b04 	str.w	r3, [r0], #4
  406e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e60:	f840 3b04 	str.w	r3, [r0], #4
  406e64:	3a40      	subs	r2, #64	; 0x40
  406e66:	d2bd      	bcs.n	406de4 <memcpy+0x10>
  406e68:	3230      	adds	r2, #48	; 0x30
  406e6a:	d311      	bcc.n	406e90 <memcpy+0xbc>
  406e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e70:	f840 3b04 	str.w	r3, [r0], #4
  406e74:	f851 3b04 	ldr.w	r3, [r1], #4
  406e78:	f840 3b04 	str.w	r3, [r0], #4
  406e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  406e80:	f840 3b04 	str.w	r3, [r0], #4
  406e84:	f851 3b04 	ldr.w	r3, [r1], #4
  406e88:	f840 3b04 	str.w	r3, [r0], #4
  406e8c:	3a10      	subs	r2, #16
  406e8e:	d2ed      	bcs.n	406e6c <memcpy+0x98>
  406e90:	320c      	adds	r2, #12
  406e92:	d305      	bcc.n	406ea0 <memcpy+0xcc>
  406e94:	f851 3b04 	ldr.w	r3, [r1], #4
  406e98:	f840 3b04 	str.w	r3, [r0], #4
  406e9c:	3a04      	subs	r2, #4
  406e9e:	d2f9      	bcs.n	406e94 <memcpy+0xc0>
  406ea0:	3204      	adds	r2, #4
  406ea2:	d008      	beq.n	406eb6 <memcpy+0xe2>
  406ea4:	07d2      	lsls	r2, r2, #31
  406ea6:	bf1c      	itt	ne
  406ea8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406eac:	f800 3b01 	strbne.w	r3, [r0], #1
  406eb0:	d301      	bcc.n	406eb6 <memcpy+0xe2>
  406eb2:	880b      	ldrh	r3, [r1, #0]
  406eb4:	8003      	strh	r3, [r0, #0]
  406eb6:	4660      	mov	r0, ip
  406eb8:	4770      	bx	lr
  406eba:	bf00      	nop
  406ebc:	2a08      	cmp	r2, #8
  406ebe:	d313      	bcc.n	406ee8 <memcpy+0x114>
  406ec0:	078b      	lsls	r3, r1, #30
  406ec2:	d08d      	beq.n	406de0 <memcpy+0xc>
  406ec4:	f010 0303 	ands.w	r3, r0, #3
  406ec8:	d08a      	beq.n	406de0 <memcpy+0xc>
  406eca:	f1c3 0304 	rsb	r3, r3, #4
  406ece:	1ad2      	subs	r2, r2, r3
  406ed0:	07db      	lsls	r3, r3, #31
  406ed2:	bf1c      	itt	ne
  406ed4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406ed8:	f800 3b01 	strbne.w	r3, [r0], #1
  406edc:	d380      	bcc.n	406de0 <memcpy+0xc>
  406ede:	f831 3b02 	ldrh.w	r3, [r1], #2
  406ee2:	f820 3b02 	strh.w	r3, [r0], #2
  406ee6:	e77b      	b.n	406de0 <memcpy+0xc>
  406ee8:	3a04      	subs	r2, #4
  406eea:	d3d9      	bcc.n	406ea0 <memcpy+0xcc>
  406eec:	3a01      	subs	r2, #1
  406eee:	f811 3b01 	ldrb.w	r3, [r1], #1
  406ef2:	f800 3b01 	strb.w	r3, [r0], #1
  406ef6:	d2f9      	bcs.n	406eec <memcpy+0x118>
  406ef8:	780b      	ldrb	r3, [r1, #0]
  406efa:	7003      	strb	r3, [r0, #0]
  406efc:	784b      	ldrb	r3, [r1, #1]
  406efe:	7043      	strb	r3, [r0, #1]
  406f00:	788b      	ldrb	r3, [r1, #2]
  406f02:	7083      	strb	r3, [r0, #2]
  406f04:	4660      	mov	r0, ip
  406f06:	4770      	bx	lr

00406f08 <__malloc_lock>:
  406f08:	4770      	bx	lr
  406f0a:	bf00      	nop

00406f0c <__malloc_unlock>:
  406f0c:	4770      	bx	lr
  406f0e:	bf00      	nop

00406f10 <_Balloc>:
  406f10:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406f12:	b570      	push	{r4, r5, r6, lr}
  406f14:	4605      	mov	r5, r0
  406f16:	460c      	mov	r4, r1
  406f18:	b14b      	cbz	r3, 406f2e <_Balloc+0x1e>
  406f1a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406f1e:	b180      	cbz	r0, 406f42 <_Balloc+0x32>
  406f20:	6802      	ldr	r2, [r0, #0]
  406f22:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406f26:	2300      	movs	r3, #0
  406f28:	6103      	str	r3, [r0, #16]
  406f2a:	60c3      	str	r3, [r0, #12]
  406f2c:	bd70      	pop	{r4, r5, r6, pc}
  406f2e:	2221      	movs	r2, #33	; 0x21
  406f30:	2104      	movs	r1, #4
  406f32:	f000 fc65 	bl	407800 <_calloc_r>
  406f36:	64e8      	str	r0, [r5, #76]	; 0x4c
  406f38:	4603      	mov	r3, r0
  406f3a:	2800      	cmp	r0, #0
  406f3c:	d1ed      	bne.n	406f1a <_Balloc+0xa>
  406f3e:	2000      	movs	r0, #0
  406f40:	bd70      	pop	{r4, r5, r6, pc}
  406f42:	2101      	movs	r1, #1
  406f44:	fa01 f604 	lsl.w	r6, r1, r4
  406f48:	1d72      	adds	r2, r6, #5
  406f4a:	4628      	mov	r0, r5
  406f4c:	0092      	lsls	r2, r2, #2
  406f4e:	f000 fc57 	bl	407800 <_calloc_r>
  406f52:	2800      	cmp	r0, #0
  406f54:	d0f3      	beq.n	406f3e <_Balloc+0x2e>
  406f56:	6044      	str	r4, [r0, #4]
  406f58:	6086      	str	r6, [r0, #8]
  406f5a:	e7e4      	b.n	406f26 <_Balloc+0x16>

00406f5c <_Bfree>:
  406f5c:	b131      	cbz	r1, 406f6c <_Bfree+0x10>
  406f5e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406f60:	684a      	ldr	r2, [r1, #4]
  406f62:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406f66:	6008      	str	r0, [r1, #0]
  406f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406f6c:	4770      	bx	lr
  406f6e:	bf00      	nop

00406f70 <__multadd>:
  406f70:	b5f0      	push	{r4, r5, r6, r7, lr}
  406f72:	690c      	ldr	r4, [r1, #16]
  406f74:	b083      	sub	sp, #12
  406f76:	460d      	mov	r5, r1
  406f78:	4606      	mov	r6, r0
  406f7a:	f101 0e14 	add.w	lr, r1, #20
  406f7e:	2700      	movs	r7, #0
  406f80:	f8de 0000 	ldr.w	r0, [lr]
  406f84:	b281      	uxth	r1, r0
  406f86:	fb02 3101 	mla	r1, r2, r1, r3
  406f8a:	0c0b      	lsrs	r3, r1, #16
  406f8c:	0c00      	lsrs	r0, r0, #16
  406f8e:	fb02 3300 	mla	r3, r2, r0, r3
  406f92:	b289      	uxth	r1, r1
  406f94:	3701      	adds	r7, #1
  406f96:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  406f9a:	42bc      	cmp	r4, r7
  406f9c:	f84e 1b04 	str.w	r1, [lr], #4
  406fa0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  406fa4:	dcec      	bgt.n	406f80 <__multadd+0x10>
  406fa6:	b13b      	cbz	r3, 406fb8 <__multadd+0x48>
  406fa8:	68aa      	ldr	r2, [r5, #8]
  406faa:	4294      	cmp	r4, r2
  406fac:	da07      	bge.n	406fbe <__multadd+0x4e>
  406fae:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406fb2:	3401      	adds	r4, #1
  406fb4:	6153      	str	r3, [r2, #20]
  406fb6:	612c      	str	r4, [r5, #16]
  406fb8:	4628      	mov	r0, r5
  406fba:	b003      	add	sp, #12
  406fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406fbe:	6869      	ldr	r1, [r5, #4]
  406fc0:	9301      	str	r3, [sp, #4]
  406fc2:	3101      	adds	r1, #1
  406fc4:	4630      	mov	r0, r6
  406fc6:	f7ff ffa3 	bl	406f10 <_Balloc>
  406fca:	692a      	ldr	r2, [r5, #16]
  406fcc:	3202      	adds	r2, #2
  406fce:	f105 010c 	add.w	r1, r5, #12
  406fd2:	4607      	mov	r7, r0
  406fd4:	0092      	lsls	r2, r2, #2
  406fd6:	300c      	adds	r0, #12
  406fd8:	f7ff fefc 	bl	406dd4 <memcpy>
  406fdc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406fde:	6869      	ldr	r1, [r5, #4]
  406fe0:	9b01      	ldr	r3, [sp, #4]
  406fe2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406fe6:	6028      	str	r0, [r5, #0]
  406fe8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406fec:	463d      	mov	r5, r7
  406fee:	e7de      	b.n	406fae <__multadd+0x3e>

00406ff0 <__hi0bits>:
  406ff0:	0c03      	lsrs	r3, r0, #16
  406ff2:	041b      	lsls	r3, r3, #16
  406ff4:	b9b3      	cbnz	r3, 407024 <__hi0bits+0x34>
  406ff6:	0400      	lsls	r0, r0, #16
  406ff8:	2310      	movs	r3, #16
  406ffa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406ffe:	bf04      	itt	eq
  407000:	0200      	lsleq	r0, r0, #8
  407002:	3308      	addeq	r3, #8
  407004:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407008:	bf04      	itt	eq
  40700a:	0100      	lsleq	r0, r0, #4
  40700c:	3304      	addeq	r3, #4
  40700e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407012:	bf04      	itt	eq
  407014:	0080      	lsleq	r0, r0, #2
  407016:	3302      	addeq	r3, #2
  407018:	2800      	cmp	r0, #0
  40701a:	db07      	blt.n	40702c <__hi0bits+0x3c>
  40701c:	0042      	lsls	r2, r0, #1
  40701e:	d403      	bmi.n	407028 <__hi0bits+0x38>
  407020:	2020      	movs	r0, #32
  407022:	4770      	bx	lr
  407024:	2300      	movs	r3, #0
  407026:	e7e8      	b.n	406ffa <__hi0bits+0xa>
  407028:	1c58      	adds	r0, r3, #1
  40702a:	4770      	bx	lr
  40702c:	4618      	mov	r0, r3
  40702e:	4770      	bx	lr

00407030 <__lo0bits>:
  407030:	6803      	ldr	r3, [r0, #0]
  407032:	f013 0207 	ands.w	r2, r3, #7
  407036:	d007      	beq.n	407048 <__lo0bits+0x18>
  407038:	07d9      	lsls	r1, r3, #31
  40703a:	d420      	bmi.n	40707e <__lo0bits+0x4e>
  40703c:	079a      	lsls	r2, r3, #30
  40703e:	d420      	bmi.n	407082 <__lo0bits+0x52>
  407040:	089b      	lsrs	r3, r3, #2
  407042:	6003      	str	r3, [r0, #0]
  407044:	2002      	movs	r0, #2
  407046:	4770      	bx	lr
  407048:	b299      	uxth	r1, r3
  40704a:	b909      	cbnz	r1, 407050 <__lo0bits+0x20>
  40704c:	0c1b      	lsrs	r3, r3, #16
  40704e:	2210      	movs	r2, #16
  407050:	f013 0fff 	tst.w	r3, #255	; 0xff
  407054:	bf04      	itt	eq
  407056:	0a1b      	lsreq	r3, r3, #8
  407058:	3208      	addeq	r2, #8
  40705a:	0719      	lsls	r1, r3, #28
  40705c:	bf04      	itt	eq
  40705e:	091b      	lsreq	r3, r3, #4
  407060:	3204      	addeq	r2, #4
  407062:	0799      	lsls	r1, r3, #30
  407064:	bf04      	itt	eq
  407066:	089b      	lsreq	r3, r3, #2
  407068:	3202      	addeq	r2, #2
  40706a:	07d9      	lsls	r1, r3, #31
  40706c:	d404      	bmi.n	407078 <__lo0bits+0x48>
  40706e:	085b      	lsrs	r3, r3, #1
  407070:	d101      	bne.n	407076 <__lo0bits+0x46>
  407072:	2020      	movs	r0, #32
  407074:	4770      	bx	lr
  407076:	3201      	adds	r2, #1
  407078:	6003      	str	r3, [r0, #0]
  40707a:	4610      	mov	r0, r2
  40707c:	4770      	bx	lr
  40707e:	2000      	movs	r0, #0
  407080:	4770      	bx	lr
  407082:	085b      	lsrs	r3, r3, #1
  407084:	6003      	str	r3, [r0, #0]
  407086:	2001      	movs	r0, #1
  407088:	4770      	bx	lr
  40708a:	bf00      	nop

0040708c <__i2b>:
  40708c:	b510      	push	{r4, lr}
  40708e:	460c      	mov	r4, r1
  407090:	2101      	movs	r1, #1
  407092:	f7ff ff3d 	bl	406f10 <_Balloc>
  407096:	2201      	movs	r2, #1
  407098:	6144      	str	r4, [r0, #20]
  40709a:	6102      	str	r2, [r0, #16]
  40709c:	bd10      	pop	{r4, pc}
  40709e:	bf00      	nop

004070a0 <__multiply>:
  4070a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4070a4:	690d      	ldr	r5, [r1, #16]
  4070a6:	6917      	ldr	r7, [r2, #16]
  4070a8:	42bd      	cmp	r5, r7
  4070aa:	b083      	sub	sp, #12
  4070ac:	460c      	mov	r4, r1
  4070ae:	4616      	mov	r6, r2
  4070b0:	da04      	bge.n	4070bc <__multiply+0x1c>
  4070b2:	462a      	mov	r2, r5
  4070b4:	4634      	mov	r4, r6
  4070b6:	463d      	mov	r5, r7
  4070b8:	460e      	mov	r6, r1
  4070ba:	4617      	mov	r7, r2
  4070bc:	68a3      	ldr	r3, [r4, #8]
  4070be:	6861      	ldr	r1, [r4, #4]
  4070c0:	eb05 0807 	add.w	r8, r5, r7
  4070c4:	4598      	cmp	r8, r3
  4070c6:	bfc8      	it	gt
  4070c8:	3101      	addgt	r1, #1
  4070ca:	f7ff ff21 	bl	406f10 <_Balloc>
  4070ce:	f100 0c14 	add.w	ip, r0, #20
  4070d2:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  4070d6:	45cc      	cmp	ip, r9
  4070d8:	9000      	str	r0, [sp, #0]
  4070da:	d205      	bcs.n	4070e8 <__multiply+0x48>
  4070dc:	4663      	mov	r3, ip
  4070de:	2100      	movs	r1, #0
  4070e0:	f843 1b04 	str.w	r1, [r3], #4
  4070e4:	4599      	cmp	r9, r3
  4070e6:	d8fb      	bhi.n	4070e0 <__multiply+0x40>
  4070e8:	f106 0214 	add.w	r2, r6, #20
  4070ec:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  4070f0:	f104 0314 	add.w	r3, r4, #20
  4070f4:	4552      	cmp	r2, sl
  4070f6:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  4070fa:	d254      	bcs.n	4071a6 <__multiply+0x106>
  4070fc:	f8cd 9004 	str.w	r9, [sp, #4]
  407100:	4699      	mov	r9, r3
  407102:	f852 3b04 	ldr.w	r3, [r2], #4
  407106:	fa1f fb83 	uxth.w	fp, r3
  40710a:	f1bb 0f00 	cmp.w	fp, #0
  40710e:	d020      	beq.n	407152 <__multiply+0xb2>
  407110:	2000      	movs	r0, #0
  407112:	464f      	mov	r7, r9
  407114:	4666      	mov	r6, ip
  407116:	4605      	mov	r5, r0
  407118:	e000      	b.n	40711c <__multiply+0x7c>
  40711a:	461e      	mov	r6, r3
  40711c:	f857 4b04 	ldr.w	r4, [r7], #4
  407120:	6830      	ldr	r0, [r6, #0]
  407122:	b2a1      	uxth	r1, r4
  407124:	b283      	uxth	r3, r0
  407126:	fb0b 3101 	mla	r1, fp, r1, r3
  40712a:	0c24      	lsrs	r4, r4, #16
  40712c:	0c00      	lsrs	r0, r0, #16
  40712e:	194b      	adds	r3, r1, r5
  407130:	fb0b 0004 	mla	r0, fp, r4, r0
  407134:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407138:	b299      	uxth	r1, r3
  40713a:	4633      	mov	r3, r6
  40713c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407140:	45be      	cmp	lr, r7
  407142:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407146:	f843 1b04 	str.w	r1, [r3], #4
  40714a:	d8e6      	bhi.n	40711a <__multiply+0x7a>
  40714c:	6075      	str	r5, [r6, #4]
  40714e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407152:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407156:	d020      	beq.n	40719a <__multiply+0xfa>
  407158:	f8dc 3000 	ldr.w	r3, [ip]
  40715c:	4667      	mov	r7, ip
  40715e:	4618      	mov	r0, r3
  407160:	464d      	mov	r5, r9
  407162:	2100      	movs	r1, #0
  407164:	e000      	b.n	407168 <__multiply+0xc8>
  407166:	4637      	mov	r7, r6
  407168:	882c      	ldrh	r4, [r5, #0]
  40716a:	0c00      	lsrs	r0, r0, #16
  40716c:	fb0b 0004 	mla	r0, fp, r4, r0
  407170:	4401      	add	r1, r0
  407172:	b29c      	uxth	r4, r3
  407174:	463e      	mov	r6, r7
  407176:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  40717a:	f846 3b04 	str.w	r3, [r6], #4
  40717e:	6878      	ldr	r0, [r7, #4]
  407180:	f855 4b04 	ldr.w	r4, [r5], #4
  407184:	b283      	uxth	r3, r0
  407186:	0c24      	lsrs	r4, r4, #16
  407188:	fb0b 3404 	mla	r4, fp, r4, r3
  40718c:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407190:	45ae      	cmp	lr, r5
  407192:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407196:	d8e6      	bhi.n	407166 <__multiply+0xc6>
  407198:	607b      	str	r3, [r7, #4]
  40719a:	4592      	cmp	sl, r2
  40719c:	f10c 0c04 	add.w	ip, ip, #4
  4071a0:	d8af      	bhi.n	407102 <__multiply+0x62>
  4071a2:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4071a6:	f1b8 0f00 	cmp.w	r8, #0
  4071aa:	dd0b      	ble.n	4071c4 <__multiply+0x124>
  4071ac:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4071b0:	f1a9 0904 	sub.w	r9, r9, #4
  4071b4:	b11b      	cbz	r3, 4071be <__multiply+0x11e>
  4071b6:	e005      	b.n	4071c4 <__multiply+0x124>
  4071b8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4071bc:	b913      	cbnz	r3, 4071c4 <__multiply+0x124>
  4071be:	f1b8 0801 	subs.w	r8, r8, #1
  4071c2:	d1f9      	bne.n	4071b8 <__multiply+0x118>
  4071c4:	9800      	ldr	r0, [sp, #0]
  4071c6:	f8c0 8010 	str.w	r8, [r0, #16]
  4071ca:	b003      	add	sp, #12
  4071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004071d0 <__pow5mult>:
  4071d0:	f012 0303 	ands.w	r3, r2, #3
  4071d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4071d8:	4614      	mov	r4, r2
  4071da:	4607      	mov	r7, r0
  4071dc:	d12e      	bne.n	40723c <__pow5mult+0x6c>
  4071de:	460e      	mov	r6, r1
  4071e0:	10a4      	asrs	r4, r4, #2
  4071e2:	d01c      	beq.n	40721e <__pow5mult+0x4e>
  4071e4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4071e6:	b395      	cbz	r5, 40724e <__pow5mult+0x7e>
  4071e8:	07e3      	lsls	r3, r4, #31
  4071ea:	f04f 0800 	mov.w	r8, #0
  4071ee:	d406      	bmi.n	4071fe <__pow5mult+0x2e>
  4071f0:	1064      	asrs	r4, r4, #1
  4071f2:	d014      	beq.n	40721e <__pow5mult+0x4e>
  4071f4:	6828      	ldr	r0, [r5, #0]
  4071f6:	b1a8      	cbz	r0, 407224 <__pow5mult+0x54>
  4071f8:	4605      	mov	r5, r0
  4071fa:	07e3      	lsls	r3, r4, #31
  4071fc:	d5f8      	bpl.n	4071f0 <__pow5mult+0x20>
  4071fe:	462a      	mov	r2, r5
  407200:	4631      	mov	r1, r6
  407202:	4638      	mov	r0, r7
  407204:	f7ff ff4c 	bl	4070a0 <__multiply>
  407208:	b1b6      	cbz	r6, 407238 <__pow5mult+0x68>
  40720a:	6872      	ldr	r2, [r6, #4]
  40720c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40720e:	1064      	asrs	r4, r4, #1
  407210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407214:	6031      	str	r1, [r6, #0]
  407216:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40721a:	4606      	mov	r6, r0
  40721c:	d1ea      	bne.n	4071f4 <__pow5mult+0x24>
  40721e:	4630      	mov	r0, r6
  407220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407224:	462a      	mov	r2, r5
  407226:	4629      	mov	r1, r5
  407228:	4638      	mov	r0, r7
  40722a:	f7ff ff39 	bl	4070a0 <__multiply>
  40722e:	6028      	str	r0, [r5, #0]
  407230:	f8c0 8000 	str.w	r8, [r0]
  407234:	4605      	mov	r5, r0
  407236:	e7e0      	b.n	4071fa <__pow5mult+0x2a>
  407238:	4606      	mov	r6, r0
  40723a:	e7d9      	b.n	4071f0 <__pow5mult+0x20>
  40723c:	1e5a      	subs	r2, r3, #1
  40723e:	4d0b      	ldr	r5, [pc, #44]	; (40726c <__pow5mult+0x9c>)
  407240:	2300      	movs	r3, #0
  407242:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407246:	f7ff fe93 	bl	406f70 <__multadd>
  40724a:	4606      	mov	r6, r0
  40724c:	e7c8      	b.n	4071e0 <__pow5mult+0x10>
  40724e:	2101      	movs	r1, #1
  407250:	4638      	mov	r0, r7
  407252:	f7ff fe5d 	bl	406f10 <_Balloc>
  407256:	f240 2171 	movw	r1, #625	; 0x271
  40725a:	2201      	movs	r2, #1
  40725c:	2300      	movs	r3, #0
  40725e:	6141      	str	r1, [r0, #20]
  407260:	6102      	str	r2, [r0, #16]
  407262:	4605      	mov	r5, r0
  407264:	64b8      	str	r0, [r7, #72]	; 0x48
  407266:	6003      	str	r3, [r0, #0]
  407268:	e7be      	b.n	4071e8 <__pow5mult+0x18>
  40726a:	bf00      	nop
  40726c:	00409738 	.word	0x00409738

00407270 <__lshift>:
  407270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407274:	4691      	mov	r9, r2
  407276:	690a      	ldr	r2, [r1, #16]
  407278:	688b      	ldr	r3, [r1, #8]
  40727a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40727e:	eb04 0802 	add.w	r8, r4, r2
  407282:	f108 0501 	add.w	r5, r8, #1
  407286:	429d      	cmp	r5, r3
  407288:	460e      	mov	r6, r1
  40728a:	4682      	mov	sl, r0
  40728c:	6849      	ldr	r1, [r1, #4]
  40728e:	dd04      	ble.n	40729a <__lshift+0x2a>
  407290:	005b      	lsls	r3, r3, #1
  407292:	429d      	cmp	r5, r3
  407294:	f101 0101 	add.w	r1, r1, #1
  407298:	dcfa      	bgt.n	407290 <__lshift+0x20>
  40729a:	4650      	mov	r0, sl
  40729c:	f7ff fe38 	bl	406f10 <_Balloc>
  4072a0:	2c00      	cmp	r4, #0
  4072a2:	f100 0214 	add.w	r2, r0, #20
  4072a6:	dd38      	ble.n	40731a <__lshift+0xaa>
  4072a8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4072ac:	2100      	movs	r1, #0
  4072ae:	f842 1b04 	str.w	r1, [r2], #4
  4072b2:	4293      	cmp	r3, r2
  4072b4:	d1fb      	bne.n	4072ae <__lshift+0x3e>
  4072b6:	6934      	ldr	r4, [r6, #16]
  4072b8:	f106 0114 	add.w	r1, r6, #20
  4072bc:	f019 091f 	ands.w	r9, r9, #31
  4072c0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4072c4:	d021      	beq.n	40730a <__lshift+0x9a>
  4072c6:	f1c9 0220 	rsb	r2, r9, #32
  4072ca:	2400      	movs	r4, #0
  4072cc:	680f      	ldr	r7, [r1, #0]
  4072ce:	fa07 fc09 	lsl.w	ip, r7, r9
  4072d2:	ea4c 0404 	orr.w	r4, ip, r4
  4072d6:	469c      	mov	ip, r3
  4072d8:	f843 4b04 	str.w	r4, [r3], #4
  4072dc:	f851 4b04 	ldr.w	r4, [r1], #4
  4072e0:	458e      	cmp	lr, r1
  4072e2:	fa24 f402 	lsr.w	r4, r4, r2
  4072e6:	d8f1      	bhi.n	4072cc <__lshift+0x5c>
  4072e8:	f8cc 4004 	str.w	r4, [ip, #4]
  4072ec:	b10c      	cbz	r4, 4072f2 <__lshift+0x82>
  4072ee:	f108 0502 	add.w	r5, r8, #2
  4072f2:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4072f6:	6872      	ldr	r2, [r6, #4]
  4072f8:	3d01      	subs	r5, #1
  4072fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4072fe:	6105      	str	r5, [r0, #16]
  407300:	6031      	str	r1, [r6, #0]
  407302:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40730a:	3b04      	subs	r3, #4
  40730c:	f851 2b04 	ldr.w	r2, [r1], #4
  407310:	f843 2f04 	str.w	r2, [r3, #4]!
  407314:	458e      	cmp	lr, r1
  407316:	d8f9      	bhi.n	40730c <__lshift+0x9c>
  407318:	e7eb      	b.n	4072f2 <__lshift+0x82>
  40731a:	4613      	mov	r3, r2
  40731c:	e7cb      	b.n	4072b6 <__lshift+0x46>
  40731e:	bf00      	nop

00407320 <__mcmp>:
  407320:	6902      	ldr	r2, [r0, #16]
  407322:	690b      	ldr	r3, [r1, #16]
  407324:	1ad2      	subs	r2, r2, r3
  407326:	d112      	bne.n	40734e <__mcmp+0x2e>
  407328:	009b      	lsls	r3, r3, #2
  40732a:	3014      	adds	r0, #20
  40732c:	3114      	adds	r1, #20
  40732e:	4419      	add	r1, r3
  407330:	b410      	push	{r4}
  407332:	4403      	add	r3, r0
  407334:	e001      	b.n	40733a <__mcmp+0x1a>
  407336:	4298      	cmp	r0, r3
  407338:	d20b      	bcs.n	407352 <__mcmp+0x32>
  40733a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40733e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407342:	4294      	cmp	r4, r2
  407344:	d0f7      	beq.n	407336 <__mcmp+0x16>
  407346:	d307      	bcc.n	407358 <__mcmp+0x38>
  407348:	2001      	movs	r0, #1
  40734a:	bc10      	pop	{r4}
  40734c:	4770      	bx	lr
  40734e:	4610      	mov	r0, r2
  407350:	4770      	bx	lr
  407352:	2000      	movs	r0, #0
  407354:	bc10      	pop	{r4}
  407356:	4770      	bx	lr
  407358:	f04f 30ff 	mov.w	r0, #4294967295
  40735c:	e7f5      	b.n	40734a <__mcmp+0x2a>
  40735e:	bf00      	nop

00407360 <__mdiff>:
  407360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407364:	690b      	ldr	r3, [r1, #16]
  407366:	460f      	mov	r7, r1
  407368:	6911      	ldr	r1, [r2, #16]
  40736a:	1a5b      	subs	r3, r3, r1
  40736c:	2b00      	cmp	r3, #0
  40736e:	4690      	mov	r8, r2
  407370:	d117      	bne.n	4073a2 <__mdiff+0x42>
  407372:	0089      	lsls	r1, r1, #2
  407374:	f107 0214 	add.w	r2, r7, #20
  407378:	f108 0514 	add.w	r5, r8, #20
  40737c:	1853      	adds	r3, r2, r1
  40737e:	4429      	add	r1, r5
  407380:	e001      	b.n	407386 <__mdiff+0x26>
  407382:	429a      	cmp	r2, r3
  407384:	d25e      	bcs.n	407444 <__mdiff+0xe4>
  407386:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  40738a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40738e:	42a6      	cmp	r6, r4
  407390:	d0f7      	beq.n	407382 <__mdiff+0x22>
  407392:	d260      	bcs.n	407456 <__mdiff+0xf6>
  407394:	463b      	mov	r3, r7
  407396:	4614      	mov	r4, r2
  407398:	4647      	mov	r7, r8
  40739a:	f04f 0901 	mov.w	r9, #1
  40739e:	4698      	mov	r8, r3
  4073a0:	e006      	b.n	4073b0 <__mdiff+0x50>
  4073a2:	db5d      	blt.n	407460 <__mdiff+0x100>
  4073a4:	f107 0514 	add.w	r5, r7, #20
  4073a8:	f102 0414 	add.w	r4, r2, #20
  4073ac:	f04f 0900 	mov.w	r9, #0
  4073b0:	6879      	ldr	r1, [r7, #4]
  4073b2:	f7ff fdad 	bl	406f10 <_Balloc>
  4073b6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4073ba:	693e      	ldr	r6, [r7, #16]
  4073bc:	f8c0 900c 	str.w	r9, [r0, #12]
  4073c0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4073c4:	46a6      	mov	lr, r4
  4073c6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4073ca:	f100 0414 	add.w	r4, r0, #20
  4073ce:	2300      	movs	r3, #0
  4073d0:	f85e 1b04 	ldr.w	r1, [lr], #4
  4073d4:	f855 8b04 	ldr.w	r8, [r5], #4
  4073d8:	b28a      	uxth	r2, r1
  4073da:	fa13 f388 	uxtah	r3, r3, r8
  4073de:	0c09      	lsrs	r1, r1, #16
  4073e0:	1a9a      	subs	r2, r3, r2
  4073e2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4073e6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4073ea:	b292      	uxth	r2, r2
  4073ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4073f0:	45f4      	cmp	ip, lr
  4073f2:	f844 2b04 	str.w	r2, [r4], #4
  4073f6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4073fa:	d8e9      	bhi.n	4073d0 <__mdiff+0x70>
  4073fc:	42af      	cmp	r7, r5
  4073fe:	d917      	bls.n	407430 <__mdiff+0xd0>
  407400:	46a4      	mov	ip, r4
  407402:	4629      	mov	r1, r5
  407404:	f851 eb04 	ldr.w	lr, [r1], #4
  407408:	fa13 f28e 	uxtah	r2, r3, lr
  40740c:	1413      	asrs	r3, r2, #16
  40740e:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  407412:	b292      	uxth	r2, r2
  407414:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407418:	428f      	cmp	r7, r1
  40741a:	f84c 2b04 	str.w	r2, [ip], #4
  40741e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407422:	d8ef      	bhi.n	407404 <__mdiff+0xa4>
  407424:	43ed      	mvns	r5, r5
  407426:	443d      	add	r5, r7
  407428:	f025 0503 	bic.w	r5, r5, #3
  40742c:	3504      	adds	r5, #4
  40742e:	442c      	add	r4, r5
  407430:	3c04      	subs	r4, #4
  407432:	b922      	cbnz	r2, 40743e <__mdiff+0xde>
  407434:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407438:	3e01      	subs	r6, #1
  40743a:	2b00      	cmp	r3, #0
  40743c:	d0fa      	beq.n	407434 <__mdiff+0xd4>
  40743e:	6106      	str	r6, [r0, #16]
  407440:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407444:	2100      	movs	r1, #0
  407446:	f7ff fd63 	bl	406f10 <_Balloc>
  40744a:	2201      	movs	r2, #1
  40744c:	2300      	movs	r3, #0
  40744e:	6102      	str	r2, [r0, #16]
  407450:	6143      	str	r3, [r0, #20]
  407452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407456:	462c      	mov	r4, r5
  407458:	f04f 0900 	mov.w	r9, #0
  40745c:	4615      	mov	r5, r2
  40745e:	e7a7      	b.n	4073b0 <__mdiff+0x50>
  407460:	463b      	mov	r3, r7
  407462:	f107 0414 	add.w	r4, r7, #20
  407466:	f108 0514 	add.w	r5, r8, #20
  40746a:	4647      	mov	r7, r8
  40746c:	f04f 0901 	mov.w	r9, #1
  407470:	4698      	mov	r8, r3
  407472:	e79d      	b.n	4073b0 <__mdiff+0x50>

00407474 <__d2b>:
  407474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407478:	b082      	sub	sp, #8
  40747a:	2101      	movs	r1, #1
  40747c:	461c      	mov	r4, r3
  40747e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407482:	4615      	mov	r5, r2
  407484:	9e08      	ldr	r6, [sp, #32]
  407486:	f7ff fd43 	bl	406f10 <_Balloc>
  40748a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40748e:	4680      	mov	r8, r0
  407490:	b10f      	cbz	r7, 407496 <__d2b+0x22>
  407492:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407496:	9401      	str	r4, [sp, #4]
  407498:	b31d      	cbz	r5, 4074e2 <__d2b+0x6e>
  40749a:	a802      	add	r0, sp, #8
  40749c:	f840 5d08 	str.w	r5, [r0, #-8]!
  4074a0:	f7ff fdc6 	bl	407030 <__lo0bits>
  4074a4:	2800      	cmp	r0, #0
  4074a6:	d134      	bne.n	407512 <__d2b+0x9e>
  4074a8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4074ac:	f8c8 2014 	str.w	r2, [r8, #20]
  4074b0:	2b00      	cmp	r3, #0
  4074b2:	bf0c      	ite	eq
  4074b4:	2101      	moveq	r1, #1
  4074b6:	2102      	movne	r1, #2
  4074b8:	f8c8 3018 	str.w	r3, [r8, #24]
  4074bc:	f8c8 1010 	str.w	r1, [r8, #16]
  4074c0:	b9df      	cbnz	r7, 4074fa <__d2b+0x86>
  4074c2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4074c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4074ca:	6030      	str	r0, [r6, #0]
  4074cc:	6918      	ldr	r0, [r3, #16]
  4074ce:	f7ff fd8f 	bl	406ff0 <__hi0bits>
  4074d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4074d4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4074d8:	6018      	str	r0, [r3, #0]
  4074da:	4640      	mov	r0, r8
  4074dc:	b002      	add	sp, #8
  4074de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4074e2:	a801      	add	r0, sp, #4
  4074e4:	f7ff fda4 	bl	407030 <__lo0bits>
  4074e8:	9b01      	ldr	r3, [sp, #4]
  4074ea:	f8c8 3014 	str.w	r3, [r8, #20]
  4074ee:	2101      	movs	r1, #1
  4074f0:	3020      	adds	r0, #32
  4074f2:	f8c8 1010 	str.w	r1, [r8, #16]
  4074f6:	2f00      	cmp	r7, #0
  4074f8:	d0e3      	beq.n	4074c2 <__d2b+0x4e>
  4074fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4074fc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407500:	4407      	add	r7, r0
  407502:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407506:	6037      	str	r7, [r6, #0]
  407508:	6018      	str	r0, [r3, #0]
  40750a:	4640      	mov	r0, r8
  40750c:	b002      	add	sp, #8
  40750e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407512:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407516:	f1c0 0120 	rsb	r1, r0, #32
  40751a:	fa03 f101 	lsl.w	r1, r3, r1
  40751e:	430a      	orrs	r2, r1
  407520:	40c3      	lsrs	r3, r0
  407522:	9301      	str	r3, [sp, #4]
  407524:	f8c8 2014 	str.w	r2, [r8, #20]
  407528:	e7c2      	b.n	4074b0 <__d2b+0x3c>
  40752a:	bf00      	nop

0040752c <_sbrk_r>:
  40752c:	b538      	push	{r3, r4, r5, lr}
  40752e:	4c07      	ldr	r4, [pc, #28]	; (40754c <_sbrk_r+0x20>)
  407530:	2300      	movs	r3, #0
  407532:	4605      	mov	r5, r0
  407534:	4608      	mov	r0, r1
  407536:	6023      	str	r3, [r4, #0]
  407538:	f7fb fe40 	bl	4031bc <_sbrk>
  40753c:	1c43      	adds	r3, r0, #1
  40753e:	d000      	beq.n	407542 <_sbrk_r+0x16>
  407540:	bd38      	pop	{r3, r4, r5, pc}
  407542:	6823      	ldr	r3, [r4, #0]
  407544:	2b00      	cmp	r3, #0
  407546:	d0fb      	beq.n	407540 <_sbrk_r+0x14>
  407548:	602b      	str	r3, [r5, #0]
  40754a:	bd38      	pop	{r3, r4, r5, pc}
  40754c:	20019218 	.word	0x20019218
	...

00407580 <strlen>:
  407580:	f890 f000 	pld	[r0]
  407584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407588:	f020 0107 	bic.w	r1, r0, #7
  40758c:	f06f 0c00 	mvn.w	ip, #0
  407590:	f010 0407 	ands.w	r4, r0, #7
  407594:	f891 f020 	pld	[r1, #32]
  407598:	f040 8049 	bne.w	40762e <strlen+0xae>
  40759c:	f04f 0400 	mov.w	r4, #0
  4075a0:	f06f 0007 	mvn.w	r0, #7
  4075a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4075a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4075ac:	f100 0008 	add.w	r0, r0, #8
  4075b0:	fa82 f24c 	uadd8	r2, r2, ip
  4075b4:	faa4 f28c 	sel	r2, r4, ip
  4075b8:	fa83 f34c 	uadd8	r3, r3, ip
  4075bc:	faa2 f38c 	sel	r3, r2, ip
  4075c0:	bb4b      	cbnz	r3, 407616 <strlen+0x96>
  4075c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4075c6:	fa82 f24c 	uadd8	r2, r2, ip
  4075ca:	f100 0008 	add.w	r0, r0, #8
  4075ce:	faa4 f28c 	sel	r2, r4, ip
  4075d2:	fa83 f34c 	uadd8	r3, r3, ip
  4075d6:	faa2 f38c 	sel	r3, r2, ip
  4075da:	b9e3      	cbnz	r3, 407616 <strlen+0x96>
  4075dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4075e0:	fa82 f24c 	uadd8	r2, r2, ip
  4075e4:	f100 0008 	add.w	r0, r0, #8
  4075e8:	faa4 f28c 	sel	r2, r4, ip
  4075ec:	fa83 f34c 	uadd8	r3, r3, ip
  4075f0:	faa2 f38c 	sel	r3, r2, ip
  4075f4:	b97b      	cbnz	r3, 407616 <strlen+0x96>
  4075f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4075fa:	f101 0120 	add.w	r1, r1, #32
  4075fe:	fa82 f24c 	uadd8	r2, r2, ip
  407602:	f100 0008 	add.w	r0, r0, #8
  407606:	faa4 f28c 	sel	r2, r4, ip
  40760a:	fa83 f34c 	uadd8	r3, r3, ip
  40760e:	faa2 f38c 	sel	r3, r2, ip
  407612:	2b00      	cmp	r3, #0
  407614:	d0c6      	beq.n	4075a4 <strlen+0x24>
  407616:	2a00      	cmp	r2, #0
  407618:	bf04      	itt	eq
  40761a:	3004      	addeq	r0, #4
  40761c:	461a      	moveq	r2, r3
  40761e:	ba12      	rev	r2, r2
  407620:	fab2 f282 	clz	r2, r2
  407624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40762c:	4770      	bx	lr
  40762e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407632:	f004 0503 	and.w	r5, r4, #3
  407636:	f1c4 0000 	rsb	r0, r4, #0
  40763a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40763e:	f014 0f04 	tst.w	r4, #4
  407642:	f891 f040 	pld	[r1, #64]	; 0x40
  407646:	fa0c f505 	lsl.w	r5, ip, r5
  40764a:	ea62 0205 	orn	r2, r2, r5
  40764e:	bf1c      	itt	ne
  407650:	ea63 0305 	ornne	r3, r3, r5
  407654:	4662      	movne	r2, ip
  407656:	f04f 0400 	mov.w	r4, #0
  40765a:	e7a9      	b.n	4075b0 <strlen+0x30>

0040765c <__ssprint_r>:
  40765c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407660:	6893      	ldr	r3, [r2, #8]
  407662:	b083      	sub	sp, #12
  407664:	4690      	mov	r8, r2
  407666:	2b00      	cmp	r3, #0
  407668:	d072      	beq.n	407750 <__ssprint_r+0xf4>
  40766a:	4683      	mov	fp, r0
  40766c:	f04f 0900 	mov.w	r9, #0
  407670:	6816      	ldr	r6, [r2, #0]
  407672:	6808      	ldr	r0, [r1, #0]
  407674:	688b      	ldr	r3, [r1, #8]
  407676:	460d      	mov	r5, r1
  407678:	464c      	mov	r4, r9
  40767a:	2c00      	cmp	r4, #0
  40767c:	d045      	beq.n	40770a <__ssprint_r+0xae>
  40767e:	429c      	cmp	r4, r3
  407680:	461f      	mov	r7, r3
  407682:	469a      	mov	sl, r3
  407684:	d346      	bcc.n	407714 <__ssprint_r+0xb8>
  407686:	89ab      	ldrh	r3, [r5, #12]
  407688:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40768c:	d02d      	beq.n	4076ea <__ssprint_r+0x8e>
  40768e:	696f      	ldr	r7, [r5, #20]
  407690:	6929      	ldr	r1, [r5, #16]
  407692:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  407696:	ebc1 0a00 	rsb	sl, r1, r0
  40769a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40769e:	1c60      	adds	r0, r4, #1
  4076a0:	107f      	asrs	r7, r7, #1
  4076a2:	4450      	add	r0, sl
  4076a4:	42b8      	cmp	r0, r7
  4076a6:	463a      	mov	r2, r7
  4076a8:	bf84      	itt	hi
  4076aa:	4607      	movhi	r7, r0
  4076ac:	463a      	movhi	r2, r7
  4076ae:	055b      	lsls	r3, r3, #21
  4076b0:	d533      	bpl.n	40771a <__ssprint_r+0xbe>
  4076b2:	4611      	mov	r1, r2
  4076b4:	4658      	mov	r0, fp
  4076b6:	f7ff f853 	bl	406760 <_malloc_r>
  4076ba:	2800      	cmp	r0, #0
  4076bc:	d037      	beq.n	40772e <__ssprint_r+0xd2>
  4076be:	4652      	mov	r2, sl
  4076c0:	6929      	ldr	r1, [r5, #16]
  4076c2:	9001      	str	r0, [sp, #4]
  4076c4:	f7ff fb86 	bl	406dd4 <memcpy>
  4076c8:	89aa      	ldrh	r2, [r5, #12]
  4076ca:	9b01      	ldr	r3, [sp, #4]
  4076cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4076d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4076d4:	81aa      	strh	r2, [r5, #12]
  4076d6:	ebca 0207 	rsb	r2, sl, r7
  4076da:	eb03 000a 	add.w	r0, r3, sl
  4076de:	616f      	str	r7, [r5, #20]
  4076e0:	612b      	str	r3, [r5, #16]
  4076e2:	6028      	str	r0, [r5, #0]
  4076e4:	60aa      	str	r2, [r5, #8]
  4076e6:	4627      	mov	r7, r4
  4076e8:	46a2      	mov	sl, r4
  4076ea:	4652      	mov	r2, sl
  4076ec:	4649      	mov	r1, r9
  4076ee:	f000 f9ed 	bl	407acc <memmove>
  4076f2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4076f6:	68ab      	ldr	r3, [r5, #8]
  4076f8:	6828      	ldr	r0, [r5, #0]
  4076fa:	1bdb      	subs	r3, r3, r7
  4076fc:	4450      	add	r0, sl
  4076fe:	1b14      	subs	r4, r2, r4
  407700:	60ab      	str	r3, [r5, #8]
  407702:	6028      	str	r0, [r5, #0]
  407704:	f8c8 4008 	str.w	r4, [r8, #8]
  407708:	b314      	cbz	r4, 407750 <__ssprint_r+0xf4>
  40770a:	f8d6 9000 	ldr.w	r9, [r6]
  40770e:	6874      	ldr	r4, [r6, #4]
  407710:	3608      	adds	r6, #8
  407712:	e7b2      	b.n	40767a <__ssprint_r+0x1e>
  407714:	4627      	mov	r7, r4
  407716:	46a2      	mov	sl, r4
  407718:	e7e7      	b.n	4076ea <__ssprint_r+0x8e>
  40771a:	4658      	mov	r0, fp
  40771c:	f000 fa3a 	bl	407b94 <_realloc_r>
  407720:	4603      	mov	r3, r0
  407722:	2800      	cmp	r0, #0
  407724:	d1d7      	bne.n	4076d6 <__ssprint_r+0x7a>
  407726:	6929      	ldr	r1, [r5, #16]
  407728:	4658      	mov	r0, fp
  40772a:	f000 f8e7 	bl	4078fc <_free_r>
  40772e:	230c      	movs	r3, #12
  407730:	f8cb 3000 	str.w	r3, [fp]
  407734:	89ab      	ldrh	r3, [r5, #12]
  407736:	2200      	movs	r2, #0
  407738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40773c:	f04f 30ff 	mov.w	r0, #4294967295
  407740:	81ab      	strh	r3, [r5, #12]
  407742:	f8c8 2008 	str.w	r2, [r8, #8]
  407746:	f8c8 2004 	str.w	r2, [r8, #4]
  40774a:	b003      	add	sp, #12
  40774c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407750:	2000      	movs	r0, #0
  407752:	f8c8 0004 	str.w	r0, [r8, #4]
  407756:	b003      	add	sp, #12
  407758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040775c <__register_exitproc>:
  40775c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407760:	4c25      	ldr	r4, [pc, #148]	; (4077f8 <__register_exitproc+0x9c>)
  407762:	6825      	ldr	r5, [r4, #0]
  407764:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407768:	4606      	mov	r6, r0
  40776a:	4688      	mov	r8, r1
  40776c:	4692      	mov	sl, r2
  40776e:	4699      	mov	r9, r3
  407770:	b3c4      	cbz	r4, 4077e4 <__register_exitproc+0x88>
  407772:	6860      	ldr	r0, [r4, #4]
  407774:	281f      	cmp	r0, #31
  407776:	dc17      	bgt.n	4077a8 <__register_exitproc+0x4c>
  407778:	1c43      	adds	r3, r0, #1
  40777a:	b176      	cbz	r6, 40779a <__register_exitproc+0x3e>
  40777c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407780:	2201      	movs	r2, #1
  407782:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407786:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40778a:	4082      	lsls	r2, r0
  40778c:	4311      	orrs	r1, r2
  40778e:	2e02      	cmp	r6, #2
  407790:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407794:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407798:	d01e      	beq.n	4077d8 <__register_exitproc+0x7c>
  40779a:	3002      	adds	r0, #2
  40779c:	6063      	str	r3, [r4, #4]
  40779e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4077a2:	2000      	movs	r0, #0
  4077a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077a8:	4b14      	ldr	r3, [pc, #80]	; (4077fc <__register_exitproc+0xa0>)
  4077aa:	b303      	cbz	r3, 4077ee <__register_exitproc+0x92>
  4077ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4077b0:	f3af 8000 	nop.w
  4077b4:	4604      	mov	r4, r0
  4077b6:	b1d0      	cbz	r0, 4077ee <__register_exitproc+0x92>
  4077b8:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4077bc:	2700      	movs	r7, #0
  4077be:	e880 0088 	stmia.w	r0, {r3, r7}
  4077c2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077c6:	4638      	mov	r0, r7
  4077c8:	2301      	movs	r3, #1
  4077ca:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4077ce:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4077d2:	2e00      	cmp	r6, #0
  4077d4:	d0e1      	beq.n	40779a <__register_exitproc+0x3e>
  4077d6:	e7d1      	b.n	40777c <__register_exitproc+0x20>
  4077d8:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4077dc:	430a      	orrs	r2, r1
  4077de:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4077e2:	e7da      	b.n	40779a <__register_exitproc+0x3e>
  4077e4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4077e8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077ec:	e7c1      	b.n	407772 <__register_exitproc+0x16>
  4077ee:	f04f 30ff 	mov.w	r0, #4294967295
  4077f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077f6:	bf00      	nop
  4077f8:	004095c0 	.word	0x004095c0
  4077fc:	00000000 	.word	0x00000000

00407800 <_calloc_r>:
  407800:	b510      	push	{r4, lr}
  407802:	fb02 f101 	mul.w	r1, r2, r1
  407806:	f7fe ffab 	bl	406760 <_malloc_r>
  40780a:	4604      	mov	r4, r0
  40780c:	b1d8      	cbz	r0, 407846 <_calloc_r+0x46>
  40780e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407812:	f022 0203 	bic.w	r2, r2, #3
  407816:	3a04      	subs	r2, #4
  407818:	2a24      	cmp	r2, #36	; 0x24
  40781a:	d818      	bhi.n	40784e <_calloc_r+0x4e>
  40781c:	2a13      	cmp	r2, #19
  40781e:	d914      	bls.n	40784a <_calloc_r+0x4a>
  407820:	2300      	movs	r3, #0
  407822:	2a1b      	cmp	r2, #27
  407824:	6003      	str	r3, [r0, #0]
  407826:	6043      	str	r3, [r0, #4]
  407828:	d916      	bls.n	407858 <_calloc_r+0x58>
  40782a:	2a24      	cmp	r2, #36	; 0x24
  40782c:	6083      	str	r3, [r0, #8]
  40782e:	60c3      	str	r3, [r0, #12]
  407830:	bf11      	iteee	ne
  407832:	f100 0210 	addne.w	r2, r0, #16
  407836:	6103      	streq	r3, [r0, #16]
  407838:	6143      	streq	r3, [r0, #20]
  40783a:	f100 0218 	addeq.w	r2, r0, #24
  40783e:	2300      	movs	r3, #0
  407840:	6013      	str	r3, [r2, #0]
  407842:	6053      	str	r3, [r2, #4]
  407844:	6093      	str	r3, [r2, #8]
  407846:	4620      	mov	r0, r4
  407848:	bd10      	pop	{r4, pc}
  40784a:	4602      	mov	r2, r0
  40784c:	e7f7      	b.n	40783e <_calloc_r+0x3e>
  40784e:	2100      	movs	r1, #0
  407850:	f7fc f8ce 	bl	4039f0 <memset>
  407854:	4620      	mov	r0, r4
  407856:	bd10      	pop	{r4, pc}
  407858:	f100 0208 	add.w	r2, r0, #8
  40785c:	e7ef      	b.n	40783e <_calloc_r+0x3e>
  40785e:	bf00      	nop

00407860 <_malloc_trim_r>:
  407860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407862:	4f23      	ldr	r7, [pc, #140]	; (4078f0 <_malloc_trim_r+0x90>)
  407864:	460c      	mov	r4, r1
  407866:	4606      	mov	r6, r0
  407868:	f7ff fb4e 	bl	406f08 <__malloc_lock>
  40786c:	68bb      	ldr	r3, [r7, #8]
  40786e:	685d      	ldr	r5, [r3, #4]
  407870:	f025 0503 	bic.w	r5, r5, #3
  407874:	1b29      	subs	r1, r5, r4
  407876:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40787a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40787e:	f021 010f 	bic.w	r1, r1, #15
  407882:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407886:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40788a:	db07      	blt.n	40789c <_malloc_trim_r+0x3c>
  40788c:	2100      	movs	r1, #0
  40788e:	4630      	mov	r0, r6
  407890:	f7ff fe4c 	bl	40752c <_sbrk_r>
  407894:	68bb      	ldr	r3, [r7, #8]
  407896:	442b      	add	r3, r5
  407898:	4298      	cmp	r0, r3
  40789a:	d004      	beq.n	4078a6 <_malloc_trim_r+0x46>
  40789c:	4630      	mov	r0, r6
  40789e:	f7ff fb35 	bl	406f0c <__malloc_unlock>
  4078a2:	2000      	movs	r0, #0
  4078a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078a6:	4261      	negs	r1, r4
  4078a8:	4630      	mov	r0, r6
  4078aa:	f7ff fe3f 	bl	40752c <_sbrk_r>
  4078ae:	3001      	adds	r0, #1
  4078b0:	d00d      	beq.n	4078ce <_malloc_trim_r+0x6e>
  4078b2:	4b10      	ldr	r3, [pc, #64]	; (4078f4 <_malloc_trim_r+0x94>)
  4078b4:	68ba      	ldr	r2, [r7, #8]
  4078b6:	6819      	ldr	r1, [r3, #0]
  4078b8:	1b2d      	subs	r5, r5, r4
  4078ba:	f045 0501 	orr.w	r5, r5, #1
  4078be:	4630      	mov	r0, r6
  4078c0:	1b09      	subs	r1, r1, r4
  4078c2:	6055      	str	r5, [r2, #4]
  4078c4:	6019      	str	r1, [r3, #0]
  4078c6:	f7ff fb21 	bl	406f0c <__malloc_unlock>
  4078ca:	2001      	movs	r0, #1
  4078cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078ce:	2100      	movs	r1, #0
  4078d0:	4630      	mov	r0, r6
  4078d2:	f7ff fe2b 	bl	40752c <_sbrk_r>
  4078d6:	68ba      	ldr	r2, [r7, #8]
  4078d8:	1a83      	subs	r3, r0, r2
  4078da:	2b0f      	cmp	r3, #15
  4078dc:	ddde      	ble.n	40789c <_malloc_trim_r+0x3c>
  4078de:	4c06      	ldr	r4, [pc, #24]	; (4078f8 <_malloc_trim_r+0x98>)
  4078e0:	4904      	ldr	r1, [pc, #16]	; (4078f4 <_malloc_trim_r+0x94>)
  4078e2:	6824      	ldr	r4, [r4, #0]
  4078e4:	f043 0301 	orr.w	r3, r3, #1
  4078e8:	1b00      	subs	r0, r0, r4
  4078ea:	6053      	str	r3, [r2, #4]
  4078ec:	6008      	str	r0, [r1, #0]
  4078ee:	e7d5      	b.n	40789c <_malloc_trim_r+0x3c>
  4078f0:	20000474 	.word	0x20000474
  4078f4:	200191e8 	.word	0x200191e8
  4078f8:	20000880 	.word	0x20000880

004078fc <_free_r>:
  4078fc:	2900      	cmp	r1, #0
  4078fe:	d045      	beq.n	40798c <_free_r+0x90>
  407900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407904:	460d      	mov	r5, r1
  407906:	4680      	mov	r8, r0
  407908:	f7ff fafe 	bl	406f08 <__malloc_lock>
  40790c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407910:	496a      	ldr	r1, [pc, #424]	; (407abc <_free_r+0x1c0>)
  407912:	f027 0301 	bic.w	r3, r7, #1
  407916:	f1a5 0408 	sub.w	r4, r5, #8
  40791a:	18e2      	adds	r2, r4, r3
  40791c:	688e      	ldr	r6, [r1, #8]
  40791e:	6850      	ldr	r0, [r2, #4]
  407920:	42b2      	cmp	r2, r6
  407922:	f020 0003 	bic.w	r0, r0, #3
  407926:	d062      	beq.n	4079ee <_free_r+0xf2>
  407928:	07fe      	lsls	r6, r7, #31
  40792a:	6050      	str	r0, [r2, #4]
  40792c:	d40b      	bmi.n	407946 <_free_r+0x4a>
  40792e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407932:	1be4      	subs	r4, r4, r7
  407934:	f101 0e08 	add.w	lr, r1, #8
  407938:	68a5      	ldr	r5, [r4, #8]
  40793a:	4575      	cmp	r5, lr
  40793c:	443b      	add	r3, r7
  40793e:	d06f      	beq.n	407a20 <_free_r+0x124>
  407940:	68e7      	ldr	r7, [r4, #12]
  407942:	60ef      	str	r7, [r5, #12]
  407944:	60bd      	str	r5, [r7, #8]
  407946:	1815      	adds	r5, r2, r0
  407948:	686d      	ldr	r5, [r5, #4]
  40794a:	07ed      	lsls	r5, r5, #31
  40794c:	d542      	bpl.n	4079d4 <_free_r+0xd8>
  40794e:	f043 0201 	orr.w	r2, r3, #1
  407952:	6062      	str	r2, [r4, #4]
  407954:	50e3      	str	r3, [r4, r3]
  407956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40795a:	d218      	bcs.n	40798e <_free_r+0x92>
  40795c:	08db      	lsrs	r3, r3, #3
  40795e:	1c5a      	adds	r2, r3, #1
  407960:	684d      	ldr	r5, [r1, #4]
  407962:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  407966:	60a7      	str	r7, [r4, #8]
  407968:	2001      	movs	r0, #1
  40796a:	109b      	asrs	r3, r3, #2
  40796c:	fa00 f303 	lsl.w	r3, r0, r3
  407970:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  407974:	431d      	orrs	r5, r3
  407976:	3808      	subs	r0, #8
  407978:	60e0      	str	r0, [r4, #12]
  40797a:	604d      	str	r5, [r1, #4]
  40797c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  407980:	60fc      	str	r4, [r7, #12]
  407982:	4640      	mov	r0, r8
  407984:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407988:	f7ff bac0 	b.w	406f0c <__malloc_unlock>
  40798c:	4770      	bx	lr
  40798e:	0a5a      	lsrs	r2, r3, #9
  407990:	2a04      	cmp	r2, #4
  407992:	d853      	bhi.n	407a3c <_free_r+0x140>
  407994:	099a      	lsrs	r2, r3, #6
  407996:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40799a:	007f      	lsls	r7, r7, #1
  40799c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4079a0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4079a4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4079a8:	4944      	ldr	r1, [pc, #272]	; (407abc <_free_r+0x1c0>)
  4079aa:	3808      	subs	r0, #8
  4079ac:	4290      	cmp	r0, r2
  4079ae:	d04d      	beq.n	407a4c <_free_r+0x150>
  4079b0:	6851      	ldr	r1, [r2, #4]
  4079b2:	f021 0103 	bic.w	r1, r1, #3
  4079b6:	428b      	cmp	r3, r1
  4079b8:	d202      	bcs.n	4079c0 <_free_r+0xc4>
  4079ba:	6892      	ldr	r2, [r2, #8]
  4079bc:	4290      	cmp	r0, r2
  4079be:	d1f7      	bne.n	4079b0 <_free_r+0xb4>
  4079c0:	68d0      	ldr	r0, [r2, #12]
  4079c2:	60e0      	str	r0, [r4, #12]
  4079c4:	60a2      	str	r2, [r4, #8]
  4079c6:	6084      	str	r4, [r0, #8]
  4079c8:	60d4      	str	r4, [r2, #12]
  4079ca:	4640      	mov	r0, r8
  4079cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4079d0:	f7ff ba9c 	b.w	406f0c <__malloc_unlock>
  4079d4:	6895      	ldr	r5, [r2, #8]
  4079d6:	4f3a      	ldr	r7, [pc, #232]	; (407ac0 <_free_r+0x1c4>)
  4079d8:	42bd      	cmp	r5, r7
  4079da:	4403      	add	r3, r0
  4079dc:	d03f      	beq.n	407a5e <_free_r+0x162>
  4079de:	68d0      	ldr	r0, [r2, #12]
  4079e0:	60e8      	str	r0, [r5, #12]
  4079e2:	f043 0201 	orr.w	r2, r3, #1
  4079e6:	6085      	str	r5, [r0, #8]
  4079e8:	6062      	str	r2, [r4, #4]
  4079ea:	50e3      	str	r3, [r4, r3]
  4079ec:	e7b3      	b.n	407956 <_free_r+0x5a>
  4079ee:	07ff      	lsls	r7, r7, #31
  4079f0:	4403      	add	r3, r0
  4079f2:	d407      	bmi.n	407a04 <_free_r+0x108>
  4079f4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4079f8:	1aa4      	subs	r4, r4, r2
  4079fa:	4413      	add	r3, r2
  4079fc:	68a0      	ldr	r0, [r4, #8]
  4079fe:	68e2      	ldr	r2, [r4, #12]
  407a00:	60c2      	str	r2, [r0, #12]
  407a02:	6090      	str	r0, [r2, #8]
  407a04:	4a2f      	ldr	r2, [pc, #188]	; (407ac4 <_free_r+0x1c8>)
  407a06:	6812      	ldr	r2, [r2, #0]
  407a08:	f043 0001 	orr.w	r0, r3, #1
  407a0c:	4293      	cmp	r3, r2
  407a0e:	6060      	str	r0, [r4, #4]
  407a10:	608c      	str	r4, [r1, #8]
  407a12:	d3b6      	bcc.n	407982 <_free_r+0x86>
  407a14:	4b2c      	ldr	r3, [pc, #176]	; (407ac8 <_free_r+0x1cc>)
  407a16:	4640      	mov	r0, r8
  407a18:	6819      	ldr	r1, [r3, #0]
  407a1a:	f7ff ff21 	bl	407860 <_malloc_trim_r>
  407a1e:	e7b0      	b.n	407982 <_free_r+0x86>
  407a20:	1811      	adds	r1, r2, r0
  407a22:	6849      	ldr	r1, [r1, #4]
  407a24:	07c9      	lsls	r1, r1, #31
  407a26:	d444      	bmi.n	407ab2 <_free_r+0x1b6>
  407a28:	6891      	ldr	r1, [r2, #8]
  407a2a:	68d2      	ldr	r2, [r2, #12]
  407a2c:	60ca      	str	r2, [r1, #12]
  407a2e:	4403      	add	r3, r0
  407a30:	f043 0001 	orr.w	r0, r3, #1
  407a34:	6091      	str	r1, [r2, #8]
  407a36:	6060      	str	r0, [r4, #4]
  407a38:	50e3      	str	r3, [r4, r3]
  407a3a:	e7a2      	b.n	407982 <_free_r+0x86>
  407a3c:	2a14      	cmp	r2, #20
  407a3e:	d817      	bhi.n	407a70 <_free_r+0x174>
  407a40:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407a44:	007f      	lsls	r7, r7, #1
  407a46:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407a4a:	e7a9      	b.n	4079a0 <_free_r+0xa4>
  407a4c:	10aa      	asrs	r2, r5, #2
  407a4e:	684b      	ldr	r3, [r1, #4]
  407a50:	2501      	movs	r5, #1
  407a52:	fa05 f202 	lsl.w	r2, r5, r2
  407a56:	4313      	orrs	r3, r2
  407a58:	604b      	str	r3, [r1, #4]
  407a5a:	4602      	mov	r2, r0
  407a5c:	e7b1      	b.n	4079c2 <_free_r+0xc6>
  407a5e:	f043 0201 	orr.w	r2, r3, #1
  407a62:	614c      	str	r4, [r1, #20]
  407a64:	610c      	str	r4, [r1, #16]
  407a66:	60e5      	str	r5, [r4, #12]
  407a68:	60a5      	str	r5, [r4, #8]
  407a6a:	6062      	str	r2, [r4, #4]
  407a6c:	50e3      	str	r3, [r4, r3]
  407a6e:	e788      	b.n	407982 <_free_r+0x86>
  407a70:	2a54      	cmp	r2, #84	; 0x54
  407a72:	d806      	bhi.n	407a82 <_free_r+0x186>
  407a74:	0b1a      	lsrs	r2, r3, #12
  407a76:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407a7a:	007f      	lsls	r7, r7, #1
  407a7c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407a80:	e78e      	b.n	4079a0 <_free_r+0xa4>
  407a82:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407a86:	d806      	bhi.n	407a96 <_free_r+0x19a>
  407a88:	0bda      	lsrs	r2, r3, #15
  407a8a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407a8e:	007f      	lsls	r7, r7, #1
  407a90:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407a94:	e784      	b.n	4079a0 <_free_r+0xa4>
  407a96:	f240 5054 	movw	r0, #1364	; 0x554
  407a9a:	4282      	cmp	r2, r0
  407a9c:	d806      	bhi.n	407aac <_free_r+0x1b0>
  407a9e:	0c9a      	lsrs	r2, r3, #18
  407aa0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407aa4:	007f      	lsls	r7, r7, #1
  407aa6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407aaa:	e779      	b.n	4079a0 <_free_r+0xa4>
  407aac:	27fe      	movs	r7, #254	; 0xfe
  407aae:	257e      	movs	r5, #126	; 0x7e
  407ab0:	e776      	b.n	4079a0 <_free_r+0xa4>
  407ab2:	f043 0201 	orr.w	r2, r3, #1
  407ab6:	6062      	str	r2, [r4, #4]
  407ab8:	50e3      	str	r3, [r4, r3]
  407aba:	e762      	b.n	407982 <_free_r+0x86>
  407abc:	20000474 	.word	0x20000474
  407ac0:	2000047c 	.word	0x2000047c
  407ac4:	2000087c 	.word	0x2000087c
  407ac8:	200191e4 	.word	0x200191e4

00407acc <memmove>:
  407acc:	4288      	cmp	r0, r1
  407ace:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ad0:	d90d      	bls.n	407aee <memmove+0x22>
  407ad2:	188b      	adds	r3, r1, r2
  407ad4:	4298      	cmp	r0, r3
  407ad6:	d20a      	bcs.n	407aee <memmove+0x22>
  407ad8:	1881      	adds	r1, r0, r2
  407ada:	2a00      	cmp	r2, #0
  407adc:	d051      	beq.n	407b82 <memmove+0xb6>
  407ade:	1a9a      	subs	r2, r3, r2
  407ae0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407ae4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407ae8:	4293      	cmp	r3, r2
  407aea:	d1f9      	bne.n	407ae0 <memmove+0x14>
  407aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407aee:	2a0f      	cmp	r2, #15
  407af0:	d948      	bls.n	407b84 <memmove+0xb8>
  407af2:	ea41 0300 	orr.w	r3, r1, r0
  407af6:	079b      	lsls	r3, r3, #30
  407af8:	d146      	bne.n	407b88 <memmove+0xbc>
  407afa:	f100 0410 	add.w	r4, r0, #16
  407afe:	f101 0310 	add.w	r3, r1, #16
  407b02:	4615      	mov	r5, r2
  407b04:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407b08:	f844 6c10 	str.w	r6, [r4, #-16]
  407b0c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407b10:	f844 6c0c 	str.w	r6, [r4, #-12]
  407b14:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407b18:	f844 6c08 	str.w	r6, [r4, #-8]
  407b1c:	3d10      	subs	r5, #16
  407b1e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407b22:	f844 6c04 	str.w	r6, [r4, #-4]
  407b26:	2d0f      	cmp	r5, #15
  407b28:	f103 0310 	add.w	r3, r3, #16
  407b2c:	f104 0410 	add.w	r4, r4, #16
  407b30:	d8e8      	bhi.n	407b04 <memmove+0x38>
  407b32:	f1a2 0310 	sub.w	r3, r2, #16
  407b36:	f023 030f 	bic.w	r3, r3, #15
  407b3a:	f002 0e0f 	and.w	lr, r2, #15
  407b3e:	3310      	adds	r3, #16
  407b40:	f1be 0f03 	cmp.w	lr, #3
  407b44:	4419      	add	r1, r3
  407b46:	4403      	add	r3, r0
  407b48:	d921      	bls.n	407b8e <memmove+0xc2>
  407b4a:	1f1e      	subs	r6, r3, #4
  407b4c:	460d      	mov	r5, r1
  407b4e:	4674      	mov	r4, lr
  407b50:	3c04      	subs	r4, #4
  407b52:	f855 7b04 	ldr.w	r7, [r5], #4
  407b56:	f846 7f04 	str.w	r7, [r6, #4]!
  407b5a:	2c03      	cmp	r4, #3
  407b5c:	d8f8      	bhi.n	407b50 <memmove+0x84>
  407b5e:	f1ae 0404 	sub.w	r4, lr, #4
  407b62:	f024 0403 	bic.w	r4, r4, #3
  407b66:	3404      	adds	r4, #4
  407b68:	4423      	add	r3, r4
  407b6a:	4421      	add	r1, r4
  407b6c:	f002 0203 	and.w	r2, r2, #3
  407b70:	b162      	cbz	r2, 407b8c <memmove+0xc0>
  407b72:	3b01      	subs	r3, #1
  407b74:	440a      	add	r2, r1
  407b76:	f811 4b01 	ldrb.w	r4, [r1], #1
  407b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
  407b7e:	428a      	cmp	r2, r1
  407b80:	d1f9      	bne.n	407b76 <memmove+0xaa>
  407b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b84:	4603      	mov	r3, r0
  407b86:	e7f3      	b.n	407b70 <memmove+0xa4>
  407b88:	4603      	mov	r3, r0
  407b8a:	e7f2      	b.n	407b72 <memmove+0xa6>
  407b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b8e:	4672      	mov	r2, lr
  407b90:	e7ee      	b.n	407b70 <memmove+0xa4>
  407b92:	bf00      	nop

00407b94 <_realloc_r>:
  407b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b98:	4617      	mov	r7, r2
  407b9a:	b083      	sub	sp, #12
  407b9c:	2900      	cmp	r1, #0
  407b9e:	f000 80c1 	beq.w	407d24 <_realloc_r+0x190>
  407ba2:	460e      	mov	r6, r1
  407ba4:	4681      	mov	r9, r0
  407ba6:	f107 050b 	add.w	r5, r7, #11
  407baa:	f7ff f9ad 	bl	406f08 <__malloc_lock>
  407bae:	f856 ec04 	ldr.w	lr, [r6, #-4]
  407bb2:	2d16      	cmp	r5, #22
  407bb4:	f02e 0403 	bic.w	r4, lr, #3
  407bb8:	f1a6 0808 	sub.w	r8, r6, #8
  407bbc:	d840      	bhi.n	407c40 <_realloc_r+0xac>
  407bbe:	2210      	movs	r2, #16
  407bc0:	4615      	mov	r5, r2
  407bc2:	42af      	cmp	r7, r5
  407bc4:	d841      	bhi.n	407c4a <_realloc_r+0xb6>
  407bc6:	4294      	cmp	r4, r2
  407bc8:	da75      	bge.n	407cb6 <_realloc_r+0x122>
  407bca:	4bc9      	ldr	r3, [pc, #804]	; (407ef0 <_realloc_r+0x35c>)
  407bcc:	6899      	ldr	r1, [r3, #8]
  407bce:	eb08 0004 	add.w	r0, r8, r4
  407bd2:	4288      	cmp	r0, r1
  407bd4:	6841      	ldr	r1, [r0, #4]
  407bd6:	f000 80d9 	beq.w	407d8c <_realloc_r+0x1f8>
  407bda:	f021 0301 	bic.w	r3, r1, #1
  407bde:	4403      	add	r3, r0
  407be0:	685b      	ldr	r3, [r3, #4]
  407be2:	07db      	lsls	r3, r3, #31
  407be4:	d57d      	bpl.n	407ce2 <_realloc_r+0x14e>
  407be6:	f01e 0f01 	tst.w	lr, #1
  407bea:	d035      	beq.n	407c58 <_realloc_r+0xc4>
  407bec:	4639      	mov	r1, r7
  407bee:	4648      	mov	r0, r9
  407bf0:	f7fe fdb6 	bl	406760 <_malloc_r>
  407bf4:	4607      	mov	r7, r0
  407bf6:	b1e0      	cbz	r0, 407c32 <_realloc_r+0x9e>
  407bf8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407bfc:	f023 0301 	bic.w	r3, r3, #1
  407c00:	4443      	add	r3, r8
  407c02:	f1a0 0208 	sub.w	r2, r0, #8
  407c06:	429a      	cmp	r2, r3
  407c08:	f000 8144 	beq.w	407e94 <_realloc_r+0x300>
  407c0c:	1f22      	subs	r2, r4, #4
  407c0e:	2a24      	cmp	r2, #36	; 0x24
  407c10:	f200 8131 	bhi.w	407e76 <_realloc_r+0x2e2>
  407c14:	2a13      	cmp	r2, #19
  407c16:	f200 8104 	bhi.w	407e22 <_realloc_r+0x28e>
  407c1a:	4603      	mov	r3, r0
  407c1c:	4632      	mov	r2, r6
  407c1e:	6811      	ldr	r1, [r2, #0]
  407c20:	6019      	str	r1, [r3, #0]
  407c22:	6851      	ldr	r1, [r2, #4]
  407c24:	6059      	str	r1, [r3, #4]
  407c26:	6892      	ldr	r2, [r2, #8]
  407c28:	609a      	str	r2, [r3, #8]
  407c2a:	4631      	mov	r1, r6
  407c2c:	4648      	mov	r0, r9
  407c2e:	f7ff fe65 	bl	4078fc <_free_r>
  407c32:	4648      	mov	r0, r9
  407c34:	f7ff f96a 	bl	406f0c <__malloc_unlock>
  407c38:	4638      	mov	r0, r7
  407c3a:	b003      	add	sp, #12
  407c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c40:	f025 0507 	bic.w	r5, r5, #7
  407c44:	2d00      	cmp	r5, #0
  407c46:	462a      	mov	r2, r5
  407c48:	dabb      	bge.n	407bc2 <_realloc_r+0x2e>
  407c4a:	230c      	movs	r3, #12
  407c4c:	2000      	movs	r0, #0
  407c4e:	f8c9 3000 	str.w	r3, [r9]
  407c52:	b003      	add	sp, #12
  407c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c58:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407c5c:	ebc3 0a08 	rsb	sl, r3, r8
  407c60:	f8da 3004 	ldr.w	r3, [sl, #4]
  407c64:	f023 0c03 	bic.w	ip, r3, #3
  407c68:	eb04 030c 	add.w	r3, r4, ip
  407c6c:	4293      	cmp	r3, r2
  407c6e:	dbbd      	blt.n	407bec <_realloc_r+0x58>
  407c70:	4657      	mov	r7, sl
  407c72:	f8da 100c 	ldr.w	r1, [sl, #12]
  407c76:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407c7a:	1f22      	subs	r2, r4, #4
  407c7c:	2a24      	cmp	r2, #36	; 0x24
  407c7e:	60c1      	str	r1, [r0, #12]
  407c80:	6088      	str	r0, [r1, #8]
  407c82:	f200 8117 	bhi.w	407eb4 <_realloc_r+0x320>
  407c86:	2a13      	cmp	r2, #19
  407c88:	f240 8112 	bls.w	407eb0 <_realloc_r+0x31c>
  407c8c:	6831      	ldr	r1, [r6, #0]
  407c8e:	f8ca 1008 	str.w	r1, [sl, #8]
  407c92:	6871      	ldr	r1, [r6, #4]
  407c94:	f8ca 100c 	str.w	r1, [sl, #12]
  407c98:	2a1b      	cmp	r2, #27
  407c9a:	f200 812b 	bhi.w	407ef4 <_realloc_r+0x360>
  407c9e:	3608      	adds	r6, #8
  407ca0:	f10a 0210 	add.w	r2, sl, #16
  407ca4:	6831      	ldr	r1, [r6, #0]
  407ca6:	6011      	str	r1, [r2, #0]
  407ca8:	6871      	ldr	r1, [r6, #4]
  407caa:	6051      	str	r1, [r2, #4]
  407cac:	68b1      	ldr	r1, [r6, #8]
  407cae:	6091      	str	r1, [r2, #8]
  407cb0:	463e      	mov	r6, r7
  407cb2:	461c      	mov	r4, r3
  407cb4:	46d0      	mov	r8, sl
  407cb6:	1b63      	subs	r3, r4, r5
  407cb8:	2b0f      	cmp	r3, #15
  407cba:	d81d      	bhi.n	407cf8 <_realloc_r+0x164>
  407cbc:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407cc0:	f003 0301 	and.w	r3, r3, #1
  407cc4:	4323      	orrs	r3, r4
  407cc6:	4444      	add	r4, r8
  407cc8:	f8c8 3004 	str.w	r3, [r8, #4]
  407ccc:	6863      	ldr	r3, [r4, #4]
  407cce:	f043 0301 	orr.w	r3, r3, #1
  407cd2:	6063      	str	r3, [r4, #4]
  407cd4:	4648      	mov	r0, r9
  407cd6:	f7ff f919 	bl	406f0c <__malloc_unlock>
  407cda:	4630      	mov	r0, r6
  407cdc:	b003      	add	sp, #12
  407cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ce2:	f021 0103 	bic.w	r1, r1, #3
  407ce6:	4421      	add	r1, r4
  407ce8:	4291      	cmp	r1, r2
  407cea:	db21      	blt.n	407d30 <_realloc_r+0x19c>
  407cec:	68c3      	ldr	r3, [r0, #12]
  407cee:	6882      	ldr	r2, [r0, #8]
  407cf0:	460c      	mov	r4, r1
  407cf2:	60d3      	str	r3, [r2, #12]
  407cf4:	609a      	str	r2, [r3, #8]
  407cf6:	e7de      	b.n	407cb6 <_realloc_r+0x122>
  407cf8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  407cfc:	eb08 0105 	add.w	r1, r8, r5
  407d00:	f002 0201 	and.w	r2, r2, #1
  407d04:	4315      	orrs	r5, r2
  407d06:	f043 0201 	orr.w	r2, r3, #1
  407d0a:	440b      	add	r3, r1
  407d0c:	f8c8 5004 	str.w	r5, [r8, #4]
  407d10:	604a      	str	r2, [r1, #4]
  407d12:	685a      	ldr	r2, [r3, #4]
  407d14:	f042 0201 	orr.w	r2, r2, #1
  407d18:	3108      	adds	r1, #8
  407d1a:	605a      	str	r2, [r3, #4]
  407d1c:	4648      	mov	r0, r9
  407d1e:	f7ff fded 	bl	4078fc <_free_r>
  407d22:	e7d7      	b.n	407cd4 <_realloc_r+0x140>
  407d24:	4611      	mov	r1, r2
  407d26:	b003      	add	sp, #12
  407d28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d2c:	f7fe bd18 	b.w	406760 <_malloc_r>
  407d30:	f01e 0f01 	tst.w	lr, #1
  407d34:	f47f af5a 	bne.w	407bec <_realloc_r+0x58>
  407d38:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407d3c:	ebc3 0a08 	rsb	sl, r3, r8
  407d40:	f8da 3004 	ldr.w	r3, [sl, #4]
  407d44:	f023 0c03 	bic.w	ip, r3, #3
  407d48:	eb01 0e0c 	add.w	lr, r1, ip
  407d4c:	4596      	cmp	lr, r2
  407d4e:	db8b      	blt.n	407c68 <_realloc_r+0xd4>
  407d50:	68c3      	ldr	r3, [r0, #12]
  407d52:	6882      	ldr	r2, [r0, #8]
  407d54:	4657      	mov	r7, sl
  407d56:	60d3      	str	r3, [r2, #12]
  407d58:	609a      	str	r2, [r3, #8]
  407d5a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407d5e:	f8da 300c 	ldr.w	r3, [sl, #12]
  407d62:	60cb      	str	r3, [r1, #12]
  407d64:	1f22      	subs	r2, r4, #4
  407d66:	2a24      	cmp	r2, #36	; 0x24
  407d68:	6099      	str	r1, [r3, #8]
  407d6a:	f200 8099 	bhi.w	407ea0 <_realloc_r+0x30c>
  407d6e:	2a13      	cmp	r2, #19
  407d70:	d962      	bls.n	407e38 <_realloc_r+0x2a4>
  407d72:	6833      	ldr	r3, [r6, #0]
  407d74:	f8ca 3008 	str.w	r3, [sl, #8]
  407d78:	6873      	ldr	r3, [r6, #4]
  407d7a:	f8ca 300c 	str.w	r3, [sl, #12]
  407d7e:	2a1b      	cmp	r2, #27
  407d80:	f200 80a0 	bhi.w	407ec4 <_realloc_r+0x330>
  407d84:	3608      	adds	r6, #8
  407d86:	f10a 0310 	add.w	r3, sl, #16
  407d8a:	e056      	b.n	407e3a <_realloc_r+0x2a6>
  407d8c:	f021 0b03 	bic.w	fp, r1, #3
  407d90:	44a3      	add	fp, r4
  407d92:	f105 0010 	add.w	r0, r5, #16
  407d96:	4583      	cmp	fp, r0
  407d98:	da59      	bge.n	407e4e <_realloc_r+0x2ba>
  407d9a:	f01e 0f01 	tst.w	lr, #1
  407d9e:	f47f af25 	bne.w	407bec <_realloc_r+0x58>
  407da2:	f856 1c08 	ldr.w	r1, [r6, #-8]
  407da6:	ebc1 0a08 	rsb	sl, r1, r8
  407daa:	f8da 1004 	ldr.w	r1, [sl, #4]
  407dae:	f021 0c03 	bic.w	ip, r1, #3
  407db2:	44e3      	add	fp, ip
  407db4:	4558      	cmp	r0, fp
  407db6:	f73f af57 	bgt.w	407c68 <_realloc_r+0xd4>
  407dba:	4657      	mov	r7, sl
  407dbc:	f8da 100c 	ldr.w	r1, [sl, #12]
  407dc0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407dc4:	1f22      	subs	r2, r4, #4
  407dc6:	2a24      	cmp	r2, #36	; 0x24
  407dc8:	60c1      	str	r1, [r0, #12]
  407dca:	6088      	str	r0, [r1, #8]
  407dcc:	f200 80b4 	bhi.w	407f38 <_realloc_r+0x3a4>
  407dd0:	2a13      	cmp	r2, #19
  407dd2:	f240 80a5 	bls.w	407f20 <_realloc_r+0x38c>
  407dd6:	6831      	ldr	r1, [r6, #0]
  407dd8:	f8ca 1008 	str.w	r1, [sl, #8]
  407ddc:	6871      	ldr	r1, [r6, #4]
  407dde:	f8ca 100c 	str.w	r1, [sl, #12]
  407de2:	2a1b      	cmp	r2, #27
  407de4:	f200 80af 	bhi.w	407f46 <_realloc_r+0x3b2>
  407de8:	3608      	adds	r6, #8
  407dea:	f10a 0210 	add.w	r2, sl, #16
  407dee:	6831      	ldr	r1, [r6, #0]
  407df0:	6011      	str	r1, [r2, #0]
  407df2:	6871      	ldr	r1, [r6, #4]
  407df4:	6051      	str	r1, [r2, #4]
  407df6:	68b1      	ldr	r1, [r6, #8]
  407df8:	6091      	str	r1, [r2, #8]
  407dfa:	eb0a 0105 	add.w	r1, sl, r5
  407dfe:	ebc5 020b 	rsb	r2, r5, fp
  407e02:	f042 0201 	orr.w	r2, r2, #1
  407e06:	6099      	str	r1, [r3, #8]
  407e08:	604a      	str	r2, [r1, #4]
  407e0a:	f8da 3004 	ldr.w	r3, [sl, #4]
  407e0e:	f003 0301 	and.w	r3, r3, #1
  407e12:	431d      	orrs	r5, r3
  407e14:	4648      	mov	r0, r9
  407e16:	f8ca 5004 	str.w	r5, [sl, #4]
  407e1a:	f7ff f877 	bl	406f0c <__malloc_unlock>
  407e1e:	4638      	mov	r0, r7
  407e20:	e75c      	b.n	407cdc <_realloc_r+0x148>
  407e22:	6833      	ldr	r3, [r6, #0]
  407e24:	6003      	str	r3, [r0, #0]
  407e26:	6873      	ldr	r3, [r6, #4]
  407e28:	6043      	str	r3, [r0, #4]
  407e2a:	2a1b      	cmp	r2, #27
  407e2c:	d827      	bhi.n	407e7e <_realloc_r+0x2ea>
  407e2e:	f100 0308 	add.w	r3, r0, #8
  407e32:	f106 0208 	add.w	r2, r6, #8
  407e36:	e6f2      	b.n	407c1e <_realloc_r+0x8a>
  407e38:	463b      	mov	r3, r7
  407e3a:	6832      	ldr	r2, [r6, #0]
  407e3c:	601a      	str	r2, [r3, #0]
  407e3e:	6872      	ldr	r2, [r6, #4]
  407e40:	605a      	str	r2, [r3, #4]
  407e42:	68b2      	ldr	r2, [r6, #8]
  407e44:	609a      	str	r2, [r3, #8]
  407e46:	463e      	mov	r6, r7
  407e48:	4674      	mov	r4, lr
  407e4a:	46d0      	mov	r8, sl
  407e4c:	e733      	b.n	407cb6 <_realloc_r+0x122>
  407e4e:	eb08 0105 	add.w	r1, r8, r5
  407e52:	ebc5 0b0b 	rsb	fp, r5, fp
  407e56:	f04b 0201 	orr.w	r2, fp, #1
  407e5a:	6099      	str	r1, [r3, #8]
  407e5c:	604a      	str	r2, [r1, #4]
  407e5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407e62:	f003 0301 	and.w	r3, r3, #1
  407e66:	431d      	orrs	r5, r3
  407e68:	4648      	mov	r0, r9
  407e6a:	f846 5c04 	str.w	r5, [r6, #-4]
  407e6e:	f7ff f84d 	bl	406f0c <__malloc_unlock>
  407e72:	4630      	mov	r0, r6
  407e74:	e732      	b.n	407cdc <_realloc_r+0x148>
  407e76:	4631      	mov	r1, r6
  407e78:	f7ff fe28 	bl	407acc <memmove>
  407e7c:	e6d5      	b.n	407c2a <_realloc_r+0x96>
  407e7e:	68b3      	ldr	r3, [r6, #8]
  407e80:	6083      	str	r3, [r0, #8]
  407e82:	68f3      	ldr	r3, [r6, #12]
  407e84:	60c3      	str	r3, [r0, #12]
  407e86:	2a24      	cmp	r2, #36	; 0x24
  407e88:	d028      	beq.n	407edc <_realloc_r+0x348>
  407e8a:	f100 0310 	add.w	r3, r0, #16
  407e8e:	f106 0210 	add.w	r2, r6, #16
  407e92:	e6c4      	b.n	407c1e <_realloc_r+0x8a>
  407e94:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407e98:	f023 0303 	bic.w	r3, r3, #3
  407e9c:	441c      	add	r4, r3
  407e9e:	e70a      	b.n	407cb6 <_realloc_r+0x122>
  407ea0:	4631      	mov	r1, r6
  407ea2:	4638      	mov	r0, r7
  407ea4:	4674      	mov	r4, lr
  407ea6:	46d0      	mov	r8, sl
  407ea8:	f7ff fe10 	bl	407acc <memmove>
  407eac:	463e      	mov	r6, r7
  407eae:	e702      	b.n	407cb6 <_realloc_r+0x122>
  407eb0:	463a      	mov	r2, r7
  407eb2:	e6f7      	b.n	407ca4 <_realloc_r+0x110>
  407eb4:	4631      	mov	r1, r6
  407eb6:	4638      	mov	r0, r7
  407eb8:	461c      	mov	r4, r3
  407eba:	46d0      	mov	r8, sl
  407ebc:	f7ff fe06 	bl	407acc <memmove>
  407ec0:	463e      	mov	r6, r7
  407ec2:	e6f8      	b.n	407cb6 <_realloc_r+0x122>
  407ec4:	68b3      	ldr	r3, [r6, #8]
  407ec6:	f8ca 3010 	str.w	r3, [sl, #16]
  407eca:	68f3      	ldr	r3, [r6, #12]
  407ecc:	f8ca 3014 	str.w	r3, [sl, #20]
  407ed0:	2a24      	cmp	r2, #36	; 0x24
  407ed2:	d01b      	beq.n	407f0c <_realloc_r+0x378>
  407ed4:	3610      	adds	r6, #16
  407ed6:	f10a 0318 	add.w	r3, sl, #24
  407eda:	e7ae      	b.n	407e3a <_realloc_r+0x2a6>
  407edc:	6933      	ldr	r3, [r6, #16]
  407ede:	6103      	str	r3, [r0, #16]
  407ee0:	6973      	ldr	r3, [r6, #20]
  407ee2:	6143      	str	r3, [r0, #20]
  407ee4:	f106 0218 	add.w	r2, r6, #24
  407ee8:	f100 0318 	add.w	r3, r0, #24
  407eec:	e697      	b.n	407c1e <_realloc_r+0x8a>
  407eee:	bf00      	nop
  407ef0:	20000474 	.word	0x20000474
  407ef4:	68b1      	ldr	r1, [r6, #8]
  407ef6:	f8ca 1010 	str.w	r1, [sl, #16]
  407efa:	68f1      	ldr	r1, [r6, #12]
  407efc:	f8ca 1014 	str.w	r1, [sl, #20]
  407f00:	2a24      	cmp	r2, #36	; 0x24
  407f02:	d00f      	beq.n	407f24 <_realloc_r+0x390>
  407f04:	3610      	adds	r6, #16
  407f06:	f10a 0218 	add.w	r2, sl, #24
  407f0a:	e6cb      	b.n	407ca4 <_realloc_r+0x110>
  407f0c:	6933      	ldr	r3, [r6, #16]
  407f0e:	f8ca 3018 	str.w	r3, [sl, #24]
  407f12:	6973      	ldr	r3, [r6, #20]
  407f14:	f8ca 301c 	str.w	r3, [sl, #28]
  407f18:	3618      	adds	r6, #24
  407f1a:	f10a 0320 	add.w	r3, sl, #32
  407f1e:	e78c      	b.n	407e3a <_realloc_r+0x2a6>
  407f20:	463a      	mov	r2, r7
  407f22:	e764      	b.n	407dee <_realloc_r+0x25a>
  407f24:	6932      	ldr	r2, [r6, #16]
  407f26:	f8ca 2018 	str.w	r2, [sl, #24]
  407f2a:	6972      	ldr	r2, [r6, #20]
  407f2c:	f8ca 201c 	str.w	r2, [sl, #28]
  407f30:	3618      	adds	r6, #24
  407f32:	f10a 0220 	add.w	r2, sl, #32
  407f36:	e6b5      	b.n	407ca4 <_realloc_r+0x110>
  407f38:	4631      	mov	r1, r6
  407f3a:	4638      	mov	r0, r7
  407f3c:	9301      	str	r3, [sp, #4]
  407f3e:	f7ff fdc5 	bl	407acc <memmove>
  407f42:	9b01      	ldr	r3, [sp, #4]
  407f44:	e759      	b.n	407dfa <_realloc_r+0x266>
  407f46:	68b1      	ldr	r1, [r6, #8]
  407f48:	f8ca 1010 	str.w	r1, [sl, #16]
  407f4c:	68f1      	ldr	r1, [r6, #12]
  407f4e:	f8ca 1014 	str.w	r1, [sl, #20]
  407f52:	2a24      	cmp	r2, #36	; 0x24
  407f54:	d003      	beq.n	407f5e <_realloc_r+0x3ca>
  407f56:	3610      	adds	r6, #16
  407f58:	f10a 0218 	add.w	r2, sl, #24
  407f5c:	e747      	b.n	407dee <_realloc_r+0x25a>
  407f5e:	6932      	ldr	r2, [r6, #16]
  407f60:	f8ca 2018 	str.w	r2, [sl, #24]
  407f64:	6972      	ldr	r2, [r6, #20]
  407f66:	f8ca 201c 	str.w	r2, [sl, #28]
  407f6a:	3618      	adds	r6, #24
  407f6c:	f10a 0220 	add.w	r2, sl, #32
  407f70:	e73d      	b.n	407dee <_realloc_r+0x25a>
  407f72:	bf00      	nop

00407f74 <__aeabi_drsub>:
  407f74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407f78:	e002      	b.n	407f80 <__adddf3>
  407f7a:	bf00      	nop

00407f7c <__aeabi_dsub>:
  407f7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407f80 <__adddf3>:
  407f80:	b530      	push	{r4, r5, lr}
  407f82:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407f86:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407f8a:	ea94 0f05 	teq	r4, r5
  407f8e:	bf08      	it	eq
  407f90:	ea90 0f02 	teqeq	r0, r2
  407f94:	bf1f      	itttt	ne
  407f96:	ea54 0c00 	orrsne.w	ip, r4, r0
  407f9a:	ea55 0c02 	orrsne.w	ip, r5, r2
  407f9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407fa2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407fa6:	f000 80e2 	beq.w	40816e <__adddf3+0x1ee>
  407faa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407fae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407fb2:	bfb8      	it	lt
  407fb4:	426d      	neglt	r5, r5
  407fb6:	dd0c      	ble.n	407fd2 <__adddf3+0x52>
  407fb8:	442c      	add	r4, r5
  407fba:	ea80 0202 	eor.w	r2, r0, r2
  407fbe:	ea81 0303 	eor.w	r3, r1, r3
  407fc2:	ea82 0000 	eor.w	r0, r2, r0
  407fc6:	ea83 0101 	eor.w	r1, r3, r1
  407fca:	ea80 0202 	eor.w	r2, r0, r2
  407fce:	ea81 0303 	eor.w	r3, r1, r3
  407fd2:	2d36      	cmp	r5, #54	; 0x36
  407fd4:	bf88      	it	hi
  407fd6:	bd30      	pophi	{r4, r5, pc}
  407fd8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407fdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407fe0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407fe4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407fe8:	d002      	beq.n	407ff0 <__adddf3+0x70>
  407fea:	4240      	negs	r0, r0
  407fec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407ff0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407ff4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407ff8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407ffc:	d002      	beq.n	408004 <__adddf3+0x84>
  407ffe:	4252      	negs	r2, r2
  408000:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408004:	ea94 0f05 	teq	r4, r5
  408008:	f000 80a7 	beq.w	40815a <__adddf3+0x1da>
  40800c:	f1a4 0401 	sub.w	r4, r4, #1
  408010:	f1d5 0e20 	rsbs	lr, r5, #32
  408014:	db0d      	blt.n	408032 <__adddf3+0xb2>
  408016:	fa02 fc0e 	lsl.w	ip, r2, lr
  40801a:	fa22 f205 	lsr.w	r2, r2, r5
  40801e:	1880      	adds	r0, r0, r2
  408020:	f141 0100 	adc.w	r1, r1, #0
  408024:	fa03 f20e 	lsl.w	r2, r3, lr
  408028:	1880      	adds	r0, r0, r2
  40802a:	fa43 f305 	asr.w	r3, r3, r5
  40802e:	4159      	adcs	r1, r3
  408030:	e00e      	b.n	408050 <__adddf3+0xd0>
  408032:	f1a5 0520 	sub.w	r5, r5, #32
  408036:	f10e 0e20 	add.w	lr, lr, #32
  40803a:	2a01      	cmp	r2, #1
  40803c:	fa03 fc0e 	lsl.w	ip, r3, lr
  408040:	bf28      	it	cs
  408042:	f04c 0c02 	orrcs.w	ip, ip, #2
  408046:	fa43 f305 	asr.w	r3, r3, r5
  40804a:	18c0      	adds	r0, r0, r3
  40804c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408050:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408054:	d507      	bpl.n	408066 <__adddf3+0xe6>
  408056:	f04f 0e00 	mov.w	lr, #0
  40805a:	f1dc 0c00 	rsbs	ip, ip, #0
  40805e:	eb7e 0000 	sbcs.w	r0, lr, r0
  408062:	eb6e 0101 	sbc.w	r1, lr, r1
  408066:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40806a:	d31b      	bcc.n	4080a4 <__adddf3+0x124>
  40806c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408070:	d30c      	bcc.n	40808c <__adddf3+0x10c>
  408072:	0849      	lsrs	r1, r1, #1
  408074:	ea5f 0030 	movs.w	r0, r0, rrx
  408078:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40807c:	f104 0401 	add.w	r4, r4, #1
  408080:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408084:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408088:	f080 809a 	bcs.w	4081c0 <__adddf3+0x240>
  40808c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408090:	bf08      	it	eq
  408092:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408096:	f150 0000 	adcs.w	r0, r0, #0
  40809a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40809e:	ea41 0105 	orr.w	r1, r1, r5
  4080a2:	bd30      	pop	{r4, r5, pc}
  4080a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4080a8:	4140      	adcs	r0, r0
  4080aa:	eb41 0101 	adc.w	r1, r1, r1
  4080ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4080b2:	f1a4 0401 	sub.w	r4, r4, #1
  4080b6:	d1e9      	bne.n	40808c <__adddf3+0x10c>
  4080b8:	f091 0f00 	teq	r1, #0
  4080bc:	bf04      	itt	eq
  4080be:	4601      	moveq	r1, r0
  4080c0:	2000      	moveq	r0, #0
  4080c2:	fab1 f381 	clz	r3, r1
  4080c6:	bf08      	it	eq
  4080c8:	3320      	addeq	r3, #32
  4080ca:	f1a3 030b 	sub.w	r3, r3, #11
  4080ce:	f1b3 0220 	subs.w	r2, r3, #32
  4080d2:	da0c      	bge.n	4080ee <__adddf3+0x16e>
  4080d4:	320c      	adds	r2, #12
  4080d6:	dd08      	ble.n	4080ea <__adddf3+0x16a>
  4080d8:	f102 0c14 	add.w	ip, r2, #20
  4080dc:	f1c2 020c 	rsb	r2, r2, #12
  4080e0:	fa01 f00c 	lsl.w	r0, r1, ip
  4080e4:	fa21 f102 	lsr.w	r1, r1, r2
  4080e8:	e00c      	b.n	408104 <__adddf3+0x184>
  4080ea:	f102 0214 	add.w	r2, r2, #20
  4080ee:	bfd8      	it	le
  4080f0:	f1c2 0c20 	rsble	ip, r2, #32
  4080f4:	fa01 f102 	lsl.w	r1, r1, r2
  4080f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4080fc:	bfdc      	itt	le
  4080fe:	ea41 010c 	orrle.w	r1, r1, ip
  408102:	4090      	lslle	r0, r2
  408104:	1ae4      	subs	r4, r4, r3
  408106:	bfa2      	ittt	ge
  408108:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40810c:	4329      	orrge	r1, r5
  40810e:	bd30      	popge	{r4, r5, pc}
  408110:	ea6f 0404 	mvn.w	r4, r4
  408114:	3c1f      	subs	r4, #31
  408116:	da1c      	bge.n	408152 <__adddf3+0x1d2>
  408118:	340c      	adds	r4, #12
  40811a:	dc0e      	bgt.n	40813a <__adddf3+0x1ba>
  40811c:	f104 0414 	add.w	r4, r4, #20
  408120:	f1c4 0220 	rsb	r2, r4, #32
  408124:	fa20 f004 	lsr.w	r0, r0, r4
  408128:	fa01 f302 	lsl.w	r3, r1, r2
  40812c:	ea40 0003 	orr.w	r0, r0, r3
  408130:	fa21 f304 	lsr.w	r3, r1, r4
  408134:	ea45 0103 	orr.w	r1, r5, r3
  408138:	bd30      	pop	{r4, r5, pc}
  40813a:	f1c4 040c 	rsb	r4, r4, #12
  40813e:	f1c4 0220 	rsb	r2, r4, #32
  408142:	fa20 f002 	lsr.w	r0, r0, r2
  408146:	fa01 f304 	lsl.w	r3, r1, r4
  40814a:	ea40 0003 	orr.w	r0, r0, r3
  40814e:	4629      	mov	r1, r5
  408150:	bd30      	pop	{r4, r5, pc}
  408152:	fa21 f004 	lsr.w	r0, r1, r4
  408156:	4629      	mov	r1, r5
  408158:	bd30      	pop	{r4, r5, pc}
  40815a:	f094 0f00 	teq	r4, #0
  40815e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408162:	bf06      	itte	eq
  408164:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408168:	3401      	addeq	r4, #1
  40816a:	3d01      	subne	r5, #1
  40816c:	e74e      	b.n	40800c <__adddf3+0x8c>
  40816e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408172:	bf18      	it	ne
  408174:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408178:	d029      	beq.n	4081ce <__adddf3+0x24e>
  40817a:	ea94 0f05 	teq	r4, r5
  40817e:	bf08      	it	eq
  408180:	ea90 0f02 	teqeq	r0, r2
  408184:	d005      	beq.n	408192 <__adddf3+0x212>
  408186:	ea54 0c00 	orrs.w	ip, r4, r0
  40818a:	bf04      	itt	eq
  40818c:	4619      	moveq	r1, r3
  40818e:	4610      	moveq	r0, r2
  408190:	bd30      	pop	{r4, r5, pc}
  408192:	ea91 0f03 	teq	r1, r3
  408196:	bf1e      	ittt	ne
  408198:	2100      	movne	r1, #0
  40819a:	2000      	movne	r0, #0
  40819c:	bd30      	popne	{r4, r5, pc}
  40819e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4081a2:	d105      	bne.n	4081b0 <__adddf3+0x230>
  4081a4:	0040      	lsls	r0, r0, #1
  4081a6:	4149      	adcs	r1, r1
  4081a8:	bf28      	it	cs
  4081aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4081ae:	bd30      	pop	{r4, r5, pc}
  4081b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4081b4:	bf3c      	itt	cc
  4081b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4081ba:	bd30      	popcc	{r4, r5, pc}
  4081bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4081c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4081c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4081c8:	f04f 0000 	mov.w	r0, #0
  4081cc:	bd30      	pop	{r4, r5, pc}
  4081ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4081d2:	bf1a      	itte	ne
  4081d4:	4619      	movne	r1, r3
  4081d6:	4610      	movne	r0, r2
  4081d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4081dc:	bf1c      	itt	ne
  4081de:	460b      	movne	r3, r1
  4081e0:	4602      	movne	r2, r0
  4081e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4081e6:	bf06      	itte	eq
  4081e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4081ec:	ea91 0f03 	teqeq	r1, r3
  4081f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4081f4:	bd30      	pop	{r4, r5, pc}
  4081f6:	bf00      	nop

004081f8 <__aeabi_ui2d>:
  4081f8:	f090 0f00 	teq	r0, #0
  4081fc:	bf04      	itt	eq
  4081fe:	2100      	moveq	r1, #0
  408200:	4770      	bxeq	lr
  408202:	b530      	push	{r4, r5, lr}
  408204:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408208:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40820c:	f04f 0500 	mov.w	r5, #0
  408210:	f04f 0100 	mov.w	r1, #0
  408214:	e750      	b.n	4080b8 <__adddf3+0x138>
  408216:	bf00      	nop

00408218 <__aeabi_i2d>:
  408218:	f090 0f00 	teq	r0, #0
  40821c:	bf04      	itt	eq
  40821e:	2100      	moveq	r1, #0
  408220:	4770      	bxeq	lr
  408222:	b530      	push	{r4, r5, lr}
  408224:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408228:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40822c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408230:	bf48      	it	mi
  408232:	4240      	negmi	r0, r0
  408234:	f04f 0100 	mov.w	r1, #0
  408238:	e73e      	b.n	4080b8 <__adddf3+0x138>
  40823a:	bf00      	nop

0040823c <__aeabi_f2d>:
  40823c:	0042      	lsls	r2, r0, #1
  40823e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408242:	ea4f 0131 	mov.w	r1, r1, rrx
  408246:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40824a:	bf1f      	itttt	ne
  40824c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408250:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408254:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408258:	4770      	bxne	lr
  40825a:	f092 0f00 	teq	r2, #0
  40825e:	bf14      	ite	ne
  408260:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408264:	4770      	bxeq	lr
  408266:	b530      	push	{r4, r5, lr}
  408268:	f44f 7460 	mov.w	r4, #896	; 0x380
  40826c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408270:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408274:	e720      	b.n	4080b8 <__adddf3+0x138>
  408276:	bf00      	nop

00408278 <__aeabi_ul2d>:
  408278:	ea50 0201 	orrs.w	r2, r0, r1
  40827c:	bf08      	it	eq
  40827e:	4770      	bxeq	lr
  408280:	b530      	push	{r4, r5, lr}
  408282:	f04f 0500 	mov.w	r5, #0
  408286:	e00a      	b.n	40829e <__aeabi_l2d+0x16>

00408288 <__aeabi_l2d>:
  408288:	ea50 0201 	orrs.w	r2, r0, r1
  40828c:	bf08      	it	eq
  40828e:	4770      	bxeq	lr
  408290:	b530      	push	{r4, r5, lr}
  408292:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408296:	d502      	bpl.n	40829e <__aeabi_l2d+0x16>
  408298:	4240      	negs	r0, r0
  40829a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40829e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4082a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4082a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4082aa:	f43f aedc 	beq.w	408066 <__adddf3+0xe6>
  4082ae:	f04f 0203 	mov.w	r2, #3
  4082b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4082b6:	bf18      	it	ne
  4082b8:	3203      	addne	r2, #3
  4082ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4082be:	bf18      	it	ne
  4082c0:	3203      	addne	r2, #3
  4082c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4082c6:	f1c2 0320 	rsb	r3, r2, #32
  4082ca:	fa00 fc03 	lsl.w	ip, r0, r3
  4082ce:	fa20 f002 	lsr.w	r0, r0, r2
  4082d2:	fa01 fe03 	lsl.w	lr, r1, r3
  4082d6:	ea40 000e 	orr.w	r0, r0, lr
  4082da:	fa21 f102 	lsr.w	r1, r1, r2
  4082de:	4414      	add	r4, r2
  4082e0:	e6c1      	b.n	408066 <__adddf3+0xe6>
  4082e2:	bf00      	nop

004082e4 <__aeabi_dmul>:
  4082e4:	b570      	push	{r4, r5, r6, lr}
  4082e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4082ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4082ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4082f2:	bf1d      	ittte	ne
  4082f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4082f8:	ea94 0f0c 	teqne	r4, ip
  4082fc:	ea95 0f0c 	teqne	r5, ip
  408300:	f000 f8de 	bleq	4084c0 <__aeabi_dmul+0x1dc>
  408304:	442c      	add	r4, r5
  408306:	ea81 0603 	eor.w	r6, r1, r3
  40830a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40830e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408312:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408316:	bf18      	it	ne
  408318:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40831c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408320:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408324:	d038      	beq.n	408398 <__aeabi_dmul+0xb4>
  408326:	fba0 ce02 	umull	ip, lr, r0, r2
  40832a:	f04f 0500 	mov.w	r5, #0
  40832e:	fbe1 e502 	umlal	lr, r5, r1, r2
  408332:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408336:	fbe0 e503 	umlal	lr, r5, r0, r3
  40833a:	f04f 0600 	mov.w	r6, #0
  40833e:	fbe1 5603 	umlal	r5, r6, r1, r3
  408342:	f09c 0f00 	teq	ip, #0
  408346:	bf18      	it	ne
  408348:	f04e 0e01 	orrne.w	lr, lr, #1
  40834c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408350:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408354:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408358:	d204      	bcs.n	408364 <__aeabi_dmul+0x80>
  40835a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40835e:	416d      	adcs	r5, r5
  408360:	eb46 0606 	adc.w	r6, r6, r6
  408364:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408368:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40836c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408370:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408374:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408378:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40837c:	bf88      	it	hi
  40837e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408382:	d81e      	bhi.n	4083c2 <__aeabi_dmul+0xde>
  408384:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408388:	bf08      	it	eq
  40838a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40838e:	f150 0000 	adcs.w	r0, r0, #0
  408392:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408396:	bd70      	pop	{r4, r5, r6, pc}
  408398:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40839c:	ea46 0101 	orr.w	r1, r6, r1
  4083a0:	ea40 0002 	orr.w	r0, r0, r2
  4083a4:	ea81 0103 	eor.w	r1, r1, r3
  4083a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4083ac:	bfc2      	ittt	gt
  4083ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  4083b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4083b6:	bd70      	popgt	{r4, r5, r6, pc}
  4083b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4083bc:	f04f 0e00 	mov.w	lr, #0
  4083c0:	3c01      	subs	r4, #1
  4083c2:	f300 80ab 	bgt.w	40851c <__aeabi_dmul+0x238>
  4083c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4083ca:	bfde      	ittt	le
  4083cc:	2000      	movle	r0, #0
  4083ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4083d2:	bd70      	pople	{r4, r5, r6, pc}
  4083d4:	f1c4 0400 	rsb	r4, r4, #0
  4083d8:	3c20      	subs	r4, #32
  4083da:	da35      	bge.n	408448 <__aeabi_dmul+0x164>
  4083dc:	340c      	adds	r4, #12
  4083de:	dc1b      	bgt.n	408418 <__aeabi_dmul+0x134>
  4083e0:	f104 0414 	add.w	r4, r4, #20
  4083e4:	f1c4 0520 	rsb	r5, r4, #32
  4083e8:	fa00 f305 	lsl.w	r3, r0, r5
  4083ec:	fa20 f004 	lsr.w	r0, r0, r4
  4083f0:	fa01 f205 	lsl.w	r2, r1, r5
  4083f4:	ea40 0002 	orr.w	r0, r0, r2
  4083f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4083fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408404:	fa21 f604 	lsr.w	r6, r1, r4
  408408:	eb42 0106 	adc.w	r1, r2, r6
  40840c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408410:	bf08      	it	eq
  408412:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408416:	bd70      	pop	{r4, r5, r6, pc}
  408418:	f1c4 040c 	rsb	r4, r4, #12
  40841c:	f1c4 0520 	rsb	r5, r4, #32
  408420:	fa00 f304 	lsl.w	r3, r0, r4
  408424:	fa20 f005 	lsr.w	r0, r0, r5
  408428:	fa01 f204 	lsl.w	r2, r1, r4
  40842c:	ea40 0002 	orr.w	r0, r0, r2
  408430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408434:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408438:	f141 0100 	adc.w	r1, r1, #0
  40843c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408440:	bf08      	it	eq
  408442:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408446:	bd70      	pop	{r4, r5, r6, pc}
  408448:	f1c4 0520 	rsb	r5, r4, #32
  40844c:	fa00 f205 	lsl.w	r2, r0, r5
  408450:	ea4e 0e02 	orr.w	lr, lr, r2
  408454:	fa20 f304 	lsr.w	r3, r0, r4
  408458:	fa01 f205 	lsl.w	r2, r1, r5
  40845c:	ea43 0302 	orr.w	r3, r3, r2
  408460:	fa21 f004 	lsr.w	r0, r1, r4
  408464:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408468:	fa21 f204 	lsr.w	r2, r1, r4
  40846c:	ea20 0002 	bic.w	r0, r0, r2
  408470:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408474:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408478:	bf08      	it	eq
  40847a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40847e:	bd70      	pop	{r4, r5, r6, pc}
  408480:	f094 0f00 	teq	r4, #0
  408484:	d10f      	bne.n	4084a6 <__aeabi_dmul+0x1c2>
  408486:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40848a:	0040      	lsls	r0, r0, #1
  40848c:	eb41 0101 	adc.w	r1, r1, r1
  408490:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408494:	bf08      	it	eq
  408496:	3c01      	subeq	r4, #1
  408498:	d0f7      	beq.n	40848a <__aeabi_dmul+0x1a6>
  40849a:	ea41 0106 	orr.w	r1, r1, r6
  40849e:	f095 0f00 	teq	r5, #0
  4084a2:	bf18      	it	ne
  4084a4:	4770      	bxne	lr
  4084a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4084aa:	0052      	lsls	r2, r2, #1
  4084ac:	eb43 0303 	adc.w	r3, r3, r3
  4084b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4084b4:	bf08      	it	eq
  4084b6:	3d01      	subeq	r5, #1
  4084b8:	d0f7      	beq.n	4084aa <__aeabi_dmul+0x1c6>
  4084ba:	ea43 0306 	orr.w	r3, r3, r6
  4084be:	4770      	bx	lr
  4084c0:	ea94 0f0c 	teq	r4, ip
  4084c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4084c8:	bf18      	it	ne
  4084ca:	ea95 0f0c 	teqne	r5, ip
  4084ce:	d00c      	beq.n	4084ea <__aeabi_dmul+0x206>
  4084d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4084d4:	bf18      	it	ne
  4084d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4084da:	d1d1      	bne.n	408480 <__aeabi_dmul+0x19c>
  4084dc:	ea81 0103 	eor.w	r1, r1, r3
  4084e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4084e4:	f04f 0000 	mov.w	r0, #0
  4084e8:	bd70      	pop	{r4, r5, r6, pc}
  4084ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4084ee:	bf06      	itte	eq
  4084f0:	4610      	moveq	r0, r2
  4084f2:	4619      	moveq	r1, r3
  4084f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4084f8:	d019      	beq.n	40852e <__aeabi_dmul+0x24a>
  4084fa:	ea94 0f0c 	teq	r4, ip
  4084fe:	d102      	bne.n	408506 <__aeabi_dmul+0x222>
  408500:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408504:	d113      	bne.n	40852e <__aeabi_dmul+0x24a>
  408506:	ea95 0f0c 	teq	r5, ip
  40850a:	d105      	bne.n	408518 <__aeabi_dmul+0x234>
  40850c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408510:	bf1c      	itt	ne
  408512:	4610      	movne	r0, r2
  408514:	4619      	movne	r1, r3
  408516:	d10a      	bne.n	40852e <__aeabi_dmul+0x24a>
  408518:	ea81 0103 	eor.w	r1, r1, r3
  40851c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408520:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408524:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408528:	f04f 0000 	mov.w	r0, #0
  40852c:	bd70      	pop	{r4, r5, r6, pc}
  40852e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408532:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408536:	bd70      	pop	{r4, r5, r6, pc}

00408538 <__aeabi_ddiv>:
  408538:	b570      	push	{r4, r5, r6, lr}
  40853a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40853e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408546:	bf1d      	ittte	ne
  408548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40854c:	ea94 0f0c 	teqne	r4, ip
  408550:	ea95 0f0c 	teqne	r5, ip
  408554:	f000 f8a7 	bleq	4086a6 <__aeabi_ddiv+0x16e>
  408558:	eba4 0405 	sub.w	r4, r4, r5
  40855c:	ea81 0e03 	eor.w	lr, r1, r3
  408560:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408564:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408568:	f000 8088 	beq.w	40867c <__aeabi_ddiv+0x144>
  40856c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408570:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408574:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408578:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40857c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408580:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408584:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408588:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40858c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408590:	429d      	cmp	r5, r3
  408592:	bf08      	it	eq
  408594:	4296      	cmpeq	r6, r2
  408596:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40859a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40859e:	d202      	bcs.n	4085a6 <__aeabi_ddiv+0x6e>
  4085a0:	085b      	lsrs	r3, r3, #1
  4085a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4085a6:	1ab6      	subs	r6, r6, r2
  4085a8:	eb65 0503 	sbc.w	r5, r5, r3
  4085ac:	085b      	lsrs	r3, r3, #1
  4085ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4085b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4085b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4085ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4085be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4085c2:	bf22      	ittt	cs
  4085c4:	1ab6      	subcs	r6, r6, r2
  4085c6:	4675      	movcs	r5, lr
  4085c8:	ea40 000c 	orrcs.w	r0, r0, ip
  4085cc:	085b      	lsrs	r3, r3, #1
  4085ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4085d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4085d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4085da:	bf22      	ittt	cs
  4085dc:	1ab6      	subcs	r6, r6, r2
  4085de:	4675      	movcs	r5, lr
  4085e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4085e4:	085b      	lsrs	r3, r3, #1
  4085e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4085ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4085ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4085f2:	bf22      	ittt	cs
  4085f4:	1ab6      	subcs	r6, r6, r2
  4085f6:	4675      	movcs	r5, lr
  4085f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4085fc:	085b      	lsrs	r3, r3, #1
  4085fe:	ea4f 0232 	mov.w	r2, r2, rrx
  408602:	ebb6 0e02 	subs.w	lr, r6, r2
  408606:	eb75 0e03 	sbcs.w	lr, r5, r3
  40860a:	bf22      	ittt	cs
  40860c:	1ab6      	subcs	r6, r6, r2
  40860e:	4675      	movcs	r5, lr
  408610:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408614:	ea55 0e06 	orrs.w	lr, r5, r6
  408618:	d018      	beq.n	40864c <__aeabi_ddiv+0x114>
  40861a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40861e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408622:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408626:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40862a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40862e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408632:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408636:	d1c0      	bne.n	4085ba <__aeabi_ddiv+0x82>
  408638:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40863c:	d10b      	bne.n	408656 <__aeabi_ddiv+0x11e>
  40863e:	ea41 0100 	orr.w	r1, r1, r0
  408642:	f04f 0000 	mov.w	r0, #0
  408646:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40864a:	e7b6      	b.n	4085ba <__aeabi_ddiv+0x82>
  40864c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408650:	bf04      	itt	eq
  408652:	4301      	orreq	r1, r0
  408654:	2000      	moveq	r0, #0
  408656:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40865a:	bf88      	it	hi
  40865c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408660:	f63f aeaf 	bhi.w	4083c2 <__aeabi_dmul+0xde>
  408664:	ebb5 0c03 	subs.w	ip, r5, r3
  408668:	bf04      	itt	eq
  40866a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40866e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408672:	f150 0000 	adcs.w	r0, r0, #0
  408676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40867a:	bd70      	pop	{r4, r5, r6, pc}
  40867c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408680:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408684:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408688:	bfc2      	ittt	gt
  40868a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40868e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408692:	bd70      	popgt	{r4, r5, r6, pc}
  408694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408698:	f04f 0e00 	mov.w	lr, #0
  40869c:	3c01      	subs	r4, #1
  40869e:	e690      	b.n	4083c2 <__aeabi_dmul+0xde>
  4086a0:	ea45 0e06 	orr.w	lr, r5, r6
  4086a4:	e68d      	b.n	4083c2 <__aeabi_dmul+0xde>
  4086a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4086aa:	ea94 0f0c 	teq	r4, ip
  4086ae:	bf08      	it	eq
  4086b0:	ea95 0f0c 	teqeq	r5, ip
  4086b4:	f43f af3b 	beq.w	40852e <__aeabi_dmul+0x24a>
  4086b8:	ea94 0f0c 	teq	r4, ip
  4086bc:	d10a      	bne.n	4086d4 <__aeabi_ddiv+0x19c>
  4086be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4086c2:	f47f af34 	bne.w	40852e <__aeabi_dmul+0x24a>
  4086c6:	ea95 0f0c 	teq	r5, ip
  4086ca:	f47f af25 	bne.w	408518 <__aeabi_dmul+0x234>
  4086ce:	4610      	mov	r0, r2
  4086d0:	4619      	mov	r1, r3
  4086d2:	e72c      	b.n	40852e <__aeabi_dmul+0x24a>
  4086d4:	ea95 0f0c 	teq	r5, ip
  4086d8:	d106      	bne.n	4086e8 <__aeabi_ddiv+0x1b0>
  4086da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4086de:	f43f aefd 	beq.w	4084dc <__aeabi_dmul+0x1f8>
  4086e2:	4610      	mov	r0, r2
  4086e4:	4619      	mov	r1, r3
  4086e6:	e722      	b.n	40852e <__aeabi_dmul+0x24a>
  4086e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4086ec:	bf18      	it	ne
  4086ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4086f2:	f47f aec5 	bne.w	408480 <__aeabi_dmul+0x19c>
  4086f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4086fa:	f47f af0d 	bne.w	408518 <__aeabi_dmul+0x234>
  4086fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408702:	f47f aeeb 	bne.w	4084dc <__aeabi_dmul+0x1f8>
  408706:	e712      	b.n	40852e <__aeabi_dmul+0x24a>

00408708 <__gedf2>:
  408708:	f04f 3cff 	mov.w	ip, #4294967295
  40870c:	e006      	b.n	40871c <__cmpdf2+0x4>
  40870e:	bf00      	nop

00408710 <__ledf2>:
  408710:	f04f 0c01 	mov.w	ip, #1
  408714:	e002      	b.n	40871c <__cmpdf2+0x4>
  408716:	bf00      	nop

00408718 <__cmpdf2>:
  408718:	f04f 0c01 	mov.w	ip, #1
  40871c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408720:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408724:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408728:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40872c:	bf18      	it	ne
  40872e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408732:	d01b      	beq.n	40876c <__cmpdf2+0x54>
  408734:	b001      	add	sp, #4
  408736:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40873a:	bf0c      	ite	eq
  40873c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408740:	ea91 0f03 	teqne	r1, r3
  408744:	bf02      	ittt	eq
  408746:	ea90 0f02 	teqeq	r0, r2
  40874a:	2000      	moveq	r0, #0
  40874c:	4770      	bxeq	lr
  40874e:	f110 0f00 	cmn.w	r0, #0
  408752:	ea91 0f03 	teq	r1, r3
  408756:	bf58      	it	pl
  408758:	4299      	cmppl	r1, r3
  40875a:	bf08      	it	eq
  40875c:	4290      	cmpeq	r0, r2
  40875e:	bf2c      	ite	cs
  408760:	17d8      	asrcs	r0, r3, #31
  408762:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408766:	f040 0001 	orr.w	r0, r0, #1
  40876a:	4770      	bx	lr
  40876c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408770:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408774:	d102      	bne.n	40877c <__cmpdf2+0x64>
  408776:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40877a:	d107      	bne.n	40878c <__cmpdf2+0x74>
  40877c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408784:	d1d6      	bne.n	408734 <__cmpdf2+0x1c>
  408786:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40878a:	d0d3      	beq.n	408734 <__cmpdf2+0x1c>
  40878c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408790:	4770      	bx	lr
  408792:	bf00      	nop

00408794 <__aeabi_cdrcmple>:
  408794:	4684      	mov	ip, r0
  408796:	4610      	mov	r0, r2
  408798:	4662      	mov	r2, ip
  40879a:	468c      	mov	ip, r1
  40879c:	4619      	mov	r1, r3
  40879e:	4663      	mov	r3, ip
  4087a0:	e000      	b.n	4087a4 <__aeabi_cdcmpeq>
  4087a2:	bf00      	nop

004087a4 <__aeabi_cdcmpeq>:
  4087a4:	b501      	push	{r0, lr}
  4087a6:	f7ff ffb7 	bl	408718 <__cmpdf2>
  4087aa:	2800      	cmp	r0, #0
  4087ac:	bf48      	it	mi
  4087ae:	f110 0f00 	cmnmi.w	r0, #0
  4087b2:	bd01      	pop	{r0, pc}

004087b4 <__aeabi_dcmpeq>:
  4087b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4087b8:	f7ff fff4 	bl	4087a4 <__aeabi_cdcmpeq>
  4087bc:	bf0c      	ite	eq
  4087be:	2001      	moveq	r0, #1
  4087c0:	2000      	movne	r0, #0
  4087c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4087c6:	bf00      	nop

004087c8 <__aeabi_dcmplt>:
  4087c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4087cc:	f7ff ffea 	bl	4087a4 <__aeabi_cdcmpeq>
  4087d0:	bf34      	ite	cc
  4087d2:	2001      	movcc	r0, #1
  4087d4:	2000      	movcs	r0, #0
  4087d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4087da:	bf00      	nop

004087dc <__aeabi_dcmple>:
  4087dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4087e0:	f7ff ffe0 	bl	4087a4 <__aeabi_cdcmpeq>
  4087e4:	bf94      	ite	ls
  4087e6:	2001      	movls	r0, #1
  4087e8:	2000      	movhi	r0, #0
  4087ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4087ee:	bf00      	nop

004087f0 <__aeabi_dcmpge>:
  4087f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4087f4:	f7ff ffce 	bl	408794 <__aeabi_cdrcmple>
  4087f8:	bf94      	ite	ls
  4087fa:	2001      	movls	r0, #1
  4087fc:	2000      	movhi	r0, #0
  4087fe:	f85d fb08 	ldr.w	pc, [sp], #8
  408802:	bf00      	nop

00408804 <__aeabi_dcmpgt>:
  408804:	f84d ed08 	str.w	lr, [sp, #-8]!
  408808:	f7ff ffc4 	bl	408794 <__aeabi_cdrcmple>
  40880c:	bf34      	ite	cc
  40880e:	2001      	movcc	r0, #1
  408810:	2000      	movcs	r0, #0
  408812:	f85d fb08 	ldr.w	pc, [sp], #8
  408816:	bf00      	nop

00408818 <__aeabi_dcmpun>:
  408818:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40881c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408820:	d102      	bne.n	408828 <__aeabi_dcmpun+0x10>
  408822:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408826:	d10a      	bne.n	40883e <__aeabi_dcmpun+0x26>
  408828:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40882c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408830:	d102      	bne.n	408838 <__aeabi_dcmpun+0x20>
  408832:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408836:	d102      	bne.n	40883e <__aeabi_dcmpun+0x26>
  408838:	f04f 0000 	mov.w	r0, #0
  40883c:	4770      	bx	lr
  40883e:	f04f 0001 	mov.w	r0, #1
  408842:	4770      	bx	lr

00408844 <__aeabi_d2iz>:
  408844:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408848:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40884c:	d215      	bcs.n	40887a <__aeabi_d2iz+0x36>
  40884e:	d511      	bpl.n	408874 <__aeabi_d2iz+0x30>
  408850:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408854:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408858:	d912      	bls.n	408880 <__aeabi_d2iz+0x3c>
  40885a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40885e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408862:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408866:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40886a:	fa23 f002 	lsr.w	r0, r3, r2
  40886e:	bf18      	it	ne
  408870:	4240      	negne	r0, r0
  408872:	4770      	bx	lr
  408874:	f04f 0000 	mov.w	r0, #0
  408878:	4770      	bx	lr
  40887a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40887e:	d105      	bne.n	40888c <__aeabi_d2iz+0x48>
  408880:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408884:	bf08      	it	eq
  408886:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40888a:	4770      	bx	lr
  40888c:	f04f 0000 	mov.w	r0, #0
  408890:	4770      	bx	lr
  408892:	bf00      	nop

00408894 <OV2640_JPEG_INIT>:
  408894:	00ff ff2c df2e 01ff 323c 0311 0209 2804     ..,.....<2.....(
  4088a4:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  4088b4:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  4088c4:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  4088d4:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  4088e4:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  4088f4:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408904:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408914:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408924:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  408934:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  408944:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  408954:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  408964:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  408974:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  408984:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  408994:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  4089a4:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  4089b4:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  4089c4:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  4089d4:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  4089e4:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  4089f4:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408a04:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408a14 <OV2640_YUV422>:
  408a14:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408a24:	0000 ffff                                   ....

00408a28 <OV2640_JPEG>:
  408a28:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  408a38:	ffff 0000                                   ....

00408a3c <OV2640_JPEG_320x240>:
  408a3c:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  408a4c:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  408a5c:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  408a6c:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  408a7c:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

00408a8c <OV2640_JPEG_640x480>:
  408a8c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408a9c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408aac:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408abc:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  408acc:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  408adc:	ffff 0000                                   ....

00408ae0 <OV2640_JPEG_800x600>:
  408ae0:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408af0:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408b00:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408b10:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408b20:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  408b30:	ffff 0000                                   ....

00408b34 <OV2640_JPEG_1024x768>:
  408b34:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408b44:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408b54:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408b64:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408b74:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

00408b84 <OV2640_JPEG_1280x1024>:
  408b84:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408b94:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408ba4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408bb4:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408bc4:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408bd4:	ffff 0000                                   ....

00408bd8 <OV2640_JPEG_1600x1200>:
  408bd8:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408be8:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408bf8:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408c08:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408c18:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  408c28:	ffff 0000                                   ....

00408c2c <OV2640_QVGA_YUV422_10FPS>:
  408c2c:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  408c3c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408c4c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408c5c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408c6c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408c7c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408c8c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408c9c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408cac:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408cbc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408ccc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408cdc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408cec:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408cfc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408d0c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408d1c <OV2640_QVGA_YUV422_15FPS>:
  408d1c:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  408d2c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408d3c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408d4c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408d5c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408d6c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408d7c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408d8c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408d9c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408dac:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408dbc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408dcc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408ddc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408dec:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408dfc:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408e0c <OV2640_QVGA_YUV422_20FPS>:
  408e0c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408e1c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408e2c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408e3c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408e4c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408e5c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408e6c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408e7c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408e8c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408e9c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408eac:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408ebc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408ecc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408edc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408eec:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408efc <OV2640_QVGA_YUV422_30FPS>:
  408efc:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  408f0c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408f1c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408f2c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408f3c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408f4c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408f5c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408f6c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408f7c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408f8c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408f9c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408fac:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408fbc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408fcc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408fdc:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408fec <OV2640_QVGA_RGB888>:
  408fec:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408ffc:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  40900c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  40901c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  40902c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  40903c:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  40904c:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  40905c:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  40906c:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  40907c:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  40908c:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  40909c:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  4090ac:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  4090bc:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  4090cc:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  4090dc:	0228 ffff                                   (...

004090e0 <OV2640_QQVGA_YUV422>:
  4090e0:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  4090f0:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  409100:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  409110:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  409120:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  409130:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  409140:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  409150:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  409160:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  409170:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  409180:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  409190:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4091a0:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4091b0:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  4091c0:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  4091d0:	00d9 ffff                                   ....

004091d4 <OV2640_QQVGA_RGB888>:
  4091d4:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  4091e4:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  4091f4:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  409204:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  409214:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  409224:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  409234:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  409244:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  409254:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  409264:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  409274:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  409284:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  409294:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  4092a4:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  4092b4:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  4092c4:	0228 ffff                                   (...

004092c8 <OV2640_TEST_PATTERN>:
  4092c8:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4092d8:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4092e8:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4092f8:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409308:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409318:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409328:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  409338:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  409348:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  409358:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  409368:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  409378:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  409388:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  409398:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  4093a8:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  4093b8:	0228 ffff                                   (...

004093bc <OV2640_VGA_YUV422_20FPS>:
  4093bc:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4093cc:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4093dc:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4093ec:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4093fc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40940c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40941c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40942c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40943c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40944c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40945c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40946c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40947c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40948c:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  40949c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  4094ac:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...
  4094c4:	6466 2065 6d69 6761 2e65 706a 0d67 000a     fde image.jpg...
  4094d4:	6366 2072 6d69 6761 2e65 706a 2067 6425     fcr image.jpg %d
  4094e4:	0a0d 0000 6466 2065 6162 6d74 6e61 742e     ....fde batman.t
  4094f4:	7478 0a0d 0000 0000 6366 2072 6162 6d74     xt......fcr batm
  409504:	6e61 742e 7478 2520 0d64 000a 6573 7574     an.txt %d...setu
  409514:	2070 6577 0d62 000a 415b 7373 636f 6169     p web...[Associa
  409524:	6574 5d64 0a0d 0000 6572 6f62 746f 0a0d     ted]....reboot..
  409534:	0000 0000 415b 7373 636f 6169 6574 5d64     ....[Associated]
  409544:	0a0d 0000 6573 2074 7973 6320 6520 6f20     ....set sy c e o
  409554:	6666 0a0d 0000 0000 6573 2074 7973 6320     ff......set sy c
  409564:	7020 6f20 6666 0a0d 0000 0000 6567 2074      p off......get 
  409574:	6c77 6e20 7320 0a0d 0000 0000 6f70 6c6c     wl n s......poll
  409584:	6120 6c6c 0a0d 0000 6f4e 656e 0000 0000      all....None....
  409594:	696c 7473 0a0d 0000 0023 0000 4557 5342     list....#...WEBS
  4095a4:	0000 0000 7277 7469 2065 6325 3120 0a0d     ....write %c 1..
  4095b4:	0000 0000 0030 0000 0043 0000               ....0...C...

004095c0 <_global_impure_ptr>:
  4095c0:	0010 2000                                   ... 

004095c4 <zeroes.7035>:
  4095c4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4095d4:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4095e4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4095f4:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409604:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409614:	0030 0000                                   0...

00409618 <blanks.7034>:
  409618:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409628:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409638:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

00409648 <__mprec_tens>:
  409648:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409658:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409668:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409678:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409688:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409698:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4096a8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4096b8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4096c8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4096d8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4096e8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4096f8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409708:	9db4 79d9 7843 44ea                         ...yCx.D

00409710 <__mprec_bigtens>:
  409710:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409720:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409730:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409738 <p05.5373>:
  409738:	0005 0000 0019 0000 007d 0000               ........}...

00409744 <_init>:
  409744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409746:	bf00      	nop
  409748:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40974a:	bc08      	pop	{r3}
  40974c:	469e      	mov	lr, r3
  40974e:	4770      	bx	lr

00409750 <__init_array_start>:
  409750:	00405791 	.word	0x00405791

00409754 <__frame_dummy_init_array_entry>:
  409754:	004000f1                                ..@.

00409758 <_fini>:
  409758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40975a:	bf00      	nop
  40975c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40975e:	bc08      	pop	{r3}
  409760:	469e      	mov	lr, r3
  409762:	4770      	bx	lr

00409764 <__fini_array_start>:
  409764:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <impure_data>:
20000010:	0000 0000 02fc 2000 0364 2000 03cc 2000     ....... d.. ... 
	...
20000044:	95bc 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000438 <_impure_ptr>:
20000438:	0010 2000                                   ... 

2000043c <lconv>:
2000043c:	9640 0040 95f4 0040 95f4 0040 95f4 0040     @.@...@...@...@.
2000044c:	95f4 0040 95f4 0040 95f4 0040 95f4 0040     ..@...@...@...@.
2000045c:	95f4 0040 95f4 0040 ffff ffff ffff ffff     ..@...@.........
2000046c:	ffff ffff ffff 0000                         ........

20000474 <__malloc_av_>:
	...
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 
2000085c:	0854 2000 0854 2000 085c 2000 085c 2000     T.. T.. \.. \.. 
2000086c:	0864 2000 0864 2000 086c 2000 086c 2000     d.. d.. l.. l.. 

2000087c <__malloc_trim_threshold>:
2000087c:	0000 0002                                   ....

20000880 <__malloc_sbrk_base>:
20000880:	ffff ffff                                   ....
