timestamp=1562041830171

[~A]
Comment=Componentes PCS2307, PCS2022
ModifyID=12861
Version=74

[absminmaxsomsub]
A/absminmaxsomsub=*24|.\src\absminmaxsomsub.bde|10000|
S/absminmaxsomsub=40|0|2*0

[acesso_memoria]
A/acesso_memoria=A/Acesso_Memoria *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Acesso_Memoria_Stage.bde|10000|

[alu_control]
A/alu_control=A/ALU_Control *21|./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd|38|
NSymbols/alu_control=NSymbols/ALU_Control 40|0|2*158645

[and_ne]
A/and_ne=A/And_NE *24|.\src\And_NE.bde|10000|
S/and_ne=40|0|2*2847

[buffertristate]
A/buffertristate=A/bufferTristate *24|.\src\buffertristate.bde|10000|
S/buffertristate=40|0|2*4112

[cache_d]
A/cache_d=A/cache_D *21|./../Pipeline_MIPS/Pipeline_MIPS/src/cache_D.vhd|43|
NSymbols/cache_d=NSymbols/cache_D 40|0|2*160285

[cache_i]
A/cache_i=A/Cache_I *21|./../Pipeline_MIPS/Pipeline_MIPS/src/cache_I.vhd|40|
NSymbols/cache_i=NSymbols/cache_I 40|0|2*127689

[contador]
A/contador=*24|.\src\contador.bde|10000|
S/contador=40|0|2*6250

[controle]
A/controle=A/Controle *21|./../Pipeline_MIPS/Pipeline_MIPS/src/Controle.vhd|37|

[csa]
A/csa=A/CSA *24|.\src\CSA.bde|10000|
S/csa=40|0|2*10297

[decodificador]
A/decodificador=A/Decodificador *24|.\src\Decodificador.bde|10000|
S/decodificador=40|0|2*13946

[deslocad1]
A/deslocad1=A/DeslocaD1 *24|.\src\deslocad1.bde|10000|
S/deslocad1=40|0|2*15667

[deslocad3]
A/deslocad3=A/DeslocaD3 *24|.\src\deslocad3.bde|10000|
S/deslocad3=40|0|2*17464

[deslocador]
A/deslocador=*24|.\src\deslocador.bde|10000|
S/deslocador=40|0|2*19259

[deslocador_combinatorio]
A/deslocador_combinatorio=*24|.\src\deslocador_combinatorio.bde|10000|
S/deslocador_combinatorio=40|0|2*23332

[dualregfile]
A/dualregfile=A/DualRegFile *24|.\src\DualRegFile.bde|10000|
S/dualregfile=40|0|2*25643

[esquema_geral]
A/esquema_geral=A/Esquema_Geral *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Esquema_Geral.bde|10000|

[fa]
A/fa=A/FA *24|.\src\FA.bde|10000|
S/fa=40|0|2*29192

[ffd]
A/ffd=A/FFD *24|.\src\FFD.bde|10000|
NSymbols/ffd=NSymbols/FFD 40|0|2*31816

[fub2]
A/fub2=A/Fub2 *21|./../Pipeline_MIPS/Pipeline_MIPS/src/Controle_ALU.vhd|38|

[fuse]
A/fuse=A/Fuse *24|.\src\Fuse_and.bde|10000|

[fuse_and]
A/fuse_and=*21|./compile/Fuse_and.vhd|34|
S/fuse_and=S/Fuse_and 40|0|2*34082

[fuse_ou]
A/fuse_ou=*24|.\src\fuse_ou.bde|10000|
S/fuse_ou=40|0|2*36286

[ha]
A/ha=A/HA *24|.\src\HA.bde|10000|
S/ha=40|0|2*38049

[instruction_decode_stage]
A/instruction_decode_stage=A/Instruction_Decode_Stage *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Decode_Stage.bde|10000|

[instruction_execute_stage]
A/instruction_execute_stage=A/Instruction_Execute_Stage *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Execute_Stage.bde|10000|

[instruction_fetch_sstage]
A/instruction_fetch_sstage=A/Instruction_Fetch_sstage *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Instruction_Fetch_stage.bde|10000|

[log_sinc]
A/log_sinc=A/Log_Sinc *24|.\src\Log_Sinc.bde|10000|
S/log_sinc=40|0|2*40249

[maisum]
A/maisum=*24|.\src\maisum.bde|10000|
S/maisum=40|0|2*42686

[maximo]
A/maximo=*24|.\src\maximo.bde|10000|
S/maximo=40|0|2*44250

[minimo]
A/minimo=*24|.\src\minimo.bde|10000|
S/minimo=40|0|2*46550

[multiplexador]
A/multiplexador=*24|.\src\multiplexador.bde|10000|
S/multiplexador=40|0|2*48848

[mux2x1]
A/mux2x1=A/Mux2x1 *24|.\src\Mux2x1.bde|10000|
NSymbols/mux2x1=NSymbols/Mux2x1 40|0|2*51626

[mux4x1]
A/mux4x1=A/Mux4x1 *24|.\src\Mux4x1.bde|10000|
S/mux4x1=40|0|2*53621

[mux8x1]
A/mux8x1=A/Mux8x1 *24|.\src\Mux8x1.bde|10000|
S/mux8x1=40|0|2*57262

[mux8x1_1]
A/mux8x1_1=A/Mux8x1_1 *24|.\src\Mux8x1_1.bde|10000|
NSymbols/mux8x1_1=NSymbols/Mux8x1_1 40|0|2*62610

[nrom]
A/nrom=A/NROM *24|.\src\NROM.bde|10000|
NSymbols/nrom=NSymbols/NROM 40|0|2*66415

[ou_np]
A/ou_np=A/Ou_NP *24|.\src\Ou_NP.bde|10000|
S/ou_np=S/Ou_NP 40|0|2*68025

[ou_ns]
A/ou_ns=*24|.\src\Ou_NP.bde|10000|

[ram]
A/ram=A/Ram *24|.\src\Ram.bde|10000|
S/ram=40|0|2*69289

[ram_sem_carga]
A/ram_sem_carga=A/RAM_sem_carga *24|.\src\Ram_sem_carga.bde|10000|
NSymbols/ram_sem_carga=NSymbols/RAM_sem_carga 40|0|2*73039

[reg_clkenable]
A/reg_clkenable=A/Reg_ClkEnable *24|.\src\Reg_ClkEnable.bde|10000|
NSymbols/reg_clkenable=NSymbols/Reg_ClkEnable 40|0|2*75876

[regfile]
A/regfile=A/RegFile *24|.\src\RegFile.bde|10000|
S/regfile=40|0|2*78933

[registrador]
A/registrador=*24|.\src\registrador.bde|10000|
S/registrador=40|0|2*81651

[ringcounter]
A/ringcounter=A/RingCounter *24|.\src\RingCounter.bde|10000|
S/ringcounter=40|0|2*84861

[rom]
A/rom=A/ROM *24|.\src\ROM.bde|10000|
S/rom=40|0|2*87280

[rom_sem_carga]
A/rom_sem_carga=A/ROM_sem_carga *24|.\src\ROM_sem_carga.bde|10000|
NSymbols/rom_sem_carga=NSymbols/ROM_sem_carga 40|0|2*88951

[somador]
A/somador=A/Somador *24|.\src\somador.bde|10000|
S/somador=40|0|2*90585

[somasubabs]
A/somasubabs=*24|.\src\somasubabs.bde|10000|
NSymbols/somasubabs=40|0|2*120133

[somasubabsmax]
A/somasubabsmax=*24|.\src\somasubabsmax.bde|10000|
NSymbols/somasubabsmax=40|0|2*115126

[somsub]
A/somsub=A/SomSub *24|.\src\SomSub.bde|10000|
S/somsub=40|0|2*93815

[stack]
A/stack=A/Stack *24|.\src\Stack.bde|10000|
S/stack=40|0|2*98422

[subtrator]
A/subtrator=*24|.\src\subtrator.bde|10000|
S/subtrator=40|0|2*101102

[testemem]
A/testemem=A/TesteMem *24|.\src\TesteMem.bde|10000|

[testfill]
A/fillmem=*21|./src/fill_memory.vhd|13|

[ula]
A/ula=A/ULA *24|.\src\ULA.bde|10000|
S/ula=40|0|2*103416

[valor_absoluto]
A/valor_absoluto=*24|.\src\valor_absoluto.bde|10000|
S/valor_absoluto=40|0|2*107978

[write_back_stage]
A/write_back_stage=A/Write_Back_Stage *24|.\..\Pipeline_MIPS\Pipeline_MIPS\src\Write_Back_Stage.bde|10000|

[xsign]
A/xsign=*24|.\src\xsign.bde|10000|
S/xsign=40|0|2*109775

[xzero]
A/xzero=*24|.\src\xzero.bde|10000|
S/xzero=40|0|2*111343

[~MFT]
0=56|0Biblioteca_de_Componentes.mgf|297751|1
1=14|1Biblioteca_de_Componentes.mgf|551817|1
2=0|2Biblioteca_de_Componentes.mgf|160285|1
3=18|3Biblioteca_de_Componentes.mgf|68160|1

[~U]
absminmaxsomsub=11|0*52176||0x3
acesso_memoria=Acesso_Memoria 11|0*258558|
alu_control=ALU_Control 11|0*264759||0x3
and_ne=And_NE 11|0*53051||0x3
buffertristate=bufferTristate 11|0*53677||0x3
cache_d=cache_D 11|0*241031||0x3
cache_i=Cache_I 11|0*274069||0x3
contador=11|0*54374||0x3
controle=Controle 11|0*272555|
csa=CSA 11|0*55214||0x3
decodificador=Decodificador 11|0*55878||0x3
deslocad1=DeslocaD1 11|0*56511||0x3
deslocad3=DeslocaD3 11|0*57332||0x3
deslocador=11|0*58154||0x3
deslocador_combinatorio=11|0*58856||0x3
dualregfile=DualRegFile 11|0*59584||0x3
esquema_geral=Esquema_Geral 11|0*266462|
fa=FA 11|0*60375||0x3
ffd=FFD 11|0*60977||0x3
fub2=Fub2 11|0*177330|
fuse=Fuse 11|0*61591|
fuse_and=Fuse_and 11|0*62166||0x3
fuse_ou=11|0*62344||0x3
ha=HA 11|0*62932||0x3
instruction_decode_stage=Instruction_Decode_Stage 11|0*247090|
instruction_execute_stage=Instruction_Execute_Stage 11|0*252286|
instruction_fetch_sstage=Instruction_Fetch_sstage 11|0*242769|
log_sinc=Log_Sinc 11|0*63531||0x3
maisum=11|0*64192||0x3
maximo=11|0*64989||0x3
minimo=11|0*65799||0x3
multiplexador=11|0*66608||0x3
mux2x1=Mux2x1 11|0*67303||0x3
mux4x1=Mux4x1 11|0*68157||0x3
mux8x1=Mux8x1 11|0*68822||0x3
mux8x1_1=Mux8x1_1 11|0*69499||0x3
nrom=NROM 11|0*70374||0x3
ou_np=Ou_NP 11|0*71273||0x3
ou_ns=Ou_NS 11|0*71893|
ram=Ram 11|0*72073||0x3
ram_sem_carga=RAM_sem_carga 11|0*73013||0x3
reg_clkenable=Reg_ClkEnable 11|0*74000||0x3
regfile=RegFile 11|0*74701||0x3
registrador=11|0*75464||0x3
ringcounter=RingCounter 11|0*76153||0x3
rom=ROM 11|0*76836||0x3
rom_sem_carga=ROM_sem_carga 11|0*77730||0x3
somador=Somador 11|0*78670||0x3
somasubabs=11|0*79499||0x3
somasubabsmax=11|0*80344||0x3
somsub=SomSub 11|0*81204||0x3
stack=Stack 11|0*82046||0x3
subtrator=11|0*82794||0x3
testemem=TesteMem 11|0*83618|
testfill=11|0*84337|
ula=ULA 11|0*85102||0x3
valor_absoluto=11|0*85937||0x3
write_back_stage=Write_Back_Stage 11|0*269841|
xsign=11|0*86781||0x3
xzero=11|0*87412||0x3

